* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Sep 19 2019 19:08:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : A_filtered
T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_5/in_0

End 

Net : A_filtered_adj_3382
T_10_8_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g1_3
T_10_8_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_2/in_0

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_1/in_3

T_10_8_wire_logic_cluster/lc_3/out
T_4_8_sp12_h_l_1
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_7/in_3

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_7_7_sp4_h_l_9
T_6_7_sp4_v_t_44
T_6_9_lc_trk_g2_1
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : B_filtered
T_11_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_41
T_12_18_sp4_h_l_4
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_41
T_12_18_sp4_h_l_4
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_1/in_0

End 

Net : B_filtered_adj_3383
T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g0_5
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_43
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_7/in_0

End 

Net : CLK_c
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_4_sp4_v_t_47
T_12_0_span4_vert_43
T_12_0_span4_horz_r_3
T_13_0_lc_trk_g0_7
T_16_0_wire_pll/REFERENCECLK

End 

Net : CONSTANT_ONE_NET
T_12_24_wire_logic_cluster/lc_5/out
T_13_20_sp4_v_t_46
T_14_20_sp4_h_l_4
T_15_20_lc_trk_g3_4
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g2_1
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_input_2_2
T_22_24_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_input_2_4
T_22_24_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_input_2_6
T_22_24_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_18_24_sp4_h_l_6
T_21_24_sp4_v_t_43
T_20_26_lc_trk_g1_6
T_20_26_input_2_1
T_20_26_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_18_24_sp4_h_l_6
T_21_24_sp4_v_t_43
T_20_26_lc_trk_g1_6
T_20_26_input_2_7
T_20_26_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g0_7
T_22_23_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g0_7
T_22_23_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g0_7
T_22_23_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g3_7
T_22_25_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g3_7
T_22_25_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g3_7
T_22_25_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g3_7
T_22_25_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g2_2
T_22_26_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g3_2
T_22_26_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g2_2
T_22_26_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g3_2
T_22_26_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g2_2
T_22_26_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g3_2
T_22_26_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_26_lc_trk_g2_2
T_22_26_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g1_7
T_22_27_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g0_7
T_22_27_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g1_7
T_22_27_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g0_7
T_22_27_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g1_7
T_22_27_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g0_7
T_22_27_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_27_lc_trk_g1_7
T_22_27_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_input_2_2
T_22_20_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_input_2_6
T_22_20_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_input_2_2
T_22_28_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_input_2_4
T_22_28_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_input_2_6
T_22_28_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_lc_trk_g0_2
T_22_28_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_input_2_2
T_22_19_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_input_2_4
T_22_19_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_input_2_6
T_22_19_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_input_2_2
T_22_29_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_input_2_4
T_22_29_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_input_2_6
T_22_29_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_29_lc_trk_g3_3
T_22_29_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_input_2_2
T_22_18_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_input_2_4
T_22_18_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_input_2_6
T_22_18_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_input_2_2
T_22_30_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_input_2_4
T_22_30_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_input_2_6
T_22_30_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_30_lc_trk_g2_6
T_22_30_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_20_24_sp4_h_l_8
T_24_24_sp4_h_l_8
T_27_24_sp4_v_t_36
T_27_25_lc_trk_g3_4
T_27_25_input_2_1
T_27_25_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_20_24_sp4_h_l_8
T_24_24_sp4_h_l_8
T_27_24_sp4_v_t_36
T_27_25_lc_trk_g3_4
T_27_25_input_2_7
T_27_25_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_input_2_2
T_22_17_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_input_2_4
T_22_17_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_input_2_6
T_22_17_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_input_2_2
T_22_31_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_input_2_4
T_22_31_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_input_2_6
T_22_31_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_20_sp4_v_t_39
T_22_24_sp4_v_t_47
T_22_28_sp4_v_t_43
T_22_31_lc_trk_g1_3
T_22_31_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_4_24_sp12_h_l_1
T_3_12_sp12_v_t_22
T_3_13_sp4_v_t_44
T_2_17_lc_trk_g2_1
T_2_17_input_2_1
T_2_17_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_4_24_sp12_h_l_1
T_3_12_sp12_v_t_22
T_3_13_sp4_v_t_44
T_2_17_lc_trk_g2_1
T_2_17_input_2_7
T_2_17_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_4_24_sp12_h_l_1
T_3_12_sp12_v_t_22
T_3_13_sp4_v_t_44
T_3_17_sp4_v_t_37
T_0_21_span4_horz_13
T_0_21_span4_horz_37
T_1_17_sp4_v_t_43
T_1_18_lc_trk_g3_3
T_1_18_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_20_24_sp4_h_l_8
T_24_24_sp4_h_l_8
T_27_24_sp4_v_t_36
T_27_26_lc_trk_g3_1
T_27_26_input_2_0
T_27_26_wire_logic_cluster/lc_0/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_input_2_2
T_22_16_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_input_2_4
T_22_16_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_input_2_6
T_22_16_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_16_lc_trk_g0_6
T_22_16_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_4_24_sp12_h_l_1
T_3_12_sp12_v_t_22
T_3_13_sp4_v_t_44
T_3_17_sp4_v_t_37
T_0_21_span4_horz_13
T_0_21_span4_horz_37
T_1_17_sp4_v_t_43
T_1_13_sp4_v_t_39
T_1_17_lc_trk_g1_2
T_1_17_input_2_1
T_1_17_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_4_24_sp12_h_l_1
T_3_12_sp12_v_t_22
T_3_13_sp4_v_t_44
T_3_17_sp4_v_t_37
T_0_21_span4_horz_13
T_0_21_span4_horz_37
T_1_17_sp4_v_t_43
T_1_13_sp4_v_t_39
T_1_17_lc_trk_g1_2
T_1_17_input_2_7
T_1_17_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_input_2_6
T_22_15_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_input_2_2
T_22_14_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_input_2_4
T_22_14_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_input_2_6
T_22_14_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_43
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_input_2_2
T_22_12_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_input_2_4
T_22_12_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_input_2_6
T_22_12_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_input_2_2
T_22_10_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_input_2_4
T_22_10_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_input_2_6
T_22_10_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g2_5
T_22_9_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g2_5
T_22_9_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g2_5
T_22_9_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g1_1
T_22_8_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g0_1
T_22_8_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g1_1
T_22_8_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g0_1
T_22_8_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g1_1
T_22_8_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g0_1
T_22_8_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_8_lc_trk_g1_1
T_22_8_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g1_4
T_22_7_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g1_4
T_22_7_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g1_4
T_22_7_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_20_0_lc_trk_g1_2
T_16_0_wire_pll/RESET

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_input_2_2
T_22_6_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_input_2_4
T_22_6_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_input_2_6
T_22_6_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_6_lc_trk_g3_1
T_22_6_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_input_2_2
T_22_5_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_input_2_4
T_22_5_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_input_2_6
T_22_5_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_22_5_lc_trk_g2_4
T_22_5_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_input_2_2
T_22_4_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_input_2_4
T_22_4_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_input_2_6
T_22_4_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g0_5
T_22_3_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g0_5
T_22_3_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g0_5
T_22_3_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g2_0
T_22_2_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g3_0
T_22_2_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g2_0
T_22_2_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g3_0
T_22_2_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g2_0
T_22_2_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g3_0
T_22_2_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_2_lc_trk_g2_0
T_22_2_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_input_2_2
T_22_1_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_input_2_4
T_22_1_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_input_2_6
T_22_1_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_15_24_sp4_h_l_10
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_22_8_sp4_v_t_45
T_23_8_sp4_h_l_1
T_22_4_sp4_v_t_36
T_19_4_sp4_h_l_7
T_18_0_span4_vert_37
T_18_0_span4_horz_r_2
T_22_0_span4_vert_37
T_22_1_lc_trk_g3_5
T_22_1_wire_logic_cluster/lc_7/in_1

End 

Net : FRAME_MATCHER_i_31
T_22_32_wire_logic_cluster/lc_0/out
T_22_32_lc_trk_g1_0
T_22_32_wire_logic_cluster/lc_0/in_1

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_23_22_lc_trk_g2_1
T_23_22_input_2_1
T_23_22_wire_logic_cluster/lc_1/in_2

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_23_21_lc_trk_g3_4
T_23_21_input_2_7
T_23_21_wire_logic_cluster/lc_7/in_2

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_9
T_23_16_sp4_v_t_39
T_23_18_lc_trk_g2_2
T_23_18_input_2_2
T_23_18_wire_logic_cluster/lc_2/in_2

T_22_32_wire_logic_cluster/lc_0/out
T_22_28_sp12_v_t_23
T_22_16_sp12_v_t_23
T_22_16_sp4_v_t_45
T_21_18_lc_trk_g0_3
T_21_18_input_2_3
T_21_18_wire_logic_cluster/lc_3/in_2

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_9
T_23_16_sp4_v_t_39
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_3/in_3

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_9
T_23_16_sp4_v_t_39
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_7/in_3

T_22_32_wire_logic_cluster/lc_0/out
T_22_28_sp12_v_t_23
T_22_16_sp12_v_t_23
T_22_14_sp4_v_t_47
T_23_18_sp4_h_l_4
T_24_18_lc_trk_g2_4
T_24_18_wire_logic_cluster/lc_7/in_3

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_9
T_23_16_sp4_v_t_39
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_0/in_0

T_22_32_wire_logic_cluster/lc_0/out
T_23_28_sp4_v_t_36
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_9
T_23_16_sp4_v_t_39
T_20_20_sp4_h_l_7
T_23_16_sp4_v_t_42
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_7/in_0

End 

Net : FRAME_MATCHER_i_31_N_917_0
T_19_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_11_sp4_v_t_44
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_5/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_45
T_20_15_lc_trk_g1_0
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_19_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_45
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_46
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_44
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_46
T_21_15_sp4_h_l_11
T_24_15_sp4_v_t_41
T_23_18_lc_trk_g3_1
T_23_18_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_23_20_sp4_h_l_5
T_26_16_sp4_v_t_46
T_26_17_lc_trk_g2_6
T_26_17_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_46
T_21_15_sp4_h_l_11
T_24_15_sp4_v_t_41
T_25_19_sp4_h_l_10
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_23_20_sp4_h_l_5
T_26_16_sp4_v_t_46
T_26_17_lc_trk_g2_6
T_26_17_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_23_20_sp4_h_l_5
T_26_16_sp4_v_t_46
T_26_18_lc_trk_g3_3
T_26_18_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_23_20_sp4_h_l_5
T_26_16_sp4_v_t_46
T_26_19_lc_trk_g1_6
T_26_19_input_2_7
T_26_19_wire_logic_cluster/lc_7/in_2

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_40
T_23_20_sp4_h_l_5
T_27_20_sp4_h_l_1
T_26_20_lc_trk_g1_1
T_26_20_input_2_0
T_26_20_wire_logic_cluster/lc_0/in_2

End 

Net : FRAME_MATCHER_i_31_N_917_1
T_24_18_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_5/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_19_lc_trk_g1_6
T_24_19_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_19_lc_trk_g1_6
T_24_19_wire_logic_cluster/lc_6/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_20_lc_trk_g1_4
T_24_20_input_2_7
T_24_20_wire_logic_cluster/lc_7/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_23_17_lc_trk_g3_1
T_23_17_wire_logic_cluster/lc_1/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_2/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_24_15_lc_trk_g0_2
T_24_15_input_2_0
T_24_15_wire_logic_cluster/lc_0/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_26_17_lc_trk_g3_2
T_26_17_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_6/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_24_16_sp4_v_t_38
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_3/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_23_20_lc_trk_g3_4
T_23_20_input_2_5
T_23_20_wire_logic_cluster/lc_5/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_24_16_sp4_v_t_38
T_24_12_sp4_v_t_46
T_24_14_lc_trk_g2_3
T_24_14_wire_logic_cluster/lc_7/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_25_20_sp4_h_l_10
T_26_20_lc_trk_g3_2
T_26_20_wire_logic_cluster/lc_0/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_2/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_27_17_lc_trk_g2_7
T_27_17_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_23_21_lc_trk_g2_0
T_23_21_input_2_2
T_23_21_wire_logic_cluster/lc_2/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_23_21_lc_trk_g2_0
T_23_21_wire_logic_cluster/lc_5/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_23_21_lc_trk_g2_0
T_23_21_wire_logic_cluster/lc_7/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_17_sp4_v_t_44
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_7/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_23_14_lc_trk_g1_7
T_23_14_wire_logic_cluster/lc_5/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_23_14_lc_trk_g1_7
T_23_14_input_2_4
T_23_14_wire_logic_cluster/lc_4/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_23_14_lc_trk_g1_7
T_23_14_wire_logic_cluster/lc_3/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_0/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_25_12_sp12_h_l_0
T_24_12_lc_trk_g0_0
T_24_12_input_2_6
T_24_12_wire_logic_cluster/lc_6/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_25_12_sp12_h_l_0
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_22_18_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g2_4
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_23_23_lc_trk_g1_4
T_23_23_input_2_3
T_23_23_wire_logic_cluster/lc_3/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_22_18_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_23_13_lc_trk_g3_2
T_23_13_wire_logic_cluster/lc_3/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_23_13_lc_trk_g3_2
T_23_13_wire_logic_cluster/lc_6/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_3/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_41
T_24_12_sp4_v_t_42
T_21_12_sp4_h_l_1
T_23_12_lc_trk_g2_4
T_23_12_wire_logic_cluster/lc_1/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_25_12_sp12_h_l_0
T_24_12_sp4_h_l_1
T_20_12_sp4_h_l_4
T_19_12_sp4_v_t_47
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_24_25_sp4_v_t_42
T_23_26_lc_trk_g3_2
T_23_26_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_24_25_sp4_v_t_42
T_23_27_lc_trk_g0_7
T_23_27_wire_logic_cluster/lc_3/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_24_25_sp4_v_t_42
T_23_27_lc_trk_g0_7
T_23_27_wire_logic_cluster/lc_6/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_19_12_lc_trk_g1_7
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_19_12_lc_trk_g1_7
T_19_12_wire_logic_cluster/lc_2/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_25_12_sp12_h_l_0
T_24_12_sp4_h_l_1
T_20_12_sp4_h_l_4
T_19_12_sp4_v_t_47
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_25_12_sp12_h_l_0
T_24_12_sp4_h_l_1
T_23_8_sp4_v_t_36
T_24_8_sp4_h_l_6
T_26_8_lc_trk_g3_3
T_26_8_wire_logic_cluster/lc_7/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_24_25_sp4_v_t_37
T_23_29_lc_trk_g1_0
T_23_29_input_2_3
T_23_29_wire_logic_cluster/lc_3/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_21_9_sp4_h_l_1
T_21_9_lc_trk_g0_4
T_21_9_input_2_6
T_21_9_wire_logic_cluster/lc_6/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_2/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_0/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_3/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_4/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_25_17_sp4_h_l_2
T_24_17_sp4_v_t_45
T_24_21_sp4_v_t_41
T_24_25_sp4_v_t_37
T_21_29_sp4_h_l_0
T_21_29_lc_trk_g0_5
T_21_29_wire_logic_cluster/lc_0/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_20_8_sp4_h_l_4
T_19_8_lc_trk_g0_4
T_19_8_input_2_2
T_19_8_wire_logic_cluster/lc_2/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_20_8_sp4_h_l_4
T_19_8_lc_trk_g0_4
T_19_8_wire_logic_cluster/lc_5/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_47
T_20_5_sp4_v_t_47
T_20_7_lc_trk_g2_2
T_20_7_wire_logic_cluster/lc_2/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_7/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_44
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_0/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_20_8_sp4_h_l_4
T_16_8_sp4_h_l_4
T_18_8_lc_trk_g2_1
T_18_8_input_2_5
T_18_8_wire_logic_cluster/lc_5/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_1/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_44
T_17_9_lc_trk_g3_4
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_17_8_lc_trk_g2_3
T_17_8_input_2_3
T_17_8_wire_logic_cluster/lc_3/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_6/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_2/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_17_7_lc_trk_g1_4
T_17_7_input_2_7
T_17_7_wire_logic_cluster/lc_7/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_16_8_lc_trk_g1_1
T_16_8_wire_logic_cluster/lc_1/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_16_8_lc_trk_g1_1
T_16_8_wire_logic_cluster/lc_5/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_15_8_sp4_v_t_40
T_15_9_lc_trk_g3_0
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_16_8_lc_trk_g1_1
T_16_8_wire_logic_cluster/lc_7/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_15_8_sp4_v_t_40
T_15_9_lc_trk_g3_0
T_15_9_wire_logic_cluster/lc_3/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_16_7_lc_trk_g2_4
T_16_7_input_2_6
T_16_7_wire_logic_cluster/lc_6/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_17_4_sp4_v_t_36
T_16_7_lc_trk_g2_4
T_16_7_wire_logic_cluster/lc_3/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_16_7_lc_trk_g3_2
T_16_7_wire_logic_cluster/lc_0/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_15_8_lc_trk_g0_3
T_15_8_wire_logic_cluster/lc_7/in_0

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_16_7_lc_trk_g3_2
T_16_7_input_2_1
T_16_7_wire_logic_cluster/lc_1/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_15_8_lc_trk_g0_3
T_15_8_input_2_1
T_15_8_wire_logic_cluster/lc_1/in_2

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_16_7_lc_trk_g3_2
T_16_7_wire_logic_cluster/lc_4/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_16_6_lc_trk_g2_7
T_16_6_wire_logic_cluster/lc_4/in_3

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_15_7_lc_trk_g0_1
T_15_7_wire_logic_cluster/lc_2/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_16_6_lc_trk_g2_7
T_16_6_wire_logic_cluster/lc_0/in_1

T_24_18_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_44
T_21_17_sp4_h_l_9
T_20_13_sp4_v_t_39
T_20_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_16_5_sp4_v_t_47
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_1/in_3

End 

Net : FRAME_MATCHER_i_31_N_917_2
T_20_18_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_40
T_21_10_sp4_v_t_36
T_20_13_lc_trk_g2_4
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_45
T_18_15_sp4_h_l_2
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_9
T_19_14_sp4_v_t_44
T_19_10_sp4_v_t_37
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_3/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_9
T_19_14_sp4_v_t_44
T_19_10_sp4_v_t_37
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_9
T_19_14_sp4_v_t_44
T_19_10_sp4_v_t_37
T_16_14_sp4_h_l_5
T_16_14_lc_trk_g1_0
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_45
T_18_15_sp4_h_l_2
T_14_15_sp4_h_l_2
T_17_11_sp4_v_t_45
T_16_13_lc_trk_g0_3
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_45
T_18_15_sp4_h_l_2
T_14_15_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_7_sp4_v_t_41
T_17_11_lc_trk_g1_4
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_40
T_21_10_sp4_v_t_36
T_18_10_sp4_h_l_1
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_6/in_0

End 

Net : FRAME_MATCHER_i_31__N_954
T_27_19_wire_logic_cluster/lc_3/out
T_26_19_lc_trk_g3_3
T_26_19_input_2_2
T_26_19_wire_logic_cluster/lc_2/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_lc_trk_g0_3
T_27_18_input_2_5
T_27_18_wire_logic_cluster/lc_5/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_28_19_lc_trk_g1_3
T_28_19_input_2_0
T_28_19_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_27_21_lc_trk_g2_2
T_27_21_input_2_0
T_27_21_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_28_18_lc_trk_g3_3
T_28_18_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_26_20_lc_trk_g1_3
T_26_20_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp4_v_t_38
T_26_21_lc_trk_g2_6
T_26_21_input_2_0
T_26_21_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp4_v_t_38
T_27_22_sp4_v_t_46
T_26_23_lc_trk_g3_6
T_26_23_wire_logic_cluster/lc_7/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_sp4_h_l_0
T_24_15_sp4_v_t_37
T_23_17_lc_trk_g1_0
T_23_17_input_2_7
T_23_17_wire_logic_cluster/lc_7/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_20_19_lc_trk_g1_1
T_20_19_wire_logic_cluster/lc_5/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_sp4_h_l_0
T_24_15_sp4_v_t_37
T_24_19_sp4_v_t_45
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_2/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_27_25_sp4_v_t_38
T_28_25_sp4_h_l_8
T_28_25_lc_trk_g1_5
T_28_25_wire_logic_cluster/lc_3/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_16_18_sp12_h_l_1
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_3/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_20_19_sp12_v_t_22
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_0/in_1

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_27_25_sp4_v_t_38
T_28_25_sp4_h_l_8
T_24_25_sp4_h_l_8
T_24_25_lc_trk_g1_5
T_24_25_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_sp4_h_l_0
T_20_19_sp4_v_t_43
T_19_20_lc_trk_g3_3
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_sp4_h_l_0
T_20_19_sp4_v_t_43
T_19_21_lc_trk_g0_6
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_27_25_sp4_v_t_38
T_28_25_sp4_h_l_8
T_24_25_sp4_h_l_8
T_23_25_lc_trk_g0_0
T_23_25_input_2_0
T_23_25_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_20_19_sp12_v_t_22
T_20_22_lc_trk_g2_2
T_20_22_input_2_0
T_20_22_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_21_19_sp4_h_l_0
T_20_19_sp4_v_t_43
T_20_15_sp4_v_t_44
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_0/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_sp12_v_t_22
T_27_25_sp4_v_t_38
T_28_25_sp4_h_l_8
T_24_25_sp4_h_l_8
T_20_25_sp4_h_l_4
T_21_25_lc_trk_g2_4
T_21_25_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_15_19_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_15_19_sp4_h_l_6
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_10_20_lc_trk_g2_3
T_10_20_wire_logic_cluster/lc_0/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_12_22_lc_trk_g1_7
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_0/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_13_19_sp4_h_l_3
T_12_19_sp4_v_t_44
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_0/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_13_19_sp4_h_l_3
T_9_19_sp4_h_l_3
T_8_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_input_2_0
T_7_20_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_38
T_12_11_sp4_v_t_43
T_11_14_lc_trk_g3_3
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_15_19_sp4_h_l_6
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_10_23_sp4_v_t_39
T_10_26_lc_trk_g1_7
T_10_26_wire_logic_cluster/lc_2/in_0

T_27_19_wire_logic_cluster/lc_3/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_15_19_sp4_h_l_6
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_10_23_sp4_v_t_43
T_9_26_lc_trk_g3_3
T_9_26_input_2_0
T_9_26_wire_logic_cluster/lc_0/in_2

End 

Net : FRAME_MATCHER_i_31__N_954_cascade_
T_27_19_wire_logic_cluster/lc_3/ltout
T_27_19_wire_logic_cluster/lc_4/in_2

End 

Net : FRAME_MATCHER_state_0
T_23_18_wire_logic_cluster/lc_5/out
T_24_19_lc_trk_g3_5
T_24_19_wire_logic_cluster/lc_5/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_24_18_sp4_h_l_10
T_26_18_lc_trk_g2_7
T_26_18_input_2_1
T_26_18_wire_logic_cluster/lc_1/in_2

T_23_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_7
T_20_18_sp4_v_t_42
T_20_19_lc_trk_g2_2
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

T_23_18_wire_logic_cluster/lc_5/out
T_24_18_sp4_h_l_10
T_27_18_sp4_v_t_47
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_3/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_7
T_20_14_sp4_v_t_37
T_20_10_sp4_v_t_37
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_6/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_22_18_sp4_h_l_2
T_18_18_sp4_h_l_10
T_17_14_sp4_v_t_47
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : FRAME_MATCHER_state_31_N_1021_2
T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_7_lc_trk_g2_6
T_15_7_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_13_5_sp4_h_l_7
T_12_5_lc_trk_g1_7
T_12_5_input_2_6
T_12_5_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_2_lc_trk_g2_1
T_15_2_input_2_5
T_15_2_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_5/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_13_7_lc_trk_g2_2
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_6/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_input_2_7
T_15_10_wire_logic_cluster/lc_7/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_6/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_13_8_sp4_h_l_11
T_13_8_lc_trk_g1_6
T_13_8_input_2_1
T_13_8_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_2/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_3/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_7/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_12_9_sp4_h_l_8
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_12_9_sp4_h_l_8
T_13_9_lc_trk_g3_0
T_13_9_input_2_5
T_13_9_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_10_lc_trk_g3_1
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_16_9_sp4_h_l_9
T_17_9_lc_trk_g2_1
T_17_9_input_2_5
T_17_9_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_12_9_sp4_h_l_8
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_6/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_12_9_sp4_h_l_8
T_12_9_lc_trk_g0_5
T_12_9_input_2_3
T_12_9_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_13_10_lc_trk_g3_0
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_7/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_12_9_sp4_h_l_8
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_5/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_13_10_lc_trk_g3_0
T_13_10_input_2_7
T_13_10_wire_logic_cluster/lc_7/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_11_lc_trk_g0_4
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_5_sp4_v_t_38
T_16_9_sp4_h_l_9
T_12_9_sp4_h_l_5
T_12_9_lc_trk_g0_0
T_12_9_input_2_4
T_12_9_wire_logic_cluster/lc_4/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_7/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_7/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_3
T_12_10_lc_trk_g0_6
T_12_10_input_2_6
T_12_10_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_16_12_lc_trk_g0_6
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_12_10_lc_trk_g0_5
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_1/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_3
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_15_14_lc_trk_g0_5
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_6/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_12_11_lc_trk_g0_2
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_6_sp4_v_t_36
T_10_9_lc_trk_g2_4
T_10_9_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_17_12_sp4_h_l_7
T_17_12_lc_trk_g1_2
T_17_12_input_2_1
T_17_12_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_7/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_12_11_lc_trk_g1_2
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_14_lc_trk_g3_5
T_16_14_input_2_2
T_16_14_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_13_10_sp4_v_t_37
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_13_10_sp4_v_t_37
T_12_12_lc_trk_g1_0
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_13_10_sp4_v_t_37
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_13_10_sp4_v_t_37
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_5/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_6_sp4_v_t_36
T_8_10_sp4_h_l_6
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_13_10_sp4_v_t_37
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_7/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_6/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_13_lc_trk_g2_6
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_19_10_sp4_v_t_40
T_18_13_lc_trk_g3_0
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_13_lc_trk_g2_6
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_13_lc_trk_g2_6
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_13_lc_trk_g2_6
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_19_10_sp4_v_t_40
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_14_16_lc_trk_g2_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_44
T_16_12_sp4_v_t_40
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_19_10_sp4_v_t_40
T_19_13_lc_trk_g0_0
T_19_13_input_2_6
T_19_13_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_16_15_sp4_h_l_7
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_9_12_sp4_h_l_11
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_9_12_sp4_h_l_11
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_19_10_sp4_v_t_40
T_19_14_lc_trk_g0_5
T_19_14_input_2_5
T_19_14_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_21_10_sp4_v_t_42
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_43
T_16_8_sp4_v_t_43
T_13_12_sp4_h_l_11
T_12_12_sp4_v_t_46
T_9_12_sp4_h_l_11
T_12_12_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_10_14_sp4_h_l_10
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_10_14_sp4_h_l_10
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_7/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_39
T_14_14_sp4_h_l_7
T_10_14_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_14_sp4_v_t_46
T_8_14_sp4_h_l_11
T_7_14_sp4_v_t_40
T_6_15_lc_trk_g3_0
T_6_15_input_2_3
T_6_15_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_18_10_sp4_h_l_2
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_38
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_27_10_sp12_v_t_22
T_27_13_sp4_v_t_42
T_26_17_lc_trk_g1_7
T_26_17_wire_logic_cluster/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_16_10_sp12_h_l_1
T_27_10_sp12_v_t_22
T_27_13_sp4_v_t_42
T_27_17_sp4_v_t_42
T_26_18_lc_trk_g3_2
T_26_18_wire_logic_cluster/lc_1/in_0

End 

Net : GB_BUFFER_PIN_9_c_THRU_CO
T_7_20_wire_logic_cluster/lc_2/out
T_2_20_sp12_h_l_0
T_0_20_span12_horz_23
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c
T_5_25_wire_logic_cluster/lc_1/out
T_5_22_sp12_v_t_22
T_5_33_lc_trk_g1_2
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : PIN_12_c
T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_7_0_span4_vert_37
T_7_4_sp4_v_t_38
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_5/in_3

T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_7_0_span4_vert_37
T_7_4_sp4_v_t_38
T_8_8_sp4_h_l_9
T_10_8_lc_trk_g3_4
T_10_8_wire_logic_cluster/lc_2/in_3

T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_7_0_span4_vert_37
T_7_4_sp4_v_t_38
T_8_8_sp4_h_l_9
T_10_8_lc_trk_g3_4
T_10_8_input_2_3
T_10_8_wire_logic_cluster/lc_3/in_2

T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_7_0_span4_vert_37
T_7_4_sp4_v_t_38
T_7_8_sp4_v_t_43
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_2/in_1

End 

Net : PIN_13_c
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_4_3_sp4_h_l_9
T_7_3_sp4_v_t_44
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_5/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_4_3_sp4_h_l_9
T_7_3_sp4_v_t_44
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_6/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_4_3_sp4_h_l_9
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_44
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_5/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_4_3_sp4_h_l_9
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_44
T_8_11_sp4_h_l_9
T_11_7_sp4_v_t_44
T_10_9_lc_trk_g0_2
T_10_9_wire_logic_cluster/lc_0/in_0

End 

Net : PIN_7_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_4
T_5_20_sp4_h_l_0
T_8_20_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_6/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_4
T_5_20_sp4_h_l_0
T_8_20_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_4/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_4
T_5_20_sp4_h_l_0
T_8_20_sp4_v_t_37
T_9_24_sp4_h_l_6
T_12_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_4
T_5_20_sp4_h_l_0
T_8_20_sp4_v_t_37
T_9_24_sp4_h_l_6
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_43
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : PIN_8_c
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_6/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_0/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_4/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_42
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_4/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_2/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_4/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_42
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_42
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_42
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_0/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_5/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_4
T_4_13_sp4_v_t_41
T_5_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_5/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_14_lc_trk_g3_7
T_6_14_input_2_2
T_6_14_wire_logic_cluster/lc_2/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_3/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_10_5_sp12_v_t_23
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_16_lc_trk_g0_0
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : PIN_9_c
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_glb2local_0
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_2/in_0

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_32_wire_logic_cluster/lc_3/clk

End 

Net : a_delay_counter_0
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_38
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : a_delay_counter_15__N_2762
T_7_11_wire_logic_cluster/lc_2/out
T_7_9_sp12_v_t_23
T_7_9_sp4_v_t_45
T_8_9_sp4_h_l_1
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_1
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_0
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/s_r

End 

Net : b_delay_counter_0
T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_37
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_0/in_1

End 

Net : b_delay_counter_15__N_2779
T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_7_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_10_12_0_
Net : bfn_10_13_0_
Net : bfn_10_14_0_
Net : bfn_10_15_0_
T_10_15_wire_logic_cluster/carry_in_mux/cout
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_10_21_0_
Net : bfn_10_22_0_
Net : bfn_11_19_0_
Net : bfn_11_20_0_
Net : bfn_11_21_0_
Net : bfn_11_23_0_
Net : bfn_11_24_0_
Net : bfn_11_7_0_
Net : bfn_11_8_0_
Net : bfn_12_18_0_
Net : bfn_12_19_0_
Net : bfn_12_20_0_
Net : bfn_12_25_0_
Net : bfn_12_26_0_
Net : bfn_12_27_0_
Net : bfn_13_27_0_
Net : bfn_13_28_0_
Net : bfn_13_29_0_
Net : bfn_14_19_0_
Net : bfn_14_20_0_
Net : bfn_14_21_0_
Net : bfn_14_22_0_
Net : bfn_14_23_0_
Net : bfn_14_24_0_
Net : bfn_14_25_0_
Net : bfn_14_26_0_
Net : bfn_14_27_0_
Net : bfn_15_17_0_
Net : bfn_15_18_0_
Net : bfn_15_19_0_
Net : bfn_15_20_0_
Net : bfn_15_23_0_
Net : bfn_15_24_0_
Net : bfn_15_25_0_
Net : bfn_16_18_0_
Net : bfn_16_19_0_
Net : bfn_16_20_0_
Net : bfn_16_21_0_
Net : bfn_16_22_0_
Net : bfn_16_23_0_
Net : bfn_16_25_0_
Net : bfn_16_26_0_
Net : bfn_16_27_0_
T_16_27_wire_logic_cluster/carry_in_mux/cout
T_16_27_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_17_22_0_
Net : bfn_17_23_0_
Net : bfn_17_25_0_
Net : bfn_17_26_0_
Net : bfn_18_19_0_
Net : bfn_18_21_0_
Net : bfn_18_23_0_
Net : bfn_18_24_0_
Net : bfn_19_23_0_
Net : bfn_19_24_0_
Net : bfn_19_25_0_
Net : bfn_19_26_0_
Net : bfn_19_27_0_
Net : bfn_1_17_0_
Net : bfn_1_18_0_
T_1_18_wire_logic_cluster/carry_in_mux/cout
T_1_18_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_20_23_0_
Net : bfn_20_24_0_
Net : bfn_20_26_0_
Net : bfn_21_21_0_
Net : bfn_21_22_0_
Net : bfn_22_10_0_
Net : bfn_22_11_0_
Net : bfn_22_12_0_
Net : bfn_22_13_0_
Net : bfn_22_14_0_
Net : bfn_22_15_0_
Net : bfn_22_16_0_
Net : bfn_22_17_0_
Net : bfn_22_18_0_
Net : bfn_22_19_0_
Net : bfn_22_20_0_
Net : bfn_22_21_0_
Net : bfn_22_22_0_
Net : bfn_22_23_0_
Net : bfn_22_24_0_
Net : bfn_22_25_0_
Net : bfn_22_26_0_
Net : bfn_22_27_0_
Net : bfn_22_28_0_
Net : bfn_22_29_0_
Net : bfn_22_2_0_
Net : bfn_22_30_0_
Net : bfn_22_31_0_
Net : bfn_22_32_0_
T_22_32_wire_logic_cluster/carry_in_mux/cout
T_22_32_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_22_3_0_
Net : bfn_22_4_0_
Net : bfn_22_5_0_
Net : bfn_22_6_0_
Net : bfn_22_7_0_
Net : bfn_22_8_0_
Net : bfn_22_9_0_
Net : bfn_24_21_0_
Net : bfn_24_22_0_
T_24_22_wire_logic_cluster/carry_in_mux/cout
T_24_22_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_24_23_0_
Net : bfn_24_24_0_
Net : bfn_26_24_0_
Net : bfn_26_25_0_
Net : bfn_27_25_0_
Net : bfn_27_26_0_
T_27_26_wire_logic_cluster/carry_in_mux/cout
T_27_26_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_2_17_0_
Net : bfn_2_18_0_
Net : bfn_2_20_0_
Net : bfn_2_21_0_
Net : bfn_3_18_0_
Net : bfn_3_19_0_
Net : bfn_3_20_0_
Net : bfn_3_21_0_
Net : bfn_4_14_0_
Net : bfn_4_15_0_
Net : bfn_4_17_0_
Net : bfn_4_18_0_
Net : bfn_5_14_0_
Net : bfn_5_15_0_
Net : bfn_5_16_0_
Net : bfn_5_17_0_
T_5_17_wire_logic_cluster/carry_in_mux/cout
T_5_17_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_5_19_0_
Net : bfn_5_20_0_
Net : bfn_5_21_0_
Net : bfn_5_22_0_
Net : bfn_6_21_0_
Net : bfn_6_22_0_
Net : bfn_7_22_0_
Net : bfn_7_23_0_
Net : bfn_9_19_0_
Net : bfn_9_20_0_
Net : bfn_9_21_0_
Net : bfn_9_22_0_
Net : bfn_9_23_0_
Net : bfn_9_24_0_
T_9_24_wire_logic_cluster/carry_in_mux/cout
T_9_24_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_9_7_0_
Net : bfn_9_8_0_
Net : byte_transmit_counter_0
T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g0_0
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp12_v_t_23
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp12_v_t_23
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_13_14_sp4_h_l_4
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_17_14_sp4_h_l_1
T_20_10_sp4_v_t_42
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_17_11_lc_trk_g2_2
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_16_10_sp4_v_t_37
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_16_10_sp4_v_t_37
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_13_15_lc_trk_g3_5
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_46
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_16_10_lc_trk_g3_0
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_45
T_15_10_sp4_h_l_1
T_15_10_lc_trk_g0_4
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_13_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_45
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_13_11_lc_trk_g2_5
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g0_1
T_14_9_input_2_3
T_14_9_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_13_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_11_14_sp4_h_l_0
T_10_14_sp4_v_t_43
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_sp4_v_t_39
T_13_9_lc_trk_g2_7
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_sp4_v_t_39
T_13_9_lc_trk_g2_7
T_13_9_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_39
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_7_lc_trk_g2_7
T_14_7_input_2_3
T_14_7_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_3_sp4_v_t_43
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_39
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_sp4_v_t_39
T_14_4_sp4_v_t_39
T_13_5_lc_trk_g2_7
T_13_5_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_sp4_v_t_39
T_14_4_sp4_v_t_39
T_15_4_sp4_h_l_2
T_14_4_lc_trk_g1_2
T_14_4_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_8_sp4_v_t_39
T_14_4_sp4_v_t_39
T_14_0_span4_vert_47
T_14_3_lc_trk_g0_7
T_14_3_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_39
T_9_6_sp4_h_l_8
T_12_2_sp4_v_t_45
T_12_5_lc_trk_g0_5
T_12_5_input_2_3
T_12_5_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_3_sp4_v_t_43
T_16_3_sp4_h_l_11
T_12_3_sp4_h_l_7
T_12_3_lc_trk_g0_2
T_12_3_wire_logic_cluster/lc_6/in_0

End 

Net : byte_transmit_counter_1
T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_17_11_lc_trk_g2_1
T_17_11_input_2_3
T_17_11_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_15_13_lc_trk_g0_2
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_17_10_lc_trk_g1_4
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_12_14_sp4_h_l_0
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_12_14_sp4_h_l_0
T_12_14_lc_trk_g1_5
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_12_14_sp4_h_l_0
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_12_14_sp4_h_l_0
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_14_10_sp4_h_l_7
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g0_3
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_14_10_sp4_h_l_7
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_11_11_sp4_h_l_8
T_15_11_sp4_h_l_4
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_14_10_sp4_h_l_7
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_12_15_lc_trk_g1_5
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_11_11_sp4_h_l_8
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_11_11_sp4_h_l_8
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_3_sp12_v_t_22
T_7_15_sp12_h_l_1
T_15_15_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_14_10_sp4_h_l_7
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_18_10_sp4_h_l_4
T_14_10_sp4_h_l_7
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_42
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_42
T_14_9_lc_trk_g3_2
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_9_lc_trk_g3_2
T_13_9_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_16_14_sp4_h_l_2
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_42
T_15_10_sp4_v_t_47
T_15_6_sp4_v_t_36
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_7_sp4_v_t_40
T_12_9_lc_trk_g1_5
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_7_sp4_v_t_40
T_14_7_sp4_h_l_5
T_14_7_lc_trk_g1_0
T_14_7_wire_logic_cluster/lc_3/in_0

End 

Net : c0.FRAME_MATCHER_i_0
T_22_1_wire_logic_cluster/lc_0/out
T_22_1_lc_trk_g0_0
T_22_1_input_2_0
T_22_1_wire_logic_cluster/lc_0/in_2

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_3_lc_trk_g2_4
T_27_3_wire_logic_cluster/lc_3/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_3_lc_trk_g2_4
T_27_3_input_2_4
T_27_3_wire_logic_cluster/lc_4/in_2

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_3_lc_trk_g2_4
T_27_3_wire_logic_cluster/lc_5/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_4_lc_trk_g3_1
T_27_4_wire_logic_cluster/lc_3/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_6_sp4_v_t_40
T_26_8_lc_trk_g0_5
T_26_8_wire_logic_cluster/lc_7/in_0

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_6_sp4_v_t_40
T_24_6_sp4_h_l_5
T_20_6_sp4_h_l_5
T_19_6_sp4_v_t_46
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_3/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_22_1_sp4_h_l_5
T_25_1_sp4_v_t_40
T_25_5_sp4_v_t_45
T_25_9_sp4_v_t_46
T_24_12_lc_trk_g3_6
T_24_12_wire_logic_cluster/lc_5/in_0

T_22_1_wire_logic_cluster/lc_0/out
T_22_1_sp4_h_l_5
T_25_1_sp4_v_t_40
T_25_5_sp4_v_t_45
T_25_9_sp4_v_t_46
T_24_13_lc_trk_g2_3
T_24_13_wire_logic_cluster/lc_0/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_6_sp4_v_t_40
T_27_10_sp4_v_t_40
T_27_14_sp4_v_t_40
T_24_18_sp4_h_l_5
T_23_18_lc_trk_g0_5
T_23_18_wire_logic_cluster/lc_1/in_0

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_6_sp4_v_t_40
T_27_10_sp4_v_t_40
T_27_14_sp4_v_t_40
T_27_15_lc_trk_g2_0
T_27_15_wire_logic_cluster/lc_5/in_3

T_22_1_wire_logic_cluster/lc_0/out
T_23_0_span4_vert_17
T_24_2_sp4_h_l_4
T_27_2_sp4_v_t_44
T_27_6_sp4_v_t_40
T_27_10_sp4_v_t_40
T_27_14_sp4_v_t_40
T_24_18_sp4_h_l_5
T_24_18_lc_trk_g0_0
T_24_18_wire_logic_cluster/lc_7/in_1

End 

Net : c0.FRAME_MATCHER_i_1
T_22_2_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g1_0
T_22_2_wire_logic_cluster/lc_0/in_1

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_27_3_lc_trk_g3_1
T_27_3_wire_logic_cluster/lc_3/in_1

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_27_3_lc_trk_g3_1
T_27_3_wire_logic_cluster/lc_4/in_0

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_27_3_lc_trk_g3_1
T_27_3_wire_logic_cluster/lc_5/in_1

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_27_4_lc_trk_g0_4
T_27_4_wire_logic_cluster/lc_3/in_1

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_11_lc_trk_g2_5
T_24_11_wire_logic_cluster/lc_2/in_3

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_11_lc_trk_g2_5
T_24_11_wire_logic_cluster/lc_6/in_3

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_12_lc_trk_g2_0
T_24_12_wire_logic_cluster/lc_5/in_3

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_13_lc_trk_g1_5
T_24_13_wire_logic_cluster/lc_0/in_0

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_14_sp4_v_t_37
T_23_18_lc_trk_g1_0
T_23_18_input_2_1
T_23_18_wire_logic_cluster/lc_1/in_2

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_14_sp4_v_t_37
T_25_18_sp4_h_l_6
T_28_14_sp4_v_t_43
T_27_15_lc_trk_g3_3
T_27_15_wire_logic_cluster/lc_5/in_1

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_14_sp4_v_t_37
T_24_18_lc_trk_g1_0
T_24_18_input_2_7
T_24_18_wire_logic_cluster/lc_7/in_2

T_22_2_wire_logic_cluster/lc_0/out
T_21_2_sp4_h_l_8
T_25_2_sp4_h_l_4
T_28_2_sp4_v_t_41
T_25_6_sp4_h_l_4
T_24_6_sp4_v_t_41
T_24_10_sp4_v_t_37
T_24_14_sp4_v_t_37
T_25_18_sp4_h_l_6
T_28_14_sp4_v_t_37
T_27_17_lc_trk_g2_5
T_27_17_wire_logic_cluster/lc_2/in_1

End 

Net : c0.FRAME_MATCHER_i_10
T_22_11_wire_logic_cluster/lc_0/out
T_22_11_lc_trk_g3_0
T_22_11_wire_logic_cluster/lc_0/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_23_8_sp4_v_t_41
T_23_12_sp4_v_t_41
T_23_14_lc_trk_g3_4
T_23_14_input_2_5
T_23_14_wire_logic_cluster/lc_5/in_2

T_22_11_wire_logic_cluster/lc_0/out
T_23_8_sp4_v_t_41
T_23_12_sp4_v_t_41
T_23_16_sp4_v_t_37
T_23_19_lc_trk_g1_5
T_23_19_input_2_0
T_23_19_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_i_11
T_22_12_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g1_0
T_23_12_input_2_1
T_23_12_wire_logic_cluster/lc_1/in_2

T_22_12_wire_logic_cluster/lc_0/out
T_23_9_sp4_v_t_41
T_23_13_sp4_v_t_37
T_23_17_sp4_v_t_38
T_23_21_lc_trk_g0_3
T_23_21_input_2_1
T_23_21_wire_logic_cluster/lc_1/in_2

End 

Net : c0.FRAME_MATCHER_i_12
T_22_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_45
T_23_15_sp4_h_l_2
T_24_15_lc_trk_g3_2
T_24_15_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_45
T_23_15_sp4_h_l_2
T_22_15_sp4_v_t_39
T_21_18_lc_trk_g2_7
T_21_18_input_2_1
T_21_18_wire_logic_cluster/lc_1/in_2

End 

Net : c0.FRAME_MATCHER_i_13
T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_lc_trk_g1_0
T_23_14_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_44
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_i_14
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_0/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_4/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_37
T_22_15_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_1/in_3

End 

Net : c0.FRAME_MATCHER_i_15
T_22_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_36
T_23_16_sp4_v_t_41
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_36
T_23_16_sp4_v_t_41
T_23_20_lc_trk_g0_4
T_23_20_input_2_6
T_23_20_wire_logic_cluster/lc_6/in_2

End 

Net : c0.FRAME_MATCHER_i_16
T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_1/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_23_15_sp4_v_t_44
T_23_19_sp4_v_t_40
T_23_21_lc_trk_g3_5
T_23_21_wire_logic_cluster/lc_1/in_1

End 

Net : c0.FRAME_MATCHER_i_17
T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_0/in_1

T_22_18_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g2_0
T_23_19_input_2_2
T_23_19_wire_logic_cluster/lc_2/in_2

T_22_18_wire_logic_cluster/lc_0/out
T_22_18_sp4_h_l_5
T_25_18_sp4_v_t_40
T_24_19_lc_trk_g3_0
T_24_19_wire_logic_cluster/lc_0/in_1

End 

Net : c0.FRAME_MATCHER_i_18
T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_0/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g3_0
T_23_20_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g3_0
T_23_20_wire_logic_cluster/lc_3/in_0

End 

Net : c0.FRAME_MATCHER_i_19
T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_0/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g0_0
T_23_20_wire_logic_cluster/lc_5/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_37
T_22_12_sp4_v_t_45
T_21_15_lc_trk_g3_5
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_i_2
T_22_3_wire_logic_cluster/lc_0/out
T_22_3_lc_trk_g3_0
T_22_3_wire_logic_cluster/lc_0/in_1

T_22_3_wire_logic_cluster/lc_0/out
T_19_3_sp12_h_l_0
T_27_3_lc_trk_g0_3
T_27_3_wire_logic_cluster/lc_3/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_19_3_sp12_h_l_0
T_27_3_lc_trk_g0_3
T_27_3_wire_logic_cluster/lc_4/in_3

T_22_3_wire_logic_cluster/lc_0/out
T_19_3_sp12_h_l_0
T_27_3_lc_trk_g0_3
T_27_3_wire_logic_cluster/lc_5/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_19_3_sp12_h_l_0
T_24_3_sp4_h_l_7
T_27_3_sp4_v_t_42
T_27_4_lc_trk_g3_2
T_27_4_wire_logic_cluster/lc_3/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_24_11_lc_trk_g0_4
T_24_11_wire_logic_cluster/lc_2/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_24_11_lc_trk_g0_4
T_24_11_wire_logic_cluster/lc_6/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_24_11_sp4_h_l_3
T_23_11_sp4_v_t_44
T_23_13_lc_trk_g2_1
T_23_13_input_2_7
T_23_13_wire_logic_cluster/lc_7/in_2

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_22_11_sp4_h_l_1
T_25_11_sp4_v_t_36
T_24_12_lc_trk_g2_4
T_24_12_wire_logic_cluster/lc_5/in_1

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_22_11_sp4_h_l_1
T_25_11_sp4_v_t_43
T_24_13_lc_trk_g1_6
T_24_13_wire_logic_cluster/lc_0/in_1

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_22_11_sp4_h_l_1
T_25_11_sp4_v_t_43
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_7/in_1

T_22_3_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_20
T_23_11_sp12_h_l_0
T_22_11_sp4_h_l_1
T_25_11_sp4_v_t_43
T_26_15_sp4_h_l_0
T_27_15_lc_trk_g3_0
T_27_15_wire_logic_cluster/lc_5/in_0

End 

Net : c0.FRAME_MATCHER_i_20
T_22_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_22_21_sp4_h_l_5
T_25_17_sp4_v_t_46
T_24_20_lc_trk_g3_6
T_24_20_wire_logic_cluster/lc_7/in_0

T_22_21_wire_logic_cluster/lc_0/out
T_22_21_sp4_h_l_5
T_21_17_sp4_v_t_47
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_1/in_1

End 

Net : c0.FRAME_MATCHER_i_21
T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g3_0
T_22_22_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_sp4_h_l_5
T_25_18_sp4_v_t_46
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_sp4_h_l_5
T_25_18_sp4_v_t_46
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_6/in_1

End 

Net : c0.FRAME_MATCHER_i_22
T_22_23_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g3_0
T_22_23_wire_logic_cluster/lc_0/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_23_21_lc_trk_g2_1
T_23_21_wire_logic_cluster/lc_1/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_23_21_lc_trk_g2_1
T_23_21_wire_logic_cluster/lc_2/in_3

End 

Net : c0.FRAME_MATCHER_i_23
T_22_24_wire_logic_cluster/lc_0/out
T_22_24_lc_trk_g3_0
T_22_24_wire_logic_cluster/lc_0/in_1

T_22_24_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_3/in_3

T_22_24_wire_logic_cluster/lc_0/out
T_23_21_sp4_v_t_41
T_23_17_sp4_v_t_42
T_23_20_lc_trk_g1_2
T_23_20_wire_logic_cluster/lc_0/in_1

End 

Net : c0.FRAME_MATCHER_i_24
T_22_25_wire_logic_cluster/lc_0/out
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_0/in_1

T_22_25_wire_logic_cluster/lc_0/out
T_23_21_sp4_v_t_36
T_24_21_sp4_h_l_1
T_23_21_lc_trk_g0_1
T_23_21_input_2_5
T_23_21_wire_logic_cluster/lc_5/in_2

T_22_25_wire_logic_cluster/lc_0/out
T_23_23_sp4_v_t_44
T_23_19_sp4_v_t_37
T_24_19_sp4_h_l_0
T_24_19_lc_trk_g1_5
T_24_19_input_2_0
T_24_19_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_i_25
T_22_26_wire_logic_cluster/lc_0/out
T_22_26_lc_trk_g3_0
T_22_26_wire_logic_cluster/lc_0/in_1

T_22_26_wire_logic_cluster/lc_0/out
T_22_14_sp12_v_t_23
T_22_12_sp4_v_t_47
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_0/in_0

T_22_26_wire_logic_cluster/lc_0/out
T_22_14_sp12_v_t_23
T_22_12_sp4_v_t_47
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_2/in_0

End 

Net : c0.FRAME_MATCHER_i_26
T_22_27_wire_logic_cluster/lc_0/out
T_22_27_lc_trk_g3_0
T_22_27_wire_logic_cluster/lc_0/in_1

T_22_27_wire_logic_cluster/lc_0/out
T_23_26_lc_trk_g3_0
T_23_26_wire_logic_cluster/lc_2/in_1

T_22_27_wire_logic_cluster/lc_0/out
T_23_24_sp4_v_t_41
T_23_20_sp4_v_t_42
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_1/in_3

End 

Net : c0.FRAME_MATCHER_i_27
T_22_28_wire_logic_cluster/lc_0/out
T_22_28_lc_trk_g3_0
T_22_28_wire_logic_cluster/lc_0/in_1

T_22_28_wire_logic_cluster/lc_0/out
T_23_27_lc_trk_g3_0
T_23_27_input_2_3
T_23_27_wire_logic_cluster/lc_3/in_2

T_22_28_wire_logic_cluster/lc_0/out
T_23_26_sp4_v_t_44
T_23_22_sp4_v_t_44
T_23_18_sp4_v_t_37
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_3/in_3

End 

Net : c0.FRAME_MATCHER_i_28
T_22_29_wire_logic_cluster/lc_0/out
T_22_29_lc_trk_g3_0
T_22_29_wire_logic_cluster/lc_0/in_1

T_22_29_wire_logic_cluster/lc_0/out
T_23_25_sp4_v_t_36
T_23_27_lc_trk_g3_1
T_23_27_input_2_6
T_23_27_wire_logic_cluster/lc_6/in_2

T_22_29_wire_logic_cluster/lc_0/out
T_23_25_sp4_v_t_36
T_23_21_sp4_v_t_44
T_23_17_sp4_v_t_44
T_23_19_lc_trk_g2_1
T_23_19_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_i_29
T_22_30_wire_logic_cluster/lc_0/out
T_22_30_lc_trk_g3_0
T_22_30_wire_logic_cluster/lc_0/in_1

T_22_30_wire_logic_cluster/lc_0/out
T_23_29_lc_trk_g3_0
T_23_29_wire_logic_cluster/lc_3/in_0

T_22_30_wire_logic_cluster/lc_0/out
T_23_26_sp4_v_t_36
T_23_22_sp4_v_t_41
T_23_18_sp4_v_t_42
T_23_20_lc_trk_g3_7
T_23_20_input_2_0
T_23_20_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_i_3
T_22_4_wire_logic_cluster/lc_0/out
T_22_4_lc_trk_g3_0
T_22_4_wire_logic_cluster/lc_0/in_1

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_24_7_lc_trk_g3_0
T_24_7_wire_logic_cluster/lc_0/in_3

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_24_7_lc_trk_g3_0
T_24_7_wire_logic_cluster/lc_2/in_3

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_24_7_lc_trk_g3_0
T_24_7_input_2_3
T_24_7_wire_logic_cluster/lc_3/in_2

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_25_8_sp4_v_t_36
T_24_11_lc_trk_g2_4
T_24_11_wire_logic_cluster/lc_7/in_3

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_22_8_sp4_h_l_5
T_21_8_sp4_v_t_46
T_20_12_lc_trk_g2_3
T_20_12_wire_logic_cluster/lc_5/in_0

T_22_4_wire_logic_cluster/lc_0/out
T_22_0_span12_vert_23
T_11_12_sp12_h_l_0
T_20_12_sp4_h_l_11
T_23_12_sp4_v_t_46
T_23_13_lc_trk_g3_6
T_23_13_wire_logic_cluster/lc_7/in_0

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_25_8_sp4_v_t_36
T_24_12_lc_trk_g1_1
T_24_12_wire_logic_cluster/lc_6/in_0

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_sp4_h_l_5
T_25_4_sp4_v_t_40
T_25_8_sp4_v_t_36
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g2_1
T_24_14_wire_logic_cluster/lc_5/in_0

End 

Net : c0.FRAME_MATCHER_i_30
T_22_31_wire_logic_cluster/lc_0/out
T_22_31_lc_trk_g3_0
T_22_31_wire_logic_cluster/lc_0/in_1

T_22_31_wire_logic_cluster/lc_0/out
T_22_28_sp4_v_t_40
T_21_29_lc_trk_g3_0
T_21_29_wire_logic_cluster/lc_0/in_1

T_22_31_wire_logic_cluster/lc_0/out
T_22_19_sp12_v_t_23
T_23_19_sp12_h_l_0
T_24_19_lc_trk_g0_4
T_24_19_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_i_4
T_22_5_wire_logic_cluster/lc_0/out
T_22_5_lc_trk_g3_0
T_22_5_wire_logic_cluster/lc_0/in_1

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_7_lc_trk_g3_1
T_24_7_input_2_0
T_24_7_wire_logic_cluster/lc_0/in_2

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_7_lc_trk_g3_1
T_24_7_input_2_2
T_24_7_wire_logic_cluster/lc_2/in_2

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_7_lc_trk_g3_1
T_24_7_wire_logic_cluster/lc_3/in_3

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_9_sp4_v_t_36
T_24_11_lc_trk_g2_1
T_24_11_wire_logic_cluster/lc_7/in_0

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_21_9_sp4_h_l_6
T_20_9_sp4_v_t_37
T_20_12_lc_trk_g0_5
T_20_12_input_2_5
T_20_12_wire_logic_cluster/lc_5/in_2

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_9_sp4_v_t_36
T_23_13_lc_trk_g1_1
T_23_13_wire_logic_cluster/lc_7/in_1

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_9_sp4_v_t_36
T_23_13_lc_trk_g1_1
T_23_13_wire_logic_cluster/lc_3/in_1

T_22_5_wire_logic_cluster/lc_0/out
T_21_5_sp4_h_l_8
T_24_5_sp4_v_t_36
T_24_9_sp4_v_t_36
T_24_13_sp4_v_t_36
T_24_14_lc_trk_g3_4
T_24_14_input_2_5
T_24_14_wire_logic_cluster/lc_5/in_2

End 

Net : c0.FRAME_MATCHER_i_5
T_22_6_wire_logic_cluster/lc_0/out
T_22_6_lc_trk_g3_0
T_22_6_wire_logic_cluster/lc_0/in_1

T_22_6_wire_logic_cluster/lc_0/out
T_22_3_sp4_v_t_40
T_23_7_sp4_h_l_5
T_24_7_lc_trk_g2_5
T_24_7_wire_logic_cluster/lc_0/in_1

T_22_6_wire_logic_cluster/lc_0/out
T_22_3_sp4_v_t_40
T_23_7_sp4_h_l_5
T_24_7_lc_trk_g2_5
T_24_7_wire_logic_cluster/lc_2/in_1

T_22_6_wire_logic_cluster/lc_0/out
T_22_3_sp4_v_t_40
T_23_7_sp4_h_l_5
T_24_7_lc_trk_g2_5
T_24_7_wire_logic_cluster/lc_3/in_0

T_22_6_wire_logic_cluster/lc_0/out
T_21_6_sp4_h_l_8
T_20_6_sp4_v_t_39
T_20_10_sp4_v_t_40
T_20_12_lc_trk_g3_5
T_20_12_wire_logic_cluster/lc_5/in_1

T_22_6_wire_logic_cluster/lc_0/out
T_21_6_sp4_h_l_8
T_20_6_sp4_v_t_39
T_21_10_sp4_h_l_8
T_24_10_sp4_v_t_45
T_23_13_lc_trk_g3_5
T_23_13_wire_logic_cluster/lc_6/in_0

T_22_6_wire_logic_cluster/lc_0/out
T_22_3_sp4_v_t_40
T_23_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_23_11_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_i_6
T_22_7_wire_logic_cluster/lc_0/out
T_22_7_lc_trk_g3_0
T_22_7_wire_logic_cluster/lc_0/in_1

T_22_7_wire_logic_cluster/lc_0/out
T_23_7_sp4_h_l_0
T_24_7_lc_trk_g2_0
T_24_7_wire_logic_cluster/lc_0/in_0

T_22_7_wire_logic_cluster/lc_0/out
T_23_7_sp4_h_l_0
T_24_7_lc_trk_g2_0
T_24_7_wire_logic_cluster/lc_2/in_0

T_22_7_wire_logic_cluster/lc_0/out
T_23_7_sp4_h_l_0
T_24_7_lc_trk_g2_0
T_24_7_wire_logic_cluster/lc_3/in_1

T_22_7_wire_logic_cluster/lc_0/out
T_23_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_20_7_lc_trk_g2_3
T_20_7_wire_logic_cluster/lc_2/in_1

T_22_7_wire_logic_cluster/lc_0/out
T_21_7_sp4_h_l_8
T_20_7_sp4_v_t_39
T_20_11_sp4_v_t_39
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_5/in_3

T_22_7_wire_logic_cluster/lc_0/out
T_21_7_sp4_h_l_8
T_20_7_sp4_v_t_39
T_20_11_sp4_v_t_39
T_20_15_sp4_v_t_39
T_21_19_sp4_h_l_8
T_24_19_sp4_v_t_36
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_i_7
T_22_8_wire_logic_cluster/lc_0/out
T_22_8_lc_trk_g3_0
T_22_8_wire_logic_cluster/lc_0/in_1

T_22_8_wire_logic_cluster/lc_0/out
T_23_4_sp4_v_t_36
T_23_8_sp4_v_t_44
T_24_12_sp4_h_l_9
T_24_12_lc_trk_g0_4
T_24_12_input_2_4
T_24_12_wire_logic_cluster/lc_4/in_2

T_22_8_wire_logic_cluster/lc_0/out
T_22_6_sp4_v_t_45
T_22_10_sp4_v_t_46
T_22_14_sp4_v_t_46
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_1/in_0

End 

Net : c0.FRAME_MATCHER_i_8
T_22_9_wire_logic_cluster/lc_0/out
T_22_9_lc_trk_g3_0
T_22_9_wire_logic_cluster/lc_0/in_1

T_22_9_wire_logic_cluster/lc_0/out
T_21_9_lc_trk_g3_0
T_21_9_wire_logic_cluster/lc_6/in_1

T_22_9_wire_logic_cluster/lc_0/out
T_22_5_sp12_v_t_23
T_22_11_sp4_v_t_39
T_21_15_lc_trk_g1_2
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : c0.FRAME_MATCHER_i_9
T_22_10_wire_logic_cluster/lc_0/out
T_22_10_lc_trk_g3_0
T_22_10_wire_logic_cluster/lc_0/in_1

T_22_10_wire_logic_cluster/lc_0/out
T_23_6_sp4_v_t_36
T_23_10_sp4_v_t_36
T_23_14_lc_trk_g0_1
T_23_14_input_2_3
T_23_14_wire_logic_cluster/lc_3/in_2

T_22_10_wire_logic_cluster/lc_0/out
T_23_6_sp4_v_t_36
T_23_10_sp4_v_t_36
T_23_14_sp4_v_t_44
T_23_18_sp4_v_t_44
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_3/in_0

End 

Net : c0.FRAME_MATCHER_rx_data_ready_prev
T_20_12_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g1_2
T_20_13_input_2_3
T_20_13_wire_logic_cluster/lc_3/in_2

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_20_8_lc_trk_g3_4
T_20_8_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_20_8_sp4_v_t_39
T_19_9_lc_trk_g2_7
T_19_9_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_20_8_sp4_v_t_39
T_19_9_lc_trk_g2_7
T_19_9_input_2_5
T_19_9_wire_logic_cluster/lc_5/in_2

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_20_8_sp4_v_t_39
T_17_8_sp4_h_l_2
T_19_8_lc_trk_g3_7
T_19_8_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_45
T_21_5_sp4_v_t_46
T_21_6_lc_trk_g2_6
T_21_6_input_2_6
T_21_6_wire_logic_cluster/lc_6/in_2

T_20_12_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_45
T_21_5_sp4_v_t_46
T_21_6_lc_trk_g2_6
T_21_6_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_21_14_sp12_h_l_0
T_26_14_lc_trk_g1_4
T_26_14_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_21_14_sp12_h_l_0
T_28_14_lc_trk_g1_0
T_28_14_input_2_1
T_28_14_wire_logic_cluster/lc_1/in_2

T_20_12_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_45
T_21_5_sp4_v_t_46
T_22_9_sp4_h_l_11
T_26_9_sp4_h_l_7
T_29_5_sp4_v_t_42
T_28_7_lc_trk_g0_7
T_28_7_input_2_3
T_28_7_wire_logic_cluster/lc_3/in_2

End 

Net : c0.FRAME_MATCHER_state_1
T_26_17_wire_logic_cluster/lc_2/out
T_26_17_sp4_h_l_9
T_25_17_sp4_v_t_44
T_24_18_lc_trk_g3_4
T_24_18_wire_logic_cluster/lc_5/in_0

End 

Net : c0.FRAME_MATCHER_state_10
T_23_22_wire_logic_cluster/lc_2/out
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_2/in_3

T_23_22_wire_logic_cluster/lc_2/out
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_0/in_3

T_23_22_wire_logic_cluster/lc_2/out
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_6/in_3

End 

Net : c0.FRAME_MATCHER_state_11
T_26_19_wire_logic_cluster/lc_2/out
T_26_19_lc_trk_g3_2
T_26_19_wire_logic_cluster/lc_2/in_3

T_26_19_wire_logic_cluster/lc_2/out
T_26_19_lc_trk_g0_2
T_26_19_input_2_0
T_26_19_wire_logic_cluster/lc_0/in_2

T_26_19_wire_logic_cluster/lc_2/out
T_26_19_lc_trk_g0_2
T_26_19_wire_logic_cluster/lc_1/in_3

End 

Net : c0.FRAME_MATCHER_state_12
T_9_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g3_0
T_9_26_wire_logic_cluster/lc_0/in_1

T_9_26_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g0_0
T_9_25_wire_logic_cluster/lc_7/in_1

T_9_26_wire_logic_cluster/lc_0/out
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_4/in_3

End 

Net : c0.FRAME_MATCHER_state_13
T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g0_0
T_12_23_input_2_0
T_12_23_wire_logic_cluster/lc_0/in_2

T_12_23_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g0_0
T_12_22_wire_logic_cluster/lc_7/in_1

T_12_23_wire_logic_cluster/lc_0/out
T_11_23_sp4_h_l_8
T_10_23_sp4_v_t_45
T_9_25_lc_trk_g2_0
T_9_25_wire_logic_cluster/lc_7/in_3

End 

Net : c0.FRAME_MATCHER_state_14
T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_7_20_sp12_h_l_0
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_7_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_20_sp4_h_l_1
T_21_20_sp4_v_t_36
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_state_15
T_26_23_wire_logic_cluster/lc_7/out
T_26_23_lc_trk_g2_7
T_26_23_input_2_7
T_26_23_wire_logic_cluster/lc_7/in_2

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_6/in_3

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_20_lc_trk_g2_5
T_26_20_wire_logic_cluster/lc_2/in_3

End 

Net : c0.FRAME_MATCHER_state_16
T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_6_20_sp4_h_l_8
T_9_20_sp4_v_t_45
T_9_24_sp4_v_t_46
T_9_25_lc_trk_g3_6
T_9_25_input_2_7
T_9_25_wire_logic_cluster/lc_7/in_2

T_7_20_wire_logic_cluster/lc_0/out
T_7_8_sp12_v_t_23
T_8_20_sp12_h_l_0
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_7/in_3

End 

Net : c0.FRAME_MATCHER_state_17
T_28_18_wire_logic_cluster/lc_0/out
T_28_18_lc_trk_g0_0
T_28_18_input_2_0
T_28_18_wire_logic_cluster/lc_0/in_2

T_28_18_wire_logic_cluster/lc_0/out
T_25_18_sp12_h_l_0
T_26_18_lc_trk_g0_4
T_26_18_wire_logic_cluster/lc_5/in_3

T_28_18_wire_logic_cluster/lc_0/out
T_25_18_sp12_h_l_0
T_24_18_sp12_v_t_23
T_24_18_sp4_v_t_45
T_23_22_lc_trk_g2_0
T_23_22_input_2_0
T_23_22_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_state_18
T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g1_0
T_19_20_wire_logic_cluster/lc_3/in_0

End 

Net : c0.FRAME_MATCHER_state_19
T_23_25_wire_logic_cluster/lc_0/out
T_23_25_lc_trk_g1_0
T_23_25_wire_logic_cluster/lc_0/in_3

T_23_25_wire_logic_cluster/lc_0/out
T_24_25_sp4_h_l_0
T_26_25_lc_trk_g3_5
T_26_25_wire_logic_cluster/lc_3/in_3

T_23_25_wire_logic_cluster/lc_0/out
T_24_25_sp4_h_l_0
T_23_21_sp4_v_t_37
T_20_21_sp4_h_l_0
T_20_21_lc_trk_g1_5
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_state_2
T_20_18_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_41
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_state_20
T_26_21_wire_logic_cluster/lc_0/out
T_26_21_lc_trk_g1_0
T_26_21_wire_logic_cluster/lc_0/in_3

T_26_21_wire_logic_cluster/lc_0/out
T_26_20_lc_trk_g0_0
T_26_20_input_2_2
T_26_20_wire_logic_cluster/lc_2/in_2

T_26_21_wire_logic_cluster/lc_0/out
T_26_22_lc_trk_g1_0
T_26_22_wire_logic_cluster/lc_7/in_0

End 

Net : c0.FRAME_MATCHER_state_21
T_27_18_wire_logic_cluster/lc_5/out
T_27_18_lc_trk_g3_5
T_27_18_wire_logic_cluster/lc_5/in_1

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_lc_trk_g2_5
T_26_18_input_2_3
T_26_18_wire_logic_cluster/lc_3/in_2

T_27_18_wire_logic_cluster/lc_5/out
T_26_19_lc_trk_g1_5
T_26_19_wire_logic_cluster/lc_0/in_0

End 

Net : c0.FRAME_MATCHER_state_22
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp12_v_t_23
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_44
T_20_18_sp4_v_t_37
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_state_23
T_28_25_wire_logic_cluster/lc_3/out
T_28_25_lc_trk_g1_3
T_28_25_wire_logic_cluster/lc_3/in_1

T_28_25_wire_logic_cluster/lc_3/out
T_28_16_sp12_v_t_22
T_28_27_lc_trk_g2_2
T_28_27_wire_logic_cluster/lc_1/in_3

T_28_25_wire_logic_cluster/lc_3/out
T_28_16_sp12_v_t_22
T_17_16_sp12_h_l_1
T_27_16_sp4_h_l_10
T_26_16_sp4_v_t_47
T_26_20_lc_trk_g1_2
T_26_20_wire_logic_cluster/lc_2/in_1

End 

Net : c0.FRAME_MATCHER_state_24
T_24_25_wire_logic_cluster/lc_0/out
T_24_25_lc_trk_g1_0
T_24_25_wire_logic_cluster/lc_0/in_3

T_24_25_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_37
T_23_22_lc_trk_g2_5
T_23_22_wire_logic_cluster/lc_0/in_1

T_24_25_wire_logic_cluster/lc_0/out
T_24_22_sp4_v_t_40
T_25_22_sp4_h_l_5
T_26_22_lc_trk_g2_5
T_26_22_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_state_25
T_20_20_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g0_0
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_0/out
T_20_18_sp4_v_t_45
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : c0.FRAME_MATCHER_state_26
T_26_20_wire_logic_cluster/lc_6/out
T_26_20_lc_trk_g2_6
T_26_20_input_2_6
T_26_20_wire_logic_cluster/lc_6/in_2

T_26_20_wire_logic_cluster/lc_6/out
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_2/in_0

T_26_20_wire_logic_cluster/lc_6/out
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_1/in_3

End 

Net : c0.FRAME_MATCHER_state_27
T_27_21_wire_logic_cluster/lc_0/out
T_27_21_lc_trk_g1_0
T_27_21_wire_logic_cluster/lc_0/in_1

T_27_21_wire_logic_cluster/lc_0/out
T_27_20_lc_trk_g1_0
T_27_20_wire_logic_cluster/lc_3/in_0

T_27_21_wire_logic_cluster/lc_0/out
T_27_19_sp4_v_t_45
T_24_19_sp4_h_l_2
T_20_19_sp4_h_l_2
T_20_19_lc_trk_g1_7
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

End 

Net : c0.FRAME_MATCHER_state_28
T_28_19_wire_logic_cluster/lc_0/out
T_28_19_lc_trk_g1_0
T_28_19_wire_logic_cluster/lc_0/in_3

T_28_19_wire_logic_cluster/lc_0/out
T_27_19_lc_trk_g3_0
T_27_19_wire_logic_cluster/lc_2/in_3

T_28_19_wire_logic_cluster/lc_0/out
T_25_19_sp12_h_l_0
T_26_19_lc_trk_g1_4
T_26_19_wire_logic_cluster/lc_0/in_1

End 

Net : c0.FRAME_MATCHER_state_29
T_10_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g0_2
T_10_26_input_2_2
T_10_26_wire_logic_cluster/lc_2/in_2

T_10_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g3_2
T_9_26_wire_logic_cluster/lc_1/in_0

T_10_26_wire_logic_cluster/lc_2/out
T_5_26_sp12_h_l_0
T_17_26_sp12_h_l_0
T_24_26_sp4_h_l_9
T_27_22_sp4_v_t_44
T_27_18_sp4_v_t_40
T_26_19_lc_trk_g3_0
T_26_19_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_state_3
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g0_0
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_21_19_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_7/in_0

T_21_19_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_input_2_5
T_21_18_wire_logic_cluster/lc_5/in_2

T_21_19_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_5/in_0

T_21_19_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_21_7_sp12_v_t_23
T_21_11_sp4_v_t_41
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_7/in_3

End 

Net : c0.FRAME_MATCHER_state_30
T_20_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_8
T_15_22_sp4_h_l_8
T_11_22_sp4_h_l_11
T_10_22_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_8
T_15_22_sp4_h_l_8
T_11_22_sp4_h_l_11
T_10_22_sp4_v_t_40
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_2/in_0

End 

Net : c0.FRAME_MATCHER_state_31
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : c0.FRAME_MATCHER_state_4
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_10_sp12_v_t_23
T_12_22_sp12_h_l_0
T_17_22_sp4_h_l_7
T_20_18_sp4_v_t_36
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_10_sp12_v_t_23
T_12_22_sp12_h_l_0
T_19_22_sp4_h_l_9
T_22_22_sp4_v_t_44
T_21_23_lc_trk_g3_4
T_21_23_wire_logic_cluster/lc_0/in_3

End 

Net : c0.FRAME_MATCHER_state_5
T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_2/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_1/in_0

End 

Net : c0.FRAME_MATCHER_state_6
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g2_0
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_8
T_11_16_sp4_v_t_45
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_10_16_sp12_h_l_0
T_21_16_sp12_v_t_23
T_21_18_sp4_v_t_43
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_3/in_1

End 

Net : c0.FRAME_MATCHER_state_7
T_11_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_3/in_0

End 

Net : c0.FRAME_MATCHER_state_8
T_21_25_wire_logic_cluster/lc_0/out
T_21_25_lc_trk_g0_0
T_21_25_input_2_0
T_21_25_wire_logic_cluster/lc_0/in_2

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_22_22_sp4_h_l_10
T_23_22_lc_trk_g2_2
T_23_22_wire_logic_cluster/lc_0/in_0

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_22_22_sp4_h_l_10
T_23_22_lc_trk_g2_2
T_23_22_wire_logic_cluster/lc_5/in_3

End 

Net : c0.FRAME_MATCHER_state_9
T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g0_0
T_19_20_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_41
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_16_20_sp12_h_l_0
T_24_20_lc_trk_g1_3
T_24_20_wire_logic_cluster/lc_2/in_0

End 

Net : c0.byte_transmit_counter_2
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_7/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_17_14_sp4_v_t_44
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_44
T_15_15_lc_trk_g2_4
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_44
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_11_sp4_h_l_3
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_11_lc_trk_g3_3
T_15_11_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_16_10_sp4_h_l_6
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_2
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_16_10_sp4_h_l_6
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_42
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_42
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_17_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_17_10_sp4_v_t_38
T_17_6_sp4_v_t_46
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_42
T_14_7_sp4_v_t_38
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_42
T_14_7_sp4_v_t_38
T_14_10_lc_trk_g1_6
T_14_10_input_2_7
T_14_10_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_17_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_13_14_sp4_v_t_38
T_13_10_sp4_v_t_46
T_12_11_lc_trk_g3_6
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_42
T_14_7_sp4_v_t_38
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_2/in_0

End 

Net : c0.byte_transmit_counter_3
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g0_3
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_46
T_15_15_sp4_h_l_4
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_46
T_15_15_sp4_h_l_4
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_3
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_46
T_15_15_sp4_h_l_4
T_14_11_sp4_v_t_44
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_7/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_3
T_15_10_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_3
T_15_10_sp4_v_t_38
T_16_10_sp4_h_l_3
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_16_9_sp4_h_l_11
T_16_9_lc_trk_g0_6
T_16_9_wire_logic_cluster/lc_6/in_0

End 

Net : c0.byte_transmit_counter_4
T_18_14_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_7
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_7
T_15_12_sp4_v_t_42
T_15_15_lc_trk_g1_2
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_7
T_15_12_sp4_v_t_42
T_14_15_lc_trk_g3_2
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_7
T_15_12_sp4_v_t_36
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_4/out
T_11_14_sp12_h_l_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_15_10_sp4_h_l_8
T_16_10_lc_trk_g2_0
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_15_10_sp4_h_l_8
T_14_10_sp4_v_t_39
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_15_10_sp4_h_l_8
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_15_10_sp4_h_l_8
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_6_sp4_v_t_45
T_15_10_sp4_h_l_8
T_14_6_sp4_v_t_36
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.byte_transmit_counter_5
T_18_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_20_10_sp4_v_t_39
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_10_sp4_v_t_42
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_14_sp4_v_t_45
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_14_sp4_v_t_45
T_13_14_sp4_h_l_2
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_39
T_15_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_20_10_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_input_2_5
T_20_11_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_39
T_15_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_10_sp4_v_t_42
T_16_6_sp4_v_t_38
T_16_9_lc_trk_g1_6
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_10_sp4_v_t_42
T_16_6_sp4_v_t_38
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_10_sp4_v_t_42
T_16_6_sp4_v_t_38
T_13_10_sp4_h_l_3
T_13_10_lc_trk_g1_6
T_13_10_wire_logic_cluster/lc_4/in_1

End 

Net : c0.byte_transmit_counter_6
T_18_14_wire_logic_cluster/lc_6/out
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_45
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_1/in_0

End 

Net : c0.byte_transmit_counter_7
T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_7/in_1

T_18_14_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_0_7
T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g0_1
T_23_15_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g1_1
T_24_15_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_0_0
T_17_7_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g2_2
T_17_7_wire_logic_cluster/lc_2/in_0

T_17_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g0_2
T_18_7_wire_logic_cluster/lc_3/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_44
T_16_5_lc_trk_g3_4
T_16_5_wire_logic_cluster/lc_4/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_44
T_16_5_lc_trk_g3_4
T_16_5_wire_logic_cluster/lc_6/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_44
T_18_4_sp4_h_l_2
T_18_4_lc_trk_g0_7
T_18_4_wire_logic_cluster/lc_0/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_44
T_18_4_sp4_h_l_2
T_17_0_span4_vert_42
T_16_3_lc_trk_g3_2
T_16_3_input_2_5
T_16_3_wire_logic_cluster/lc_5/in_2

T_17_7_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_44
T_18_4_sp4_h_l_2
T_17_0_span4_vert_42
T_16_3_lc_trk_g3_2
T_16_3_input_2_7
T_16_3_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_0_1
T_18_4_wire_logic_cluster/lc_1/out
T_18_4_lc_trk_g0_1
T_18_4_wire_logic_cluster/lc_1/in_0

T_18_4_wire_logic_cluster/lc_1/out
T_18_4_lc_trk_g0_1
T_18_4_input_2_5
T_18_4_wire_logic_cluster/lc_5/in_2

T_18_4_wire_logic_cluster/lc_1/out
T_18_4_lc_trk_g0_1
T_18_4_wire_logic_cluster/lc_0/in_1

T_18_4_wire_logic_cluster/lc_1/out
T_18_3_lc_trk_g0_1
T_18_3_wire_logic_cluster/lc_6/in_1

T_18_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_10
T_16_0_span4_vert_47
T_16_3_lc_trk_g1_7
T_16_3_wire_logic_cluster/lc_5/in_3

T_18_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_10
T_16_0_span4_vert_47
T_16_3_lc_trk_g1_7
T_16_3_wire_logic_cluster/lc_7/in_3

T_18_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_10
T_16_0_span4_vert_47
T_16_4_sp4_v_t_47
T_15_5_lc_trk_g3_7
T_15_5_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_0_2
T_15_4_wire_logic_cluster/lc_0/out
T_15_4_lc_trk_g1_0
T_15_4_wire_logic_cluster/lc_0/in_3

T_15_4_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_44
T_15_6_lc_trk_g2_1
T_15_6_wire_logic_cluster/lc_4/in_3

T_15_4_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_44
T_16_3_lc_trk_g2_4
T_16_3_wire_logic_cluster/lc_5/in_1

T_15_4_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_44
T_16_3_lc_trk_g2_4
T_16_3_wire_logic_cluster/lc_7/in_1

T_15_4_wire_logic_cluster/lc_0/out
T_12_4_sp12_h_l_0
T_18_4_lc_trk_g1_7
T_18_4_wire_logic_cluster/lc_5/in_3

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_17_5_lc_trk_g3_3
T_17_5_wire_logic_cluster/lc_2/in_0

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_1_sp4_h_l_10
T_19_1_sp4_v_t_38
T_18_3_lc_trk_g1_3
T_18_3_wire_logic_cluster/lc_6/in_0

End 

Net : c0.data_in_frame_0_3
T_16_3_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g3_6
T_16_3_wire_logic_cluster/lc_6/in_3

T_16_3_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g3_6
T_16_3_wire_logic_cluster/lc_5/in_0

T_16_3_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g3_6
T_16_3_wire_logic_cluster/lc_7/in_0

T_16_3_wire_logic_cluster/lc_6/out
T_16_0_span12_vert_16
T_16_1_lc_trk_g3_0
T_16_1_wire_logic_cluster/lc_4/in_3

T_16_3_wire_logic_cluster/lc_6/out
T_17_2_lc_trk_g2_6
T_17_2_wire_logic_cluster/lc_4/in_0

T_16_3_wire_logic_cluster/lc_6/out
T_17_1_sp4_v_t_40
T_17_5_lc_trk_g0_5
T_17_5_wire_logic_cluster/lc_2/in_3

T_16_3_wire_logic_cluster/lc_6/out
T_16_0_span12_vert_16
T_16_3_sp4_v_t_39
T_15_5_lc_trk_g1_2
T_15_5_input_2_3
T_15_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_0_4
T_18_1_wire_logic_cluster/lc_7/out
T_18_1_lc_trk_g1_7
T_18_1_wire_logic_cluster/lc_7/in_3

T_18_1_wire_logic_cluster/lc_7/out
T_18_1_lc_trk_g1_7
T_18_1_input_2_6
T_18_1_wire_logic_cluster/lc_6/in_2

T_18_1_wire_logic_cluster/lc_7/out
T_16_1_sp4_h_l_11
T_16_1_lc_trk_g0_6
T_16_1_wire_logic_cluster/lc_4/in_0

T_18_1_wire_logic_cluster/lc_7/out
T_17_2_lc_trk_g0_7
T_17_2_wire_logic_cluster/lc_4/in_1

T_18_1_wire_logic_cluster/lc_7/out
T_18_0_span4_vert_30
T_15_3_sp4_h_l_11
T_16_3_lc_trk_g3_3
T_16_3_wire_logic_cluster/lc_1/in_3

T_18_1_wire_logic_cluster/lc_7/out
T_18_1_sp4_h_l_3
T_17_1_sp4_v_t_44
T_16_4_lc_trk_g3_4
T_16_4_wire_logic_cluster/lc_6/in_3

T_18_1_wire_logic_cluster/lc_7/out
T_18_1_sp4_h_l_3
T_17_1_sp4_v_t_44
T_16_4_lc_trk_g3_4
T_16_4_input_2_5
T_16_4_wire_logic_cluster/lc_5/in_2

T_18_1_wire_logic_cluster/lc_7/out
T_18_1_sp4_h_l_3
T_17_1_sp4_v_t_44
T_14_5_sp4_h_l_2
T_15_5_lc_trk_g3_2
T_15_5_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_0_5
T_18_4_wire_logic_cluster/lc_7/out
T_18_4_lc_trk_g2_7
T_18_4_input_2_7
T_18_4_wire_logic_cluster/lc_7/in_2

T_18_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_5/in_1

T_18_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_11
T_16_4_lc_trk_g0_6
T_16_4_input_2_6
T_16_4_wire_logic_cluster/lc_6/in_2

T_18_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_11
T_16_4_lc_trk_g0_6
T_16_4_wire_logic_cluster/lc_5/in_1

T_18_4_wire_logic_cluster/lc_7/out
T_18_0_span12_vert_21
T_18_1_lc_trk_g2_5
T_18_1_wire_logic_cluster/lc_6/in_3

T_18_4_wire_logic_cluster/lc_7/out
T_18_0_span12_vert_21
T_18_0_span4_vert_44
T_17_2_lc_trk_g2_1
T_17_2_wire_logic_cluster/lc_1/in_0

T_18_4_wire_logic_cluster/lc_7/out
T_18_0_span12_vert_21
T_18_0_span4_vert_44
T_17_2_lc_trk_g2_1
T_17_2_wire_logic_cluster/lc_0/in_3

T_18_4_wire_logic_cluster/lc_7/out
T_18_4_sp4_h_l_3
T_17_0_span4_vert_45
T_16_3_lc_trk_g3_5
T_16_3_wire_logic_cluster/lc_1/in_1

T_18_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_11
T_15_4_sp4_v_t_46
T_15_5_lc_trk_g2_6
T_15_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_0_6
T_18_6_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_41
T_18_6_lc_trk_g3_1
T_18_6_wire_logic_cluster/lc_4/in_0

T_18_6_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_41
T_18_6_lc_trk_g3_1
T_18_6_input_2_6
T_18_6_wire_logic_cluster/lc_6/in_2

T_18_6_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_41
T_16_5_sp4_h_l_10
T_16_5_lc_trk_g1_7
T_16_5_wire_logic_cluster/lc_1/in_3

T_18_6_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_41
T_19_1_sp4_v_t_41
T_18_2_lc_trk_g3_1
T_18_2_wire_logic_cluster/lc_4/in_0

T_18_6_wire_logic_cluster/lc_4/out
T_18_2_sp4_v_t_45
T_17_3_lc_trk_g3_5
T_17_3_wire_logic_cluster/lc_6/in_0

T_18_6_wire_logic_cluster/lc_4/out
T_17_6_sp4_h_l_0
T_16_2_sp4_v_t_40
T_16_4_lc_trk_g2_5
T_16_4_wire_logic_cluster/lc_5/in_0

T_18_6_wire_logic_cluster/lc_4/out
T_17_6_sp4_h_l_0
T_16_2_sp4_v_t_40
T_16_3_lc_trk_g3_0
T_16_3_input_2_1
T_16_3_wire_logic_cluster/lc_1/in_2

T_18_6_wire_logic_cluster/lc_4/out
T_18_2_sp4_v_t_45
T_15_2_sp4_h_l_2
T_16_2_lc_trk_g2_2
T_16_2_input_2_6
T_16_2_wire_logic_cluster/lc_6/in_2

End 

Net : c0.data_in_frame_0_7
T_18_4_wire_logic_cluster/lc_3/out
T_18_4_lc_trk_g2_3
T_18_4_input_2_3
T_18_4_wire_logic_cluster/lc_3/in_2

T_18_4_wire_logic_cluster/lc_3/out
T_18_0_span12_vert_13
T_18_6_lc_trk_g3_2
T_18_6_wire_logic_cluster/lc_2/in_3

T_18_4_wire_logic_cluster/lc_3/out
T_19_4_sp4_h_l_6
T_15_4_sp4_h_l_9
T_16_4_lc_trk_g3_1
T_16_4_wire_logic_cluster/lc_5/in_3

T_18_4_wire_logic_cluster/lc_3/out
T_17_3_lc_trk_g3_3
T_17_3_wire_logic_cluster/lc_7/in_3

T_18_4_wire_logic_cluster/lc_3/out
T_19_1_sp4_v_t_47
T_16_5_sp4_h_l_3
T_16_5_lc_trk_g1_6
T_16_5_input_2_1
T_16_5_wire_logic_cluster/lc_1/in_2

T_18_4_wire_logic_cluster/lc_3/out
T_19_3_sp4_v_t_39
T_16_3_sp4_h_l_2
T_16_3_lc_trk_g0_7
T_16_3_wire_logic_cluster/lc_1/in_0

T_18_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_11
T_17_0_span4_vert_41
T_16_2_lc_trk_g0_4
T_16_2_wire_logic_cluster/lc_6/in_0

T_18_4_wire_logic_cluster/lc_3/out
T_19_3_sp4_v_t_39
T_16_3_sp4_h_l_2
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_10_0
T_16_2_wire_logic_cluster/lc_2/out
T_16_2_lc_trk_g0_2
T_16_2_wire_logic_cluster/lc_2/in_0

T_16_2_wire_logic_cluster/lc_2/out
T_16_2_lc_trk_g0_2
T_16_2_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_10_1
T_17_1_wire_logic_cluster/lc_4/out
T_17_1_lc_trk_g1_4
T_17_1_wire_logic_cluster/lc_4/in_3

T_17_1_wire_logic_cluster/lc_4/out
T_16_1_sp4_h_l_0
T_19_1_sp4_v_t_40
T_19_2_lc_trk_g2_0
T_19_2_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_10_2
T_20_3_wire_logic_cluster/lc_0/out
T_20_3_lc_trk_g1_0
T_20_3_wire_logic_cluster/lc_0/in_3

T_20_3_wire_logic_cluster/lc_0/out
T_20_3_lc_trk_g1_0
T_20_3_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_10_3
T_21_4_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g0_1
T_21_4_input_2_1
T_21_4_wire_logic_cluster/lc_1/in_2

T_21_4_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g0_1
T_21_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_10_4
T_26_12_wire_logic_cluster/lc_1/out
T_26_12_lc_trk_g0_1
T_26_12_input_2_1
T_26_12_wire_logic_cluster/lc_1/in_2

T_26_12_wire_logic_cluster/lc_1/out
T_27_10_sp4_v_t_46
T_27_6_sp4_v_t_39
T_24_6_sp4_h_l_8
T_24_6_lc_trk_g1_5
T_24_6_wire_logic_cluster/lc_7/in_3

T_26_12_wire_logic_cluster/lc_1/out
T_26_1_sp12_v_t_22
T_26_4_sp4_v_t_42
T_23_4_sp4_h_l_7
T_24_4_lc_trk_g3_7
T_24_4_input_2_6
T_24_4_wire_logic_cluster/lc_6/in_2

T_26_12_wire_logic_cluster/lc_1/out
T_26_1_sp12_v_t_22
T_26_4_sp4_v_t_42
T_23_4_sp4_h_l_7
T_24_4_lc_trk_g3_7
T_24_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_10_5
T_21_5_wire_logic_cluster/lc_6/out
T_21_5_lc_trk_g3_6
T_21_5_wire_logic_cluster/lc_6/in_3

T_21_5_wire_logic_cluster/lc_6/out
T_20_5_lc_trk_g3_6
T_20_5_wire_logic_cluster/lc_6/in_3

T_21_5_wire_logic_cluster/lc_6/out
T_20_5_lc_trk_g2_6
T_20_5_wire_logic_cluster/lc_7/in_1

T_21_5_wire_logic_cluster/lc_6/out
T_21_3_sp4_v_t_41
T_20_4_lc_trk_g3_1
T_20_4_input_2_0
T_20_4_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_10_6
T_24_6_wire_logic_cluster/lc_6/out
T_24_6_lc_trk_g0_6
T_24_6_input_2_6
T_24_6_wire_logic_cluster/lc_6/in_2

T_24_6_wire_logic_cluster/lc_6/out
T_24_6_lc_trk_g0_6
T_24_6_wire_logic_cluster/lc_2/in_0

T_24_6_wire_logic_cluster/lc_6/out
T_24_0_span12_vert_23
T_24_4_lc_trk_g3_0
T_24_4_wire_logic_cluster/lc_6/in_1

T_24_6_wire_logic_cluster/lc_6/out
T_24_0_span12_vert_23
T_24_4_lc_trk_g3_0
T_24_4_wire_logic_cluster/lc_3/in_0

T_24_6_wire_logic_cluster/lc_6/out
T_24_3_sp4_v_t_36
T_23_4_lc_trk_g2_4
T_23_4_input_2_6
T_23_4_wire_logic_cluster/lc_6/in_2

T_24_6_wire_logic_cluster/lc_6/out
T_24_3_sp4_v_t_36
T_23_4_lc_trk_g2_4
T_23_4_input_2_4
T_23_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_10_7
T_23_1_wire_logic_cluster/lc_2/out
T_23_1_lc_trk_g0_2
T_23_1_input_2_2
T_23_1_wire_logic_cluster/lc_2/in_2

T_23_1_wire_logic_cluster/lc_2/out
T_24_0_span4_vert_21
T_24_2_sp4_v_t_41
T_24_5_lc_trk_g1_1
T_24_5_wire_logic_cluster/lc_5/in_3

T_23_1_wire_logic_cluster/lc_2/out
T_24_0_span4_vert_21
T_24_2_sp4_v_t_41
T_24_5_lc_trk_g1_1
T_24_5_wire_logic_cluster/lc_6/in_0

T_23_1_wire_logic_cluster/lc_2/out
T_24_0_span4_vert_37
T_21_4_sp4_h_l_5
T_21_4_lc_trk_g1_0
T_21_4_wire_logic_cluster/lc_6/in_3

T_23_1_wire_logic_cluster/lc_2/out
T_23_1_sp4_h_l_9
T_22_1_sp4_v_t_44
T_21_5_lc_trk_g2_1
T_21_5_wire_logic_cluster/lc_2/in_3

T_23_1_wire_logic_cluster/lc_2/out
T_23_1_sp4_h_l_9
T_22_1_sp4_v_t_44
T_21_5_lc_trk_g2_1
T_21_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_11_0
T_19_2_wire_logic_cluster/lc_1/out
T_19_2_lc_trk_g2_1
T_19_2_input_2_1
T_19_2_wire_logic_cluster/lc_1/in_2

T_19_2_wire_logic_cluster/lc_1/out
T_19_2_lc_trk_g2_1
T_19_2_wire_logic_cluster/lc_0/in_3

T_19_2_wire_logic_cluster/lc_1/out
T_15_2_sp12_h_l_1
T_23_2_lc_trk_g0_2
T_23_2_input_2_0
T_23_2_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_11_1
T_23_4_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g2_1
T_23_4_input_2_1
T_23_4_wire_logic_cluster/lc_1/in_2

T_23_4_wire_logic_cluster/lc_1/out
T_23_3_lc_trk_g0_1
T_23_3_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_11_2
T_24_1_wire_logic_cluster/lc_1/out
T_24_1_lc_trk_g0_1
T_24_1_wire_logic_cluster/lc_1/in_0

T_24_1_wire_logic_cluster/lc_1/out
T_23_2_lc_trk_g0_1
T_23_2_wire_logic_cluster/lc_0/in_1

T_24_1_wire_logic_cluster/lc_1/out
T_23_2_lc_trk_g0_1
T_23_2_input_2_5
T_23_2_wire_logic_cluster/lc_5/in_2

T_24_1_wire_logic_cluster/lc_1/out
T_20_1_sp12_h_l_1
T_19_1_lc_trk_g0_1
T_19_1_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_11_3
T_23_1_wire_logic_cluster/lc_7/out
T_23_1_lc_trk_g1_7
T_23_1_wire_logic_cluster/lc_7/in_3

T_23_1_wire_logic_cluster/lc_7/out
T_23_1_lc_trk_g1_7
T_23_1_wire_logic_cluster/lc_3/in_3

T_23_1_wire_logic_cluster/lc_7/out
T_24_1_lc_trk_g1_7
T_24_1_wire_logic_cluster/lc_2/in_0

T_23_1_wire_logic_cluster/lc_7/out
T_23_1_sp4_h_l_3
T_22_1_sp4_v_t_38
T_21_5_lc_trk_g1_3
T_21_5_wire_logic_cluster/lc_2/in_0

T_23_1_wire_logic_cluster/lc_7/out
T_23_1_sp4_h_l_3
T_22_1_sp4_v_t_38
T_21_5_lc_trk_g1_3
T_21_5_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_11_4
T_19_4_wire_logic_cluster/lc_4/out
T_19_4_lc_trk_g1_4
T_19_4_wire_logic_cluster/lc_4/in_3

T_19_4_wire_logic_cluster/lc_4/out
T_20_0_span4_vert_44
T_19_1_lc_trk_g3_4
T_19_1_wire_logic_cluster/lc_6/in_3

T_19_4_wire_logic_cluster/lc_4/out
T_20_0_span4_vert_44
T_20_2_lc_trk_g2_1
T_20_2_wire_logic_cluster/lc_0/in_3

T_19_4_wire_logic_cluster/lc_4/out
T_20_0_span4_vert_44
T_20_1_lc_trk_g3_4
T_20_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_11_5
T_21_1_wire_logic_cluster/lc_2/out
T_21_1_lc_trk_g0_2
T_21_1_input_2_2
T_21_1_wire_logic_cluster/lc_2/in_2

T_21_1_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g0_2
T_21_2_wire_logic_cluster/lc_0/in_0

T_21_1_wire_logic_cluster/lc_2/out
T_20_2_lc_trk_g0_2
T_20_2_input_2_0
T_20_2_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_11_6
T_19_2_wire_logic_cluster/lc_6/out
T_19_2_lc_trk_g0_6
T_19_2_input_2_6
T_19_2_wire_logic_cluster/lc_6/in_2

T_19_2_wire_logic_cluster/lc_6/out
T_20_1_sp4_v_t_45
T_20_0_span4_vert_11
T_20_1_lc_trk_g0_3
T_20_1_wire_logic_cluster/lc_4/in_3

T_19_2_wire_logic_cluster/lc_6/out
T_20_1_sp4_v_t_45
T_21_1_sp4_h_l_1
T_24_1_sp4_v_t_43
T_24_3_lc_trk_g3_6
T_24_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_11_7
T_20_9_wire_logic_cluster/lc_2/out
T_20_9_lc_trk_g0_2
T_20_9_input_2_2
T_20_9_wire_logic_cluster/lc_2/in_2

T_20_9_wire_logic_cluster/lc_2/out
T_20_0_span12_vert_20
T_20_5_lc_trk_g3_4
T_20_5_wire_logic_cluster/lc_3/in_0

T_20_9_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_40
T_21_1_sp4_v_t_36
T_21_3_lc_trk_g2_1
T_21_3_wire_logic_cluster/lc_0/in_3

T_20_9_wire_logic_cluster/lc_2/out
T_20_6_sp4_v_t_44
T_20_2_sp4_v_t_40
T_21_2_sp4_h_l_5
T_23_2_lc_trk_g3_0
T_23_2_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_12_0
T_23_6_wire_logic_cluster/lc_6/out
T_23_6_lc_trk_g3_6
T_23_6_wire_logic_cluster/lc_6/in_3

T_23_6_wire_logic_cluster/lc_6/out
T_23_0_span12_vert_23
T_23_2_lc_trk_g3_4
T_23_2_wire_logic_cluster/lc_4/in_1

T_23_6_wire_logic_cluster/lc_6/out
T_24_4_sp4_v_t_40
T_24_0_span4_vert_45
T_24_3_lc_trk_g1_5
T_24_3_wire_logic_cluster/lc_3/in_3

T_23_6_wire_logic_cluster/lc_6/out
T_24_3_sp4_v_t_37
T_25_3_sp4_h_l_5
T_26_3_lc_trk_g2_5
T_26_3_input_2_7
T_26_3_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_12_1
T_24_7_wire_logic_cluster/lc_4/out
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_4/in_3

T_24_7_wire_logic_cluster/lc_4/out
T_24_0_span12_vert_20
T_24_3_lc_trk_g3_0
T_24_3_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_4/out
T_24_0_span12_vert_20
T_24_3_sp4_v_t_41
T_25_3_sp4_h_l_4
T_26_3_lc_trk_g2_4
T_26_3_wire_logic_cluster/lc_7/in_1

T_24_7_wire_logic_cluster/lc_4/out
T_24_0_span12_vert_20
T_24_3_sp4_v_t_41
T_21_3_sp4_h_l_10
T_21_3_lc_trk_g1_7
T_21_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_12_2
T_20_8_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g0_1
T_20_8_input_2_1
T_20_8_wire_logic_cluster/lc_1/in_2

T_20_8_wire_logic_cluster/lc_1/out
T_21_6_sp4_v_t_46
T_22_6_sp4_h_l_4
T_21_2_sp4_v_t_44
T_21_3_lc_trk_g3_4
T_21_3_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_1/out
T_21_6_sp4_v_t_46
T_22_6_sp4_h_l_4
T_21_2_sp4_v_t_44
T_21_3_lc_trk_g2_4
T_21_3_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_12_3
T_20_4_wire_logic_cluster/lc_6/out
T_20_4_lc_trk_g2_6
T_20_4_wire_logic_cluster/lc_6/in_0

T_20_4_wire_logic_cluster/lc_6/out
T_20_4_lc_trk_g2_6
T_20_4_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_12_4
T_19_4_wire_logic_cluster/lc_0/out
T_19_4_lc_trk_g1_0
T_19_4_wire_logic_cluster/lc_0/in_3

T_19_4_wire_logic_cluster/lc_0/out
T_16_4_sp12_h_l_0
T_21_4_lc_trk_g1_4
T_21_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_12_5
T_19_6_wire_logic_cluster/lc_4/out
T_19_6_lc_trk_g0_4
T_19_6_input_2_4
T_19_6_wire_logic_cluster/lc_4/in_2

T_19_6_wire_logic_cluster/lc_4/out
T_19_6_lc_trk_g0_4
T_19_6_wire_logic_cluster/lc_3/in_1

T_19_6_wire_logic_cluster/lc_4/out
T_20_6_sp12_h_l_0
T_23_6_lc_trk_g0_0
T_23_6_input_2_0
T_23_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_12_6
T_24_6_wire_logic_cluster/lc_4/out
T_25_5_sp4_v_t_41
T_24_6_lc_trk_g3_1
T_24_6_input_2_4
T_24_6_wire_logic_cluster/lc_4/in_2

T_24_6_wire_logic_cluster/lc_4/out
T_25_5_sp4_v_t_41
T_24_6_lc_trk_g3_1
T_24_6_input_2_0
T_24_6_wire_logic_cluster/lc_0/in_2

T_24_6_wire_logic_cluster/lc_4/out
T_23_5_lc_trk_g3_4
T_23_5_wire_logic_cluster/lc_0/in_1

T_24_6_wire_logic_cluster/lc_4/out
T_23_6_sp4_h_l_0
T_26_2_sp4_v_t_43
T_26_4_lc_trk_g2_6
T_26_4_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_12_7
T_23_1_wire_logic_cluster/lc_6/out
T_23_1_lc_trk_g1_6
T_23_1_wire_logic_cluster/lc_6/in_3

T_23_1_wire_logic_cluster/lc_6/out
T_23_1_lc_trk_g1_6
T_23_1_wire_logic_cluster/lc_3/in_0

T_23_1_wire_logic_cluster/lc_6/out
T_23_0_span4_vert_44
T_23_4_lc_trk_g0_1
T_23_4_wire_logic_cluster/lc_6/in_1

T_23_1_wire_logic_cluster/lc_6/out
T_23_0_span12_vert_12
T_23_5_lc_trk_g2_4
T_23_5_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_13_0
T_21_1_wire_logic_cluster/lc_3/out
T_21_1_lc_trk_g0_3
T_21_1_input_2_3
T_21_1_wire_logic_cluster/lc_3/in_2

T_21_1_wire_logic_cluster/lc_3/out
T_22_1_sp4_h_l_6
T_25_1_sp4_v_t_43
T_24_4_lc_trk_g3_3
T_24_4_wire_logic_cluster/lc_6/in_0

T_21_1_wire_logic_cluster/lc_3/out
T_22_1_sp4_h_l_6
T_21_1_sp4_v_t_43
T_21_5_sp4_v_t_43
T_20_7_lc_trk_g1_6
T_20_7_wire_logic_cluster/lc_5/in_0

T_21_1_wire_logic_cluster/lc_3/out
T_22_1_sp4_h_l_6
T_21_1_sp4_v_t_43
T_22_5_sp4_h_l_0
T_24_5_lc_trk_g3_5
T_24_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_13_1
T_24_5_wire_logic_cluster/lc_1/out
T_24_5_lc_trk_g0_1
T_24_5_wire_logic_cluster/lc_1/in_0

T_24_5_wire_logic_cluster/lc_1/out
T_24_5_lc_trk_g0_1
T_24_5_wire_logic_cluster/lc_5/in_0

T_24_5_wire_logic_cluster/lc_1/out
T_24_5_lc_trk_g0_1
T_24_5_wire_logic_cluster/lc_6/in_1

T_24_5_wire_logic_cluster/lc_1/out
T_25_1_sp4_v_t_38
T_22_1_sp4_h_l_9
T_21_1_lc_trk_g0_1
T_21_1_input_2_7
T_21_1_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_13_2
T_24_5_wire_logic_cluster/lc_4/out
T_24_5_lc_trk_g0_4
T_24_5_input_2_4
T_24_5_wire_logic_cluster/lc_4/in_2

T_24_5_wire_logic_cluster/lc_4/out
T_24_1_sp4_v_t_45
T_23_3_lc_trk_g2_0
T_23_3_input_2_4
T_23_3_wire_logic_cluster/lc_4/in_2

T_24_5_wire_logic_cluster/lc_4/out
T_24_1_sp4_v_t_45
T_21_1_sp4_h_l_2
T_23_1_lc_trk_g3_7
T_23_1_input_2_4
T_23_1_wire_logic_cluster/lc_4/in_2

T_24_5_wire_logic_cluster/lc_4/out
T_24_1_sp4_v_t_45
T_21_1_sp4_h_l_8
T_21_1_lc_trk_g1_5
T_21_1_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_13_3
T_24_1_wire_logic_cluster/lc_5/out
T_24_1_lc_trk_g1_5
T_24_1_wire_logic_cluster/lc_5/in_3

T_24_1_wire_logic_cluster/lc_5/out
T_22_1_sp4_h_l_7
T_21_1_lc_trk_g1_7
T_21_1_wire_logic_cluster/lc_4/in_0

T_24_1_wire_logic_cluster/lc_5/out
T_25_1_sp4_h_l_10
T_24_1_sp4_v_t_47
T_23_4_lc_trk_g3_7
T_23_4_input_2_2
T_23_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_13_4
T_23_3_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g0_2
T_23_3_input_2_2
T_23_3_wire_logic_cluster/lc_2/in_2

T_23_3_wire_logic_cluster/lc_2/out
T_23_2_lc_trk_g1_2
T_23_2_wire_logic_cluster/lc_6/in_3

T_23_3_wire_logic_cluster/lc_2/out
T_23_0_span12_vert_8
T_23_5_lc_trk_g3_0
T_23_5_wire_logic_cluster/lc_3/in_0

T_23_3_wire_logic_cluster/lc_2/out
T_21_3_sp4_h_l_1
T_21_3_lc_trk_g0_4
T_21_3_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_13_5
T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g1_0
T_20_14_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_40
T_22_2_sp4_v_t_45
T_21_5_lc_trk_g3_5
T_21_5_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_5
T_23_10_sp4_v_t_40
T_23_6_sp4_v_t_45
T_23_2_sp4_v_t_45
T_23_5_lc_trk_g1_5
T_23_5_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_5
T_23_10_sp4_v_t_40
T_23_6_sp4_v_t_45
T_23_2_sp4_v_t_45
T_24_2_sp4_h_l_1
T_24_2_lc_trk_g1_4
T_24_2_wire_logic_cluster/lc_2/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_5
T_23_10_sp4_v_t_40
T_23_6_sp4_v_t_45
T_23_2_sp4_v_t_45
T_24_2_sp4_h_l_1
T_23_0_span4_vert_12
T_23_1_lc_trk_g0_4
T_23_1_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_13_6
T_26_3_wire_logic_cluster/lc_3/out
T_26_3_lc_trk_g0_3
T_26_3_input_2_3
T_26_3_wire_logic_cluster/lc_3/in_2

T_26_3_wire_logic_cluster/lc_3/out
T_20_3_sp12_h_l_1
T_24_3_lc_trk_g0_2
T_24_3_input_2_2
T_24_3_wire_logic_cluster/lc_2/in_2

T_26_3_wire_logic_cluster/lc_3/out
T_20_3_sp12_h_l_1
T_26_3_sp4_h_l_6
T_25_0_span4_vert_30
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_2/in_0

T_26_3_wire_logic_cluster/lc_3/out
T_24_3_sp4_h_l_3
T_23_0_span4_vert_27
T_23_2_lc_trk_g1_6
T_23_2_input_2_1
T_23_2_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_13_7
T_23_3_wire_logic_cluster/lc_0/out
T_23_3_lc_trk_g0_0
T_23_3_input_2_0
T_23_3_wire_logic_cluster/lc_0/in_2

T_23_3_wire_logic_cluster/lc_0/out
T_23_2_lc_trk_g1_0
T_23_2_wire_logic_cluster/lc_3/in_0

T_23_3_wire_logic_cluster/lc_0/out
T_23_2_lc_trk_g1_0
T_23_2_wire_logic_cluster/lc_6/in_1

T_23_3_wire_logic_cluster/lc_0/out
T_22_3_sp4_h_l_8
T_21_0_span4_vert_25
T_20_2_lc_trk_g2_4
T_20_2_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_14_0
T_21_2_wire_logic_cluster/lc_4/out
T_21_2_lc_trk_g1_4
T_21_2_wire_logic_cluster/lc_4/in_3

T_21_2_wire_logic_cluster/lc_4/out
T_22_2_sp4_h_l_8
T_24_2_lc_trk_g2_5
T_24_2_wire_logic_cluster/lc_4/in_3

T_21_2_wire_logic_cluster/lc_4/out
T_22_2_sp4_h_l_8
T_25_2_sp4_v_t_36
T_24_3_lc_trk_g2_4
T_24_3_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_14_1
T_21_1_wire_logic_cluster/lc_0/out
T_21_1_lc_trk_g1_0
T_21_1_wire_logic_cluster/lc_0/in_3

T_21_1_wire_logic_cluster/lc_0/out
T_21_2_lc_trk_g1_0
T_21_2_input_2_7
T_21_2_wire_logic_cluster/lc_7/in_2

T_21_1_wire_logic_cluster/lc_0/out
T_20_1_sp4_h_l_8
T_23_1_sp4_v_t_45
T_23_2_lc_trk_g2_5
T_23_2_input_2_3
T_23_2_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_14_2
T_20_3_wire_logic_cluster/lc_7/out
T_20_3_lc_trk_g2_7
T_20_3_input_2_7
T_20_3_wire_logic_cluster/lc_7/in_2

T_20_3_wire_logic_cluster/lc_7/out
T_20_3_lc_trk_g2_7
T_20_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_14_3
T_21_3_wire_logic_cluster/lc_6/out
T_21_3_lc_trk_g0_6
T_21_3_wire_logic_cluster/lc_6/in_0

T_21_3_wire_logic_cluster/lc_6/out
T_21_3_lc_trk_g1_6
T_21_3_wire_logic_cluster/lc_1/in_0

T_21_3_wire_logic_cluster/lc_6/out
T_20_3_sp12_h_l_0
T_24_3_lc_trk_g1_3
T_24_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_14_4
T_21_3_wire_logic_cluster/lc_5/out
T_21_3_lc_trk_g2_5
T_21_3_input_2_5
T_21_3_wire_logic_cluster/lc_5/in_2

T_21_3_wire_logic_cluster/lc_5/out
T_21_3_lc_trk_g2_5
T_21_3_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_14_5
T_20_6_wire_logic_cluster/lc_5/out
T_20_6_lc_trk_g1_5
T_20_6_wire_logic_cluster/lc_5/in_1

T_20_6_wire_logic_cluster/lc_5/out
T_20_6_sp12_h_l_1
T_28_6_sp4_h_l_8
T_27_2_sp4_v_t_36
T_26_5_lc_trk_g2_4
T_26_5_wire_logic_cluster/lc_0/in_0

T_20_6_wire_logic_cluster/lc_5/out
T_20_6_sp12_h_l_1
T_28_6_sp4_h_l_8
T_27_2_sp4_v_t_36
T_27_5_lc_trk_g0_4
T_27_5_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_14_6
T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_9_9_sp12_h_l_0
T_20_0_span12_vert_16
T_20_7_lc_trk_g2_4
T_20_7_wire_logic_cluster/lc_5/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_9_9_sp12_h_l_0
T_20_0_span12_vert_16
T_20_0_span4_vert_30
T_21_3_sp4_h_l_0
T_24_3_sp4_v_t_40
T_23_6_lc_trk_g3_0
T_23_6_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_9_9_sp12_h_l_0
T_20_0_span12_vert_16
T_20_0_span4_vert_30
T_21_3_sp4_h_l_0
T_24_3_sp4_v_t_40
T_23_6_lc_trk_g3_0
T_23_6_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_14_7
T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g1_0
T_18_7_wire_logic_cluster/lc_0/in_3

T_18_7_wire_logic_cluster/lc_0/out
T_15_7_sp12_h_l_0
T_20_7_lc_trk_g0_4
T_20_7_wire_logic_cluster/lc_5/in_1

T_18_7_wire_logic_cluster/lc_0/out
T_15_7_sp12_h_l_0
T_20_7_sp4_h_l_7
T_23_3_sp4_v_t_36
T_23_6_lc_trk_g1_4
T_23_6_wire_logic_cluster/lc_4/in_1

T_18_7_wire_logic_cluster/lc_0/out
T_15_7_sp12_h_l_0
T_20_7_sp4_h_l_7
T_23_3_sp4_v_t_36
T_23_5_lc_trk_g2_1
T_23_5_input_2_5
T_23_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.data_in_frame_15_0
T_21_1_wire_logic_cluster/lc_5/out
T_21_1_lc_trk_g0_5
T_21_1_wire_logic_cluster/lc_5/in_0

T_21_1_wire_logic_cluster/lc_5/out
T_13_1_sp12_h_l_1
T_24_1_sp12_v_t_22
T_24_4_lc_trk_g3_2
T_24_4_wire_logic_cluster/lc_2/in_3

T_21_1_wire_logic_cluster/lc_5/out
T_13_1_sp12_h_l_1
T_24_1_sp12_v_t_22
T_24_6_lc_trk_g2_6
T_24_6_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_15_1
T_21_5_wire_logic_cluster/lc_4/out
T_21_5_lc_trk_g1_4
T_21_5_wire_logic_cluster/lc_4/in_3

T_21_5_wire_logic_cluster/lc_4/out
T_20_6_lc_trk_g1_4
T_20_6_wire_logic_cluster/lc_4/in_3

T_21_5_wire_logic_cluster/lc_4/out
T_20_5_sp4_h_l_0
T_19_5_sp4_v_t_37
T_19_6_lc_trk_g3_5
T_19_6_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_15_2
T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g1_1
T_21_2_wire_logic_cluster/lc_1/in_3

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g1_1
T_21_2_wire_logic_cluster/lc_5/in_1

T_21_2_wire_logic_cluster/lc_1/out
T_20_2_sp4_h_l_10
T_24_2_sp4_h_l_6
T_27_2_sp4_v_t_43
T_26_4_lc_trk_g0_6
T_26_4_wire_logic_cluster/lc_3/in_3

T_21_2_wire_logic_cluster/lc_1/out
T_20_2_sp4_h_l_10
T_24_2_sp4_h_l_6
T_27_2_sp4_v_t_43
T_26_4_lc_trk_g0_6
T_26_4_input_2_2
T_26_4_wire_logic_cluster/lc_2/in_2

T_21_2_wire_logic_cluster/lc_1/out
T_22_0_span4_vert_30
T_23_3_sp4_h_l_6
T_26_3_sp4_v_t_43
T_26_5_lc_trk_g2_6
T_26_5_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_15_3
T_20_1_wire_logic_cluster/lc_5/out
T_20_1_lc_trk_g0_5
T_20_1_wire_logic_cluster/lc_5/in_0

T_20_1_wire_logic_cluster/lc_5/out
T_21_0_span4_vert_11
T_21_1_lc_trk_g1_3
T_21_1_wire_logic_cluster/lc_7/in_1

T_20_1_wire_logic_cluster/lc_5/out
T_21_0_span4_vert_11
T_22_1_sp4_h_l_11
T_23_1_lc_trk_g2_3
T_23_1_wire_logic_cluster/lc_4/in_1

End 

Net : c0.data_in_frame_15_4
T_19_1_wire_logic_cluster/lc_4/out
T_19_1_lc_trk_g1_4
T_19_1_wire_logic_cluster/lc_4/in_3

T_19_1_wire_logic_cluster/lc_4/out
T_18_1_sp4_h_l_0
T_21_1_sp4_v_t_40
T_21_2_lc_trk_g2_0
T_21_2_wire_logic_cluster/lc_5/in_3

T_19_1_wire_logic_cluster/lc_4/out
T_12_1_sp12_h_l_0
T_23_1_sp12_v_t_23
T_23_4_lc_trk_g3_3
T_23_4_wire_logic_cluster/lc_3/in_3

T_19_1_wire_logic_cluster/lc_4/out
T_12_1_sp12_h_l_0
T_21_1_sp4_h_l_11
T_24_1_sp4_v_t_41
T_24_4_lc_trk_g0_1
T_24_4_wire_logic_cluster/lc_5/in_0

T_19_1_wire_logic_cluster/lc_4/out
T_12_1_sp12_h_l_0
T_23_1_sp12_v_t_23
T_23_0_span4_vert_34
T_24_3_sp4_h_l_10
T_27_3_sp4_v_t_47
T_26_4_lc_trk_g3_7
T_26_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_15_5
T_21_1_wire_logic_cluster/lc_6/out
T_21_1_lc_trk_g2_6
T_21_1_wire_logic_cluster/lc_6/in_0

T_21_1_wire_logic_cluster/lc_6/out
T_21_1_lc_trk_g3_6
T_21_1_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_15_6
T_20_1_wire_logic_cluster/lc_6/out
T_20_1_lc_trk_g2_6
T_20_1_input_2_6
T_20_1_wire_logic_cluster/lc_6/in_2

T_20_1_wire_logic_cluster/lc_6/out
T_20_1_lc_trk_g2_6
T_20_1_wire_logic_cluster/lc_3/in_3

T_20_1_wire_logic_cluster/lc_6/out
T_21_0_span4_vert_45
T_22_4_sp4_h_l_8
T_24_4_lc_trk_g2_5
T_24_4_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_15_7
T_21_2_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g2_2
T_21_2_wire_logic_cluster/lc_2/in_0

T_21_2_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g1_2
T_21_2_wire_logic_cluster/lc_7/in_0

T_21_2_wire_logic_cluster/lc_2/out
T_22_2_sp4_h_l_4
T_24_2_lc_trk_g2_1
T_24_2_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_16_0
T_28_5_wire_logic_cluster/lc_5/out
T_28_5_lc_trk_g1_5
T_28_5_wire_logic_cluster/lc_5/in_3

T_28_5_wire_logic_cluster/lc_5/out
T_28_4_sp4_v_t_42
T_28_6_lc_trk_g2_7
T_28_6_wire_logic_cluster/lc_3/in_0

T_28_5_wire_logic_cluster/lc_5/out
T_28_4_sp4_v_t_42
T_28_0_span4_vert_42
T_27_3_lc_trk_g3_2
T_27_3_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_16_1
T_24_8_wire_logic_cluster/lc_3/out
T_24_8_lc_trk_g0_3
T_24_8_input_2_3
T_24_8_wire_logic_cluster/lc_3/in_2

T_24_8_wire_logic_cluster/lc_3/out
T_25_8_sp4_h_l_6
T_28_4_sp4_v_t_43
T_28_6_lc_trk_g2_6
T_28_6_wire_logic_cluster/lc_3/in_3

T_24_8_wire_logic_cluster/lc_3/out
T_25_8_sp4_h_l_6
T_28_4_sp4_v_t_43
T_28_0_span4_vert_39
T_27_2_lc_trk_g0_2
T_27_2_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_16_2
T_29_4_wire_logic_cluster/lc_2/out
T_29_4_lc_trk_g0_2
T_29_4_input_2_2
T_29_4_wire_logic_cluster/lc_2/in_2

T_29_4_wire_logic_cluster/lc_2/out
T_28_3_lc_trk_g2_2
T_28_3_wire_logic_cluster/lc_5/in_3

T_29_4_wire_logic_cluster/lc_2/out
T_29_4_sp4_h_l_9
T_28_0_span4_vert_44
T_27_2_lc_trk_g2_1
T_27_2_wire_logic_cluster/lc_3/in_0

T_29_4_wire_logic_cluster/lc_2/out
T_29_4_sp4_h_l_9
T_28_0_span4_vert_44
T_25_4_sp4_h_l_9
T_24_0_span4_vert_44
T_24_3_lc_trk_g0_4
T_24_3_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_16_3
T_24_3_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g1_0
T_24_3_wire_logic_cluster/lc_0/in_3

T_24_3_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g1_0
T_24_3_wire_logic_cluster/lc_5/in_0

T_24_3_wire_logic_cluster/lc_0/out
T_21_3_sp12_h_l_0
T_28_3_lc_trk_g1_0
T_28_3_wire_logic_cluster/lc_5/in_0

T_24_3_wire_logic_cluster/lc_0/out
T_21_3_sp12_h_l_0
T_30_3_sp4_h_l_11
T_29_3_sp4_v_t_46
T_28_4_lc_trk_g3_6
T_28_4_wire_logic_cluster/lc_3/in_0

T_24_3_wire_logic_cluster/lc_0/out
T_21_3_sp12_h_l_0
T_24_3_sp4_h_l_5
T_27_3_sp4_v_t_40
T_27_6_lc_trk_g1_0
T_27_6_input_2_3
T_27_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_16_4
T_29_4_wire_logic_cluster/lc_5/out
T_29_4_lc_trk_g1_5
T_29_4_wire_logic_cluster/lc_5/in_3

T_29_4_wire_logic_cluster/lc_5/out
T_29_4_lc_trk_g1_5
T_29_4_wire_logic_cluster/lc_4/in_0

T_29_4_wire_logic_cluster/lc_5/out
T_28_4_lc_trk_g2_5
T_28_4_input_2_3
T_28_4_wire_logic_cluster/lc_3/in_2

T_29_4_wire_logic_cluster/lc_5/out
T_28_4_sp4_h_l_2
T_27_0_span4_vert_42
T_26_3_lc_trk_g3_2
T_26_3_wire_logic_cluster/lc_7/in_0

T_29_4_wire_logic_cluster/lc_5/out
T_28_4_sp4_h_l_2
T_27_0_span4_vert_42
T_27_4_sp4_v_t_38
T_27_6_lc_trk_g3_3
T_27_6_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_16_5
T_23_6_wire_logic_cluster/lc_2/out
T_23_6_lc_trk_g0_2
T_23_6_wire_logic_cluster/lc_2/in_0

T_23_6_wire_logic_cluster/lc_2/out
T_23_6_lc_trk_g0_2
T_23_6_wire_logic_cluster/lc_0/in_0

T_23_6_wire_logic_cluster/lc_2/out
T_24_6_lc_trk_g0_2
T_24_6_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_16_6
T_26_5_wire_logic_cluster/lc_7/out
T_26_5_lc_trk_g3_7
T_26_5_wire_logic_cluster/lc_7/in_3

T_26_5_wire_logic_cluster/lc_7/out
T_25_5_sp4_h_l_6
T_29_5_sp4_h_l_9
T_28_5_lc_trk_g1_1
T_28_5_wire_logic_cluster/lc_3/in_3

T_26_5_wire_logic_cluster/lc_7/out
T_25_5_sp4_h_l_6
T_29_5_sp4_h_l_9
T_28_5_lc_trk_g1_1
T_28_5_input_2_2
T_28_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_16_7
T_28_5_wire_logic_cluster/lc_1/out
T_28_5_lc_trk_g0_1
T_28_5_input_2_1
T_28_5_wire_logic_cluster/lc_1/in_2

T_28_5_wire_logic_cluster/lc_1/out
T_24_5_sp12_h_l_1
T_27_5_lc_trk_g0_1
T_27_5_wire_logic_cluster/lc_3/in_0

T_28_5_wire_logic_cluster/lc_1/out
T_28_4_lc_trk_g0_1
T_28_4_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_17_0
T_29_4_wire_logic_cluster/lc_1/out
T_29_4_lc_trk_g2_1
T_29_4_input_2_1
T_29_4_wire_logic_cluster/lc_1/in_2

T_29_4_wire_logic_cluster/lc_1/out
T_29_4_lc_trk_g2_1
T_29_4_wire_logic_cluster/lc_0/in_3

T_29_4_wire_logic_cluster/lc_1/out
T_29_5_lc_trk_g0_1
T_29_5_wire_logic_cluster/lc_0/in_1

T_29_4_wire_logic_cluster/lc_1/out
T_28_3_lc_trk_g2_1
T_28_3_wire_logic_cluster/lc_6/in_3

T_29_4_wire_logic_cluster/lc_1/out
T_29_0_span12_vert_9
T_18_5_sp12_h_l_1
T_24_5_lc_trk_g0_6
T_24_5_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_17_1
T_26_6_wire_logic_cluster/lc_4/out
T_26_6_lc_trk_g3_4
T_26_6_wire_logic_cluster/lc_4/in_1

T_26_6_wire_logic_cluster/lc_4/out
T_27_5_lc_trk_g3_4
T_27_5_wire_logic_cluster/lc_1/in_0

T_26_6_wire_logic_cluster/lc_4/out
T_26_5_sp4_v_t_40
T_27_5_sp4_h_l_10
T_29_5_lc_trk_g2_7
T_29_5_wire_logic_cluster/lc_0/in_3

T_26_6_wire_logic_cluster/lc_4/out
T_26_5_sp4_v_t_40
T_27_5_sp4_h_l_10
T_30_1_sp4_v_t_41
T_29_4_lc_trk_g3_1
T_29_4_wire_logic_cluster/lc_0/in_0

T_26_6_wire_logic_cluster/lc_4/out
T_19_6_sp12_h_l_0
T_20_6_lc_trk_g0_4
T_20_6_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_17_2
T_20_8_wire_logic_cluster/lc_2/out
T_20_8_lc_trk_g2_2
T_20_8_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_2/out
T_20_0_span12_vert_19
T_20_6_lc_trk_g2_0
T_20_6_wire_logic_cluster/lc_3/in_3

T_20_8_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_45
T_22_5_sp4_h_l_8
T_26_5_sp4_h_l_8
T_27_5_lc_trk_g3_0
T_27_5_wire_logic_cluster/lc_0/in_3

T_20_8_wire_logic_cluster/lc_2/out
T_20_0_span12_vert_19
T_20_0_span4_vert_43
T_21_4_sp4_h_l_6
T_25_4_sp4_h_l_2
T_26_4_lc_trk_g3_2
T_26_4_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_17_3
T_26_6_wire_logic_cluster/lc_5/out
T_26_6_lc_trk_g0_5
T_26_6_input_2_5
T_26_6_wire_logic_cluster/lc_5/in_2

T_26_6_wire_logic_cluster/lc_5/out
T_26_0_span12_vert_21
T_26_4_lc_trk_g3_6
T_26_4_wire_logic_cluster/lc_2/in_1

T_26_6_wire_logic_cluster/lc_5/out
T_27_5_lc_trk_g2_5
T_27_5_wire_logic_cluster/lc_0/in_1

T_26_6_wire_logic_cluster/lc_5/out
T_25_6_sp4_h_l_2
T_24_2_sp4_v_t_42
T_24_5_lc_trk_g1_2
T_24_5_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_17_4
T_29_8_wire_logic_cluster/lc_2/out
T_29_8_lc_trk_g0_2
T_29_8_input_2_2
T_29_8_wire_logic_cluster/lc_2/in_2

T_29_8_wire_logic_cluster/lc_2/out
T_29_4_sp4_v_t_41
T_26_4_sp4_h_l_10
T_26_4_lc_trk_g1_7
T_26_4_wire_logic_cluster/lc_6/in_0

T_29_8_wire_logic_cluster/lc_2/out
T_29_4_sp4_v_t_41
T_26_4_sp4_h_l_10
T_26_4_lc_trk_g1_7
T_26_4_wire_logic_cluster/lc_1/in_3

T_29_8_wire_logic_cluster/lc_2/out
T_29_4_sp4_v_t_41
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_24_5_lc_trk_g3_1
T_24_5_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_17_5
T_26_6_wire_logic_cluster/lc_6/out
T_26_6_lc_trk_g0_6
T_26_6_input_2_6
T_26_6_wire_logic_cluster/lc_6/in_2

T_26_6_wire_logic_cluster/lc_6/out
T_26_6_lc_trk_g0_6
T_26_6_wire_logic_cluster/lc_3/in_1

T_26_6_wire_logic_cluster/lc_6/out
T_27_3_sp4_v_t_37
T_26_4_lc_trk_g2_5
T_26_4_wire_logic_cluster/lc_6/in_3

T_26_6_wire_logic_cluster/lc_6/out
T_27_3_sp4_v_t_37
T_26_4_lc_trk_g2_5
T_26_4_wire_logic_cluster/lc_1/in_0

T_26_6_wire_logic_cluster/lc_6/out
T_26_4_sp4_v_t_41
T_23_4_sp4_h_l_4
T_24_4_lc_trk_g2_4
T_24_4_input_2_4
T_24_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_17_6
T_27_4_wire_logic_cluster/lc_5/out
T_27_4_lc_trk_g0_5
T_27_4_input_2_5
T_27_4_wire_logic_cluster/lc_5/in_2

T_27_4_wire_logic_cluster/lc_5/out
T_27_4_lc_trk_g0_5
T_27_4_input_2_1
T_27_4_wire_logic_cluster/lc_1/in_2

T_27_4_wire_logic_cluster/lc_5/out
T_27_4_lc_trk_g1_5
T_27_4_wire_logic_cluster/lc_2/in_0

T_27_4_wire_logic_cluster/lc_5/out
T_26_4_lc_trk_g3_5
T_26_4_wire_logic_cluster/lc_7/in_3

T_27_4_wire_logic_cluster/lc_5/out
T_26_5_lc_trk_g1_5
T_26_5_wire_logic_cluster/lc_6/in_0

End 

Net : c0.data_in_frame_17_7
T_26_12_wire_logic_cluster/lc_0/out
T_26_12_lc_trk_g0_0
T_26_12_input_2_0
T_26_12_wire_logic_cluster/lc_0/in_2

T_26_12_wire_logic_cluster/lc_0/out
T_26_0_span12_vert_23
T_26_5_lc_trk_g2_7
T_26_5_wire_logic_cluster/lc_2/in_3

T_26_12_wire_logic_cluster/lc_0/out
T_26_0_span12_vert_23
T_26_5_lc_trk_g2_7
T_26_5_wire_logic_cluster/lc_6/in_3

T_26_12_wire_logic_cluster/lc_0/out
T_26_0_span12_vert_23
T_26_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_24_6_lc_trk_g2_2
T_24_6_wire_logic_cluster/lc_3/in_3

T_26_12_wire_logic_cluster/lc_0/out
T_26_0_span12_vert_23
T_26_0_span4_vert_45
T_27_4_sp4_h_l_2
T_27_4_lc_trk_g1_7
T_27_4_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_18_0
T_23_6_wire_logic_cluster/lc_5/out
T_23_6_lc_trk_g0_5
T_23_6_input_2_5
T_23_6_wire_logic_cluster/lc_5/in_2

T_23_6_wire_logic_cluster/lc_5/out
T_24_2_sp4_v_t_46
T_23_4_lc_trk_g0_0
T_23_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_18_1
T_27_9_wire_logic_cluster/lc_5/out
T_25_9_sp4_h_l_7
T_27_9_lc_trk_g3_2
T_27_9_input_2_5
T_27_9_wire_logic_cluster/lc_5/in_2

T_27_9_wire_logic_cluster/lc_5/out
T_25_9_sp4_h_l_7
T_28_5_sp4_v_t_36
T_25_5_sp4_h_l_1
T_26_5_lc_trk_g2_1
T_26_5_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_18_2
T_21_7_wire_logic_cluster/lc_3/out
T_21_7_lc_trk_g1_3
T_21_7_wire_logic_cluster/lc_3/in_3

T_21_7_wire_logic_cluster/lc_3/out
T_21_6_sp4_v_t_38
T_21_2_sp4_v_t_43
T_22_2_sp4_h_l_6
T_23_2_lc_trk_g2_6
T_23_2_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_18_3
T_28_4_wire_logic_cluster/lc_7/out
T_28_4_lc_trk_g2_7
T_28_4_input_2_7
T_28_4_wire_logic_cluster/lc_7/in_2

T_28_4_wire_logic_cluster/lc_7/out
T_28_1_sp4_v_t_38
T_27_2_lc_trk_g2_6
T_27_2_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_18_4
T_21_11_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_0/out
T_22_7_sp4_v_t_36
T_22_3_sp4_v_t_44
T_23_3_sp4_h_l_9
T_24_3_lc_trk_g3_1
T_24_3_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_18_5
T_27_5_wire_logic_cluster/lc_2/out
T_27_5_lc_trk_g0_2
T_27_5_input_2_2
T_27_5_wire_logic_cluster/lc_2/in_2

T_27_5_wire_logic_cluster/lc_2/out
T_28_4_lc_trk_g3_2
T_28_4_wire_logic_cluster/lc_4/in_3

T_27_5_wire_logic_cluster/lc_2/out
T_27_3_sp12_v_t_23
T_27_8_lc_trk_g2_7
T_27_8_wire_logic_cluster/lc_6/in_3

T_27_5_wire_logic_cluster/lc_2/out
T_28_4_sp4_v_t_37
T_28_8_lc_trk_g1_0
T_28_8_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_18_6
T_27_4_wire_logic_cluster/lc_6/out
T_27_4_lc_trk_g3_6
T_27_4_wire_logic_cluster/lc_6/in_3

T_27_4_wire_logic_cluster/lc_6/out
T_28_3_sp4_v_t_45
T_28_6_lc_trk_g0_5
T_28_6_wire_logic_cluster/lc_0/in_3

T_27_4_wire_logic_cluster/lc_6/out
T_28_3_sp4_v_t_45
T_28_6_lc_trk_g0_5
T_28_6_wire_logic_cluster/lc_2/in_1

T_27_4_wire_logic_cluster/lc_6/out
T_28_3_sp4_v_t_45
T_28_6_lc_trk_g0_5
T_28_6_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_18_7
T_23_7_wire_logic_cluster/lc_6/out
T_23_7_lc_trk_g3_6
T_23_7_wire_logic_cluster/lc_6/in_3

T_23_7_wire_logic_cluster/lc_6/out
T_23_6_lc_trk_g1_6
T_23_6_wire_logic_cluster/lc_0/in_3

T_23_7_wire_logic_cluster/lc_6/out
T_24_6_sp4_v_t_45
T_25_6_sp4_h_l_8
T_28_6_sp4_v_t_45
T_28_8_lc_trk_g3_0
T_28_8_input_2_3
T_28_8_wire_logic_cluster/lc_3/in_2

T_23_7_wire_logic_cluster/lc_6/out
T_24_6_sp4_v_t_45
T_25_6_sp4_h_l_8
T_28_2_sp4_v_t_39
T_28_5_lc_trk_g1_7
T_28_5_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_19_0
T_28_5_wire_logic_cluster/lc_6/out
T_28_5_lc_trk_g3_6
T_28_5_wire_logic_cluster/lc_6/in_1

T_28_5_wire_logic_cluster/lc_6/out
T_28_5_lc_trk_g3_6
T_28_5_wire_logic_cluster/lc_4/in_3

T_28_5_wire_logic_cluster/lc_6/out
T_28_4_lc_trk_g0_6
T_28_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_19_1
T_29_5_wire_logic_cluster/lc_3/out
T_29_5_lc_trk_g1_3
T_29_5_wire_logic_cluster/lc_3/in_3

T_29_5_wire_logic_cluster/lc_3/out
T_29_5_lc_trk_g1_3
T_29_5_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_in_frame_19_2
T_29_6_wire_logic_cluster/lc_5/out
T_29_6_lc_trk_g3_5
T_29_6_wire_logic_cluster/lc_5/in_1

T_29_6_wire_logic_cluster/lc_5/out
T_29_6_lc_trk_g3_5
T_29_6_wire_logic_cluster/lc_1/in_3

T_29_6_wire_logic_cluster/lc_5/out
T_28_6_lc_trk_g2_5
T_28_6_input_2_1
T_28_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_19_3
T_29_8_wire_logic_cluster/lc_7/out
T_29_8_lc_trk_g2_7
T_29_8_input_2_7
T_29_8_wire_logic_cluster/lc_7/in_2

T_29_8_wire_logic_cluster/lc_7/out
T_29_3_sp12_v_t_22
T_29_6_lc_trk_g2_2
T_29_6_input_2_0
T_29_6_wire_logic_cluster/lc_0/in_2

T_29_8_wire_logic_cluster/lc_7/out
T_28_7_lc_trk_g2_7
T_28_7_wire_logic_cluster/lc_6/in_3

T_29_8_wire_logic_cluster/lc_7/out
T_30_7_sp4_v_t_47
T_27_7_sp4_h_l_10
T_27_7_lc_trk_g0_7
T_27_7_input_2_7
T_27_7_wire_logic_cluster/lc_7/in_2

T_29_8_wire_logic_cluster/lc_7/out
T_29_7_sp4_v_t_46
T_26_7_sp4_h_l_5
T_26_7_lc_trk_g1_0
T_26_7_wire_logic_cluster/lc_2/in_3

T_29_8_wire_logic_cluster/lc_7/out
T_29_7_sp4_v_t_46
T_26_7_sp4_h_l_5
T_25_3_sp4_v_t_40
T_24_7_lc_trk_g1_5
T_24_7_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_19_4
T_28_6_wire_logic_cluster/lc_7/out
T_28_6_lc_trk_g1_7
T_28_6_wire_logic_cluster/lc_7/in_1

T_28_6_wire_logic_cluster/lc_7/out
T_29_5_sp4_v_t_47
T_28_7_lc_trk_g2_2
T_28_7_wire_logic_cluster/lc_0/in_0

T_28_6_wire_logic_cluster/lc_7/out
T_29_6_lc_trk_g1_7
T_29_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_19_5
T_26_6_wire_logic_cluster/lc_2/out
T_26_6_lc_trk_g3_2
T_26_6_wire_logic_cluster/lc_2/in_1

T_26_6_wire_logic_cluster/lc_2/out
T_26_6_lc_trk_g3_2
T_26_6_input_2_7
T_26_6_wire_logic_cluster/lc_7/in_2

T_26_6_wire_logic_cluster/lc_2/out
T_26_7_lc_trk_g0_2
T_26_7_wire_logic_cluster/lc_1/in_3

T_26_6_wire_logic_cluster/lc_2/out
T_21_6_sp12_h_l_0
T_29_6_lc_trk_g1_3
T_29_6_wire_logic_cluster/lc_2/in_0

T_26_6_wire_logic_cluster/lc_2/out
T_26_3_sp4_v_t_44
T_27_7_sp4_h_l_9
T_28_7_lc_trk_g2_1
T_28_7_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_19_6
T_26_5_wire_logic_cluster/lc_3/out
T_26_5_lc_trk_g3_3
T_26_5_wire_logic_cluster/lc_3/in_3

T_26_5_wire_logic_cluster/lc_3/out
T_26_4_lc_trk_g0_3
T_26_4_wire_logic_cluster/lc_6/in_1

T_26_5_wire_logic_cluster/lc_3/out
T_27_4_sp4_v_t_39
T_27_5_lc_trk_g3_7
T_27_5_wire_logic_cluster/lc_5/in_3

T_26_5_wire_logic_cluster/lc_3/out
T_26_5_sp4_h_l_11
T_29_5_sp4_v_t_41
T_29_6_lc_trk_g2_1
T_29_6_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_19_7
T_26_12_wire_logic_cluster/lc_5/out
T_26_12_lc_trk_g1_5
T_26_12_wire_logic_cluster/lc_5/in_3

T_26_12_wire_logic_cluster/lc_5/out
T_26_8_sp4_v_t_47
T_26_4_sp4_v_t_36
T_26_6_lc_trk_g2_1
T_26_6_wire_logic_cluster/lc_3/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_26_8_sp4_v_t_47
T_26_4_sp4_v_t_36
T_26_5_lc_trk_g3_4
T_26_5_wire_logic_cluster/lc_4/in_3

T_26_12_wire_logic_cluster/lc_5/out
T_26_8_sp4_v_t_47
T_26_4_sp4_v_t_36
T_27_4_sp4_h_l_6
T_30_4_sp4_v_t_46
T_29_6_lc_trk_g0_0
T_29_6_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_20_0
T_23_6_wire_logic_cluster/lc_3/out
T_23_6_lc_trk_g0_3
T_23_6_input_2_3
T_23_6_wire_logic_cluster/lc_3/in_2

T_23_6_wire_logic_cluster/lc_3/out
T_23_6_sp4_h_l_11
T_26_2_sp4_v_t_46
T_26_5_lc_trk_g1_6
T_26_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_20_1
T_24_11_wire_logic_cluster/lc_1/out
T_24_11_lc_trk_g3_1
T_24_11_wire_logic_cluster/lc_1/in_3

T_24_11_wire_logic_cluster/lc_1/out
T_24_0_span12_vert_22
T_24_6_lc_trk_g3_5
T_24_6_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_20_2
T_21_9_wire_logic_cluster/lc_0/out
T_21_9_lc_trk_g0_0
T_21_9_input_2_0
T_21_9_wire_logic_cluster/lc_0/in_2

T_21_9_wire_logic_cluster/lc_0/out
T_18_9_sp12_h_l_0
T_24_9_lc_trk_g1_7
T_24_9_wire_logic_cluster/lc_2/in_0

T_21_9_wire_logic_cluster/lc_0/out
T_18_9_sp12_h_l_0
T_24_9_lc_trk_g1_7
T_24_9_wire_logic_cluster/lc_5/in_3

T_21_9_wire_logic_cluster/lc_0/out
T_18_9_sp12_h_l_0
T_25_9_sp4_h_l_9
T_28_9_sp4_v_t_44
T_27_10_lc_trk_g3_4
T_27_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_20_3
T_24_11_wire_logic_cluster/lc_3/out
T_24_11_lc_trk_g0_3
T_24_11_input_2_3
T_24_11_wire_logic_cluster/lc_3/in_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_11_sp4_h_l_6
T_27_11_lc_trk_g3_3
T_27_11_input_2_0
T_27_11_wire_logic_cluster/lc_0/in_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_11_sp4_h_l_6
T_28_7_sp4_v_t_43
T_28_10_lc_trk_g1_3
T_28_10_wire_logic_cluster/lc_5/in_3

T_24_11_wire_logic_cluster/lc_3/out
T_25_11_sp4_h_l_6
T_28_7_sp4_v_t_43
T_29_7_sp4_h_l_11
T_28_3_sp4_v_t_41
T_27_6_lc_trk_g3_1
T_27_6_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_20_4
T_27_11_wire_logic_cluster/lc_5/out
T_27_11_lc_trk_g0_5
T_27_11_input_2_5
T_27_11_wire_logic_cluster/lc_5/in_2

T_27_11_wire_logic_cluster/lc_5/out
T_27_11_lc_trk_g0_5
T_27_11_wire_logic_cluster/lc_6/in_3

T_27_11_wire_logic_cluster/lc_5/out
T_27_11_lc_trk_g0_5
T_27_11_wire_logic_cluster/lc_0/in_3

T_27_11_wire_logic_cluster/lc_5/out
T_26_11_lc_trk_g2_5
T_26_11_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_in_frame_20_5
T_27_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g1_7
T_27_11_wire_logic_cluster/lc_7/in_3

T_27_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g1_7
T_27_11_wire_logic_cluster/lc_6/in_0

T_27_11_wire_logic_cluster/lc_7/out
T_26_11_lc_trk_g2_7
T_26_11_wire_logic_cluster/lc_6/in_1

T_27_11_wire_logic_cluster/lc_7/out
T_28_8_sp4_v_t_39
T_28_9_lc_trk_g2_7
T_28_9_wire_logic_cluster/lc_0/in_3

T_27_11_wire_logic_cluster/lc_7/out
T_27_11_sp4_h_l_3
T_30_7_sp4_v_t_38
T_30_3_sp4_v_t_43
T_29_6_lc_trk_g3_3
T_29_6_input_2_4
T_29_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_20_6
T_27_11_wire_logic_cluster/lc_1/out
T_27_11_lc_trk_g0_1
T_27_11_input_2_1
T_27_11_wire_logic_cluster/lc_1/in_2

T_27_11_wire_logic_cluster/lc_1/out
T_28_7_sp4_v_t_38
T_28_8_lc_trk_g2_6
T_28_8_wire_logic_cluster/lc_5/in_3

T_27_11_wire_logic_cluster/lc_1/out
T_27_7_sp4_v_t_39
T_26_8_lc_trk_g2_7
T_26_8_input_2_3
T_26_8_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_20_7
T_26_8_wire_logic_cluster/lc_6/out
T_26_8_lc_trk_g3_6
T_26_8_wire_logic_cluster/lc_6/in_3

T_26_8_wire_logic_cluster/lc_6/out
T_26_8_lc_trk_g2_6
T_26_8_wire_logic_cluster/lc_3/in_3

T_26_8_wire_logic_cluster/lc_6/out
T_26_7_lc_trk_g0_6
T_26_7_wire_logic_cluster/lc_6/in_0

T_26_8_wire_logic_cluster/lc_6/out
T_26_8_sp4_h_l_1
T_28_8_lc_trk_g3_4
T_28_8_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_21_0
T_23_7_wire_logic_cluster/lc_0/out
T_23_7_lc_trk_g0_0
T_23_7_input_2_0
T_23_7_wire_logic_cluster/lc_0/in_2

T_23_7_wire_logic_cluster/lc_0/out
T_20_7_sp12_h_l_0
T_27_7_lc_trk_g1_0
T_27_7_wire_logic_cluster/lc_3/in_0

T_23_7_wire_logic_cluster/lc_0/out
T_24_4_sp4_v_t_41
T_25_8_sp4_h_l_4
T_26_8_lc_trk_g2_4
T_26_8_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_21_1
T_26_12_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g1_4
T_26_12_wire_logic_cluster/lc_4/in_3

T_26_12_wire_logic_cluster/lc_4/out
T_26_8_sp4_v_t_45
T_26_9_lc_trk_g3_5
T_26_9_input_2_2
T_26_9_wire_logic_cluster/lc_2/in_2

T_26_12_wire_logic_cluster/lc_4/out
T_26_10_sp4_v_t_37
T_23_10_sp4_h_l_6
T_24_10_lc_trk_g3_6
T_24_10_wire_logic_cluster/lc_3/in_0

T_26_12_wire_logic_cluster/lc_4/out
T_26_8_sp4_v_t_45
T_26_4_sp4_v_t_45
T_27_8_sp4_h_l_2
T_27_8_lc_trk_g0_7
T_27_8_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_21_2
T_27_8_wire_logic_cluster/lc_3/out
T_27_8_lc_trk_g1_3
T_27_8_wire_logic_cluster/lc_3/in_3

T_27_8_wire_logic_cluster/lc_3/out
T_27_8_lc_trk_g1_3
T_27_8_wire_logic_cluster/lc_5/in_3

T_27_8_wire_logic_cluster/lc_3/out
T_28_8_sp4_h_l_6
T_29_8_lc_trk_g3_6
T_29_8_wire_logic_cluster/lc_0/in_3

T_27_8_wire_logic_cluster/lc_3/out
T_26_9_lc_trk_g1_3
T_26_9_wire_logic_cluster/lc_0/in_0

T_27_8_wire_logic_cluster/lc_3/out
T_25_8_sp4_h_l_3
T_24_8_sp4_v_t_44
T_24_10_lc_trk_g2_1
T_24_10_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_21_3
T_27_8_wire_logic_cluster/lc_2/out
T_27_8_lc_trk_g0_2
T_27_8_input_2_2
T_27_8_wire_logic_cluster/lc_2/in_2

T_27_8_wire_logic_cluster/lc_2/out
T_27_8_lc_trk_g0_2
T_27_8_wire_logic_cluster/lc_5/in_1

T_27_8_wire_logic_cluster/lc_2/out
T_28_8_lc_trk_g0_2
T_28_8_input_2_4
T_28_8_wire_logic_cluster/lc_4/in_2

T_27_8_wire_logic_cluster/lc_2/out
T_28_8_sp4_h_l_4
T_29_8_lc_trk_g3_4
T_29_8_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_21_4
T_28_5_wire_logic_cluster/lc_0/out
T_28_5_lc_trk_g1_0
T_28_5_wire_logic_cluster/lc_0/in_3

T_28_5_wire_logic_cluster/lc_0/out
T_28_1_sp12_v_t_23
T_28_8_lc_trk_g3_3
T_28_8_wire_logic_cluster/lc_6/in_0

T_28_5_wire_logic_cluster/lc_0/out
T_28_1_sp12_v_t_23
T_28_9_lc_trk_g3_0
T_28_9_input_2_7
T_28_9_wire_logic_cluster/lc_7/in_2

T_28_5_wire_logic_cluster/lc_0/out
T_28_1_sp12_v_t_23
T_28_5_sp4_v_t_41
T_27_8_lc_trk_g3_1
T_27_8_input_2_4
T_27_8_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_21_5
T_27_9_wire_logic_cluster/lc_7/out
T_27_9_lc_trk_g1_7
T_27_9_wire_logic_cluster/lc_7/in_3

T_27_9_wire_logic_cluster/lc_7/out
T_27_9_lc_trk_g1_7
T_27_9_wire_logic_cluster/lc_1/in_3

T_27_9_wire_logic_cluster/lc_7/out
T_27_8_lc_trk_g1_7
T_27_8_wire_logic_cluster/lc_6/in_0

T_27_9_wire_logic_cluster/lc_7/out
T_28_8_lc_trk_g3_7
T_28_8_wire_logic_cluster/lc_1/in_3

T_27_9_wire_logic_cluster/lc_7/out
T_17_9_sp12_h_l_1
T_23_9_lc_trk_g0_6
T_23_9_wire_logic_cluster/lc_2/in_0

T_27_9_wire_logic_cluster/lc_7/out
T_17_9_sp12_h_l_1
T_23_9_lc_trk_g0_6
T_23_9_wire_logic_cluster/lc_5/in_3

T_27_9_wire_logic_cluster/lc_7/out
T_17_9_sp12_h_l_1
T_19_9_lc_trk_g0_6
T_19_9_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_21_6
T_26_12_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g2_3
T_26_12_input_2_3
T_26_12_wire_logic_cluster/lc_3/in_2

T_26_12_wire_logic_cluster/lc_3/out
T_20_12_sp12_h_l_1
T_20_12_sp4_h_l_0
T_23_8_sp4_v_t_37
T_24_8_sp4_h_l_5
T_24_8_lc_trk_g0_0
T_24_8_input_2_4
T_24_8_wire_logic_cluster/lc_4/in_2

T_26_12_wire_logic_cluster/lc_3/out
T_27_8_sp4_v_t_42
T_27_4_sp4_v_t_42
T_27_7_lc_trk_g1_2
T_27_7_input_2_1
T_27_7_wire_logic_cluster/lc_1/in_2

T_26_12_wire_logic_cluster/lc_3/out
T_27_8_sp4_v_t_42
T_27_4_sp4_v_t_42
T_27_6_lc_trk_g2_7
T_27_6_input_2_7
T_27_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_21_7
T_23_8_wire_logic_cluster/lc_5/out
T_23_8_lc_trk_g2_5
T_23_8_input_2_5
T_23_8_wire_logic_cluster/lc_5/in_2

T_23_8_wire_logic_cluster/lc_5/out
T_23_9_lc_trk_g1_5
T_23_9_wire_logic_cluster/lc_0/in_0

T_23_8_wire_logic_cluster/lc_5/out
T_21_8_sp4_h_l_7
T_21_8_lc_trk_g0_2
T_21_8_input_2_0
T_21_8_wire_logic_cluster/lc_0/in_2

T_23_8_wire_logic_cluster/lc_5/out
T_21_8_sp4_h_l_7
T_25_8_sp4_h_l_10
T_28_4_sp4_v_t_41
T_27_7_lc_trk_g3_1
T_27_7_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_22_0
T_20_8_wire_logic_cluster/lc_4/out
T_20_8_lc_trk_g1_4
T_20_8_wire_logic_cluster/lc_4/in_3

T_20_8_wire_logic_cluster/lc_4/out
T_20_8_lc_trk_g2_4
T_20_8_input_2_0
T_20_8_wire_logic_cluster/lc_0/in_2

T_20_8_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g1_4
T_19_9_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_4/out
T_20_6_sp4_v_t_37
T_21_10_sp4_h_l_0
T_24_6_sp4_v_t_37
T_23_9_lc_trk_g2_5
T_23_9_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_4/out
T_20_6_sp4_v_t_37
T_21_10_sp4_h_l_0
T_24_6_sp4_v_t_37
T_25_10_sp4_h_l_6
T_28_6_sp4_v_t_37
T_27_9_lc_trk_g2_5
T_27_9_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_22_1
T_21_5_wire_logic_cluster/lc_7/out
T_21_5_lc_trk_g2_7
T_21_5_input_2_7
T_21_5_wire_logic_cluster/lc_7/in_2

T_21_5_wire_logic_cluster/lc_7/out
T_21_0_span12_vert_22
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_7/in_3

T_21_5_wire_logic_cluster/lc_7/out
T_22_2_sp4_v_t_39
T_23_6_sp4_h_l_8
T_23_6_lc_trk_g1_5
T_23_6_wire_logic_cluster/lc_7/in_3

T_21_5_wire_logic_cluster/lc_7/out
T_22_3_sp4_v_t_42
T_23_7_sp4_h_l_1
T_23_7_lc_trk_g1_4
T_23_7_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_22_2
T_29_8_wire_logic_cluster/lc_3/out
T_29_8_lc_trk_g1_3
T_29_8_wire_logic_cluster/lc_3/in_3

T_29_8_wire_logic_cluster/lc_3/out
T_27_8_sp4_h_l_3
T_26_8_lc_trk_g1_3
T_26_8_wire_logic_cluster/lc_2/in_0

T_29_8_wire_logic_cluster/lc_3/out
T_29_8_sp4_h_l_11
T_25_8_sp4_h_l_2
T_24_4_sp4_v_t_42
T_23_6_lc_trk_g1_7
T_23_6_wire_logic_cluster/lc_7/in_1

T_29_8_wire_logic_cluster/lc_3/out
T_29_8_sp4_h_l_11
T_25_8_sp4_h_l_2
T_24_8_sp4_v_t_45
T_23_10_lc_trk_g2_0
T_23_10_input_2_2
T_23_10_wire_logic_cluster/lc_2/in_2

T_29_8_wire_logic_cluster/lc_3/out
T_23_8_sp12_h_l_1
T_23_8_sp4_h_l_0
T_22_4_sp4_v_t_37
T_21_7_lc_trk_g2_5
T_21_7_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_22_3
T_21_7_wire_logic_cluster/lc_2/out
T_21_7_lc_trk_g0_2
T_21_7_input_2_2
T_21_7_wire_logic_cluster/lc_2/in_2

T_21_7_wire_logic_cluster/lc_2/out
T_21_7_lc_trk_g0_2
T_21_7_wire_logic_cluster/lc_7/in_1

T_21_7_wire_logic_cluster/lc_2/out
T_21_7_sp4_h_l_9
T_24_7_sp4_v_t_44
T_23_10_lc_trk_g3_4
T_23_10_wire_logic_cluster/lc_2/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_21_7_sp4_h_l_9
T_24_7_sp4_v_t_44
T_25_11_sp4_h_l_9
T_28_7_sp4_v_t_44
T_28_10_lc_trk_g0_4
T_28_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_22_4
T_29_10_wire_logic_cluster/lc_6/out
T_29_10_lc_trk_g3_6
T_29_10_wire_logic_cluster/lc_6/in_3

T_29_10_wire_logic_cluster/lc_6/out
T_28_10_lc_trk_g2_6
T_28_10_wire_logic_cluster/lc_5/in_1

T_29_10_wire_logic_cluster/lc_6/out
T_28_9_lc_trk_g2_6
T_28_9_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_22_5
T_29_10_wire_logic_cluster/lc_5/out
T_29_10_lc_trk_g1_5
T_29_10_wire_logic_cluster/lc_5/in_3

T_29_10_wire_logic_cluster/lc_5/out
T_28_10_sp4_h_l_2
T_27_10_lc_trk_g0_2
T_27_10_input_2_0
T_27_10_wire_logic_cluster/lc_0/in_2

T_29_10_wire_logic_cluster/lc_5/out
T_28_10_sp4_h_l_2
T_24_10_sp4_h_l_10
T_26_10_lc_trk_g2_7
T_26_10_wire_logic_cluster/lc_0/in_1

T_29_10_wire_logic_cluster/lc_5/out
T_30_9_sp4_v_t_43
T_27_9_sp4_h_l_0
T_26_9_lc_trk_g0_0
T_26_9_wire_logic_cluster/lc_6/in_0

T_29_10_wire_logic_cluster/lc_5/out
T_30_9_sp4_v_t_43
T_27_9_sp4_h_l_0
T_26_9_lc_trk_g0_0
T_26_9_wire_logic_cluster/lc_4/in_0

T_29_10_wire_logic_cluster/lc_5/out
T_30_9_sp4_v_t_43
T_27_9_sp4_h_l_0
T_23_9_sp4_h_l_8
T_24_9_lc_trk_g3_0
T_24_9_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_22_6
T_27_5_wire_logic_cluster/lc_7/out
T_27_5_lc_trk_g1_7
T_27_5_wire_logic_cluster/lc_7/in_3

T_27_5_wire_logic_cluster/lc_7/out
T_27_2_sp4_v_t_38
T_27_6_sp4_v_t_43
T_27_9_lc_trk_g1_3
T_27_9_wire_logic_cluster/lc_3/in_3

T_27_5_wire_logic_cluster/lc_7/out
T_27_2_sp4_v_t_38
T_27_6_sp4_v_t_43
T_26_10_lc_trk_g1_6
T_26_10_wire_logic_cluster/lc_1/in_0

T_27_5_wire_logic_cluster/lc_7/out
T_27_2_sp4_v_t_38
T_27_6_sp4_v_t_43
T_26_10_lc_trk_g1_6
T_26_10_wire_logic_cluster/lc_0/in_3

T_27_5_wire_logic_cluster/lc_7/out
T_27_2_sp4_v_t_38
T_27_6_sp4_v_t_43
T_26_10_lc_trk_g1_6
T_26_10_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_in_frame_22_7
T_24_7_wire_logic_cluster/lc_5/out
T_24_7_lc_trk_g0_5
T_24_7_wire_logic_cluster/lc_5/in_0

T_24_7_wire_logic_cluster/lc_5/out
T_25_7_sp4_h_l_10
T_28_7_sp4_v_t_47
T_27_9_lc_trk_g0_1
T_27_9_input_2_3
T_27_9_wire_logic_cluster/lc_3/in_2

T_24_7_wire_logic_cluster/lc_5/out
T_16_7_sp12_h_l_1
T_27_7_sp12_v_t_22
T_27_10_lc_trk_g3_2
T_27_10_wire_logic_cluster/lc_4/in_1

End 

Net : c0.data_in_frame_23_0
T_27_9_wire_logic_cluster/lc_2/out
T_27_9_lc_trk_g0_2
T_27_9_input_2_2
T_27_9_wire_logic_cluster/lc_2/in_2

T_27_9_wire_logic_cluster/lc_2/out
T_27_9_lc_trk_g0_2
T_27_9_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_23_1
T_24_9_wire_logic_cluster/lc_0/out
T_24_9_lc_trk_g0_0
T_24_9_input_2_0
T_24_9_wire_logic_cluster/lc_0/in_2

T_24_9_wire_logic_cluster/lc_0/out
T_21_9_sp12_h_l_0
T_28_9_lc_trk_g1_0
T_28_9_wire_logic_cluster/lc_1/in_0

T_24_9_wire_logic_cluster/lc_0/out
T_24_6_sp4_v_t_40
T_25_10_sp4_h_l_11
T_27_10_lc_trk_g3_6
T_27_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_23_2
T_27_9_wire_logic_cluster/lc_6/out
T_27_9_lc_trk_g1_6
T_27_9_wire_logic_cluster/lc_6/in_3

T_27_9_wire_logic_cluster/lc_6/out
T_27_9_lc_trk_g1_6
T_27_9_wire_logic_cluster/lc_4/in_3

T_27_9_wire_logic_cluster/lc_6/out
T_27_6_sp4_v_t_36
T_24_10_sp4_h_l_6
T_23_10_lc_trk_g0_6
T_23_10_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_23_3
T_23_8_wire_logic_cluster/lc_2/out
T_23_8_lc_trk_g0_2
T_23_8_input_2_2
T_23_8_wire_logic_cluster/lc_2/in_2

T_23_8_wire_logic_cluster/lc_2/out
T_24_5_sp4_v_t_45
T_24_9_sp4_v_t_46
T_24_10_lc_trk_g2_6
T_24_10_wire_logic_cluster/lc_2/in_0

T_23_8_wire_logic_cluster/lc_2/out
T_24_5_sp4_v_t_45
T_25_9_sp4_h_l_2
T_26_9_lc_trk_g2_2
T_26_9_input_2_0
T_26_9_wire_logic_cluster/lc_0/in_2

T_23_8_wire_logic_cluster/lc_2/out
T_24_5_sp4_v_t_45
T_25_9_sp4_h_l_2
T_29_9_sp4_h_l_5
T_28_9_lc_trk_g1_5
T_28_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_23_4
T_28_10_wire_logic_cluster/lc_6/out
T_28_10_lc_trk_g3_6
T_28_10_wire_logic_cluster/lc_6/in_3

T_28_10_wire_logic_cluster/lc_6/out
T_27_9_lc_trk_g2_6
T_27_9_wire_logic_cluster/lc_1/in_1

T_28_10_wire_logic_cluster/lc_6/out
T_29_7_sp4_v_t_37
T_29_8_lc_trk_g3_5
T_29_8_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_23_5
T_28_8_wire_logic_cluster/lc_7/out
T_28_8_lc_trk_g2_7
T_28_8_input_2_7
T_28_8_wire_logic_cluster/lc_7/in_2

T_28_8_wire_logic_cluster/lc_7/out
T_28_8_lc_trk_g1_7
T_28_8_wire_logic_cluster/lc_4/in_0

T_28_8_wire_logic_cluster/lc_7/out
T_28_9_lc_trk_g0_7
T_28_9_input_2_3
T_28_9_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_23_6
T_21_7_wire_logic_cluster/lc_4/out
T_21_7_lc_trk_g2_4
T_21_7_input_2_4
T_21_7_wire_logic_cluster/lc_4/in_2

T_21_7_wire_logic_cluster/lc_4/out
T_22_7_sp12_h_l_0
T_24_7_lc_trk_g1_7
T_24_7_input_2_6
T_24_7_wire_logic_cluster/lc_6/in_2

T_21_7_wire_logic_cluster/lc_4/out
T_20_7_sp4_h_l_0
T_23_7_sp4_v_t_37
T_23_8_lc_trk_g3_5
T_23_8_input_2_0
T_23_8_wire_logic_cluster/lc_0/in_2

T_21_7_wire_logic_cluster/lc_4/out
T_22_7_sp12_h_l_0
T_25_7_sp4_h_l_5
T_28_7_sp4_v_t_40
T_27_8_lc_trk_g3_0
T_27_8_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_23_7
T_23_8_wire_logic_cluster/lc_6/out
T_23_8_lc_trk_g2_6
T_23_8_input_2_6
T_23_8_wire_logic_cluster/lc_6/in_2

T_23_8_wire_logic_cluster/lc_6/out
T_23_9_lc_trk_g1_6
T_23_9_wire_logic_cluster/lc_2/in_1

T_23_8_wire_logic_cluster/lc_6/out
T_24_7_lc_trk_g3_6
T_24_7_wire_logic_cluster/lc_6/in_3

T_23_8_wire_logic_cluster/lc_6/out
T_24_5_sp4_v_t_37
T_25_9_sp4_h_l_6
T_27_9_lc_trk_g2_3
T_27_9_input_2_1
T_27_9_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_24_0
T_26_9_wire_logic_cluster/lc_3/out
T_26_9_lc_trk_g0_3
T_26_9_wire_logic_cluster/lc_3/in_0

T_26_9_wire_logic_cluster/lc_3/out
T_26_9_lc_trk_g0_3
T_26_9_wire_logic_cluster/lc_6/in_3

T_26_9_wire_logic_cluster/lc_3/out
T_26_8_sp12_v_t_22
T_15_8_sp12_h_l_1
T_24_8_lc_trk_g1_5
T_24_8_wire_logic_cluster/lc_6/in_0

T_26_9_wire_logic_cluster/lc_3/out
T_27_6_sp4_v_t_47
T_28_10_sp4_h_l_10
T_28_10_lc_trk_g0_7
T_28_10_wire_logic_cluster/lc_2/in_3

T_26_9_wire_logic_cluster/lc_3/out
T_26_8_sp12_v_t_22
T_26_11_sp4_v_t_42
T_23_11_sp4_h_l_1
T_23_11_lc_trk_g0_4
T_23_11_input_2_2
T_23_11_wire_logic_cluster/lc_2/in_2

T_26_9_wire_logic_cluster/lc_3/out
T_27_6_sp4_v_t_47
T_24_6_sp4_h_l_10
T_23_6_sp4_v_t_41
T_23_7_lc_trk_g3_1
T_23_7_input_2_4
T_23_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_24_1
T_23_11_wire_logic_cluster/lc_7/out
T_23_11_lc_trk_g1_7
T_23_11_wire_logic_cluster/lc_7/in_3

T_23_11_wire_logic_cluster/lc_7/out
T_23_12_lc_trk_g0_7
T_23_12_wire_logic_cluster/lc_4/in_3

T_23_11_wire_logic_cluster/lc_7/out
T_21_11_sp4_h_l_11
T_24_7_sp4_v_t_46
T_24_8_lc_trk_g3_6
T_24_8_wire_logic_cluster/lc_6/in_3

T_23_11_wire_logic_cluster/lc_7/out
T_23_10_sp4_v_t_46
T_24_10_sp4_h_l_4
T_26_10_lc_trk_g3_1
T_26_10_input_2_4
T_26_10_wire_logic_cluster/lc_4/in_2

T_23_11_wire_logic_cluster/lc_7/out
T_23_10_sp4_v_t_46
T_24_10_sp4_h_l_4
T_28_10_sp4_h_l_0
T_28_10_lc_trk_g1_5
T_28_10_input_2_2
T_28_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_24_2
T_24_8_wire_logic_cluster/lc_7/out
T_24_8_lc_trk_g2_7
T_24_8_input_2_7
T_24_8_wire_logic_cluster/lc_7/in_2

T_24_8_wire_logic_cluster/lc_7/out
T_24_8_lc_trk_g1_7
T_24_8_wire_logic_cluster/lc_2/in_0

T_24_8_wire_logic_cluster/lc_7/out
T_24_6_sp4_v_t_43
T_24_9_lc_trk_g1_3
T_24_9_wire_logic_cluster/lc_1/in_3

T_24_8_wire_logic_cluster/lc_7/out
T_23_7_lc_trk_g2_7
T_23_7_wire_logic_cluster/lc_2/in_3

T_24_8_wire_logic_cluster/lc_7/out
T_23_7_lc_trk_g2_7
T_23_7_wire_logic_cluster/lc_4/in_1

End 

Net : c0.data_in_frame_24_3
T_21_9_wire_logic_cluster/lc_3/out
T_21_9_lc_trk_g0_3
T_21_9_input_2_3
T_21_9_wire_logic_cluster/lc_3/in_2

T_21_9_wire_logic_cluster/lc_3/out
T_21_8_lc_trk_g1_3
T_21_8_wire_logic_cluster/lc_5/in_3

T_21_9_wire_logic_cluster/lc_3/out
T_22_9_sp4_h_l_6
T_23_9_lc_trk_g2_6
T_23_9_wire_logic_cluster/lc_3/in_3

T_21_9_wire_logic_cluster/lc_3/out
T_15_9_sp12_h_l_1
T_26_9_sp12_v_t_22
T_26_10_lc_trk_g2_6
T_26_10_wire_logic_cluster/lc_3/in_1

T_21_9_wire_logic_cluster/lc_3/out
T_15_9_sp12_h_l_1
T_26_9_sp12_v_t_22
T_26_10_lc_trk_g3_6
T_26_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_24_4
T_24_9_wire_logic_cluster/lc_4/out
T_24_9_lc_trk_g2_4
T_24_9_input_2_4
T_24_9_wire_logic_cluster/lc_4/in_2

T_24_9_wire_logic_cluster/lc_4/out
T_24_9_lc_trk_g2_4
T_24_9_wire_logic_cluster/lc_1/in_1

T_24_9_wire_logic_cluster/lc_4/out
T_23_10_lc_trk_g0_4
T_23_10_wire_logic_cluster/lc_1/in_3

T_24_9_wire_logic_cluster/lc_4/out
T_23_10_lc_trk_g0_4
T_23_10_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_24_5
T_28_11_wire_logic_cluster/lc_5/out
T_28_11_lc_trk_g0_5
T_28_11_input_2_5
T_28_11_wire_logic_cluster/lc_5/in_2

T_28_11_wire_logic_cluster/lc_5/out
T_27_11_sp4_h_l_2
T_26_7_sp4_v_t_39
T_26_10_lc_trk_g0_7
T_26_10_wire_logic_cluster/lc_4/in_1

T_28_11_wire_logic_cluster/lc_5/out
T_20_11_sp12_h_l_1
T_23_11_lc_trk_g0_1
T_23_11_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_24_6
T_23_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_2/in_0

T_23_12_wire_logic_cluster/lc_2/out
T_24_11_lc_trk_g2_2
T_24_11_input_2_0
T_24_11_wire_logic_cluster/lc_0/in_2

T_23_12_wire_logic_cluster/lc_2/out
T_23_10_sp12_v_t_23
T_24_10_sp12_h_l_0
T_26_10_lc_trk_g1_7
T_26_10_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_2/out
T_23_10_sp12_v_t_23
T_24_10_sp12_h_l_0
T_26_10_lc_trk_g1_7
T_26_10_wire_logic_cluster/lc_4/in_0

T_23_12_wire_logic_cluster/lc_2/out
T_23_10_sp12_v_t_23
T_24_10_sp12_h_l_0
T_29_10_sp4_h_l_7
T_25_10_sp4_h_l_10
T_27_10_lc_trk_g3_7
T_27_10_input_2_2
T_27_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_24_7
T_27_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g0_3
T_27_11_input_2_3
T_27_11_wire_logic_cluster/lc_3/in_2

T_27_11_wire_logic_cluster/lc_3/out
T_26_11_lc_trk_g3_3
T_26_11_wire_logic_cluster/lc_2/in_0

T_27_11_wire_logic_cluster/lc_3/out
T_28_8_sp4_v_t_47
T_27_10_lc_trk_g0_1
T_27_10_input_2_5
T_27_10_wire_logic_cluster/lc_5/in_2

T_27_11_wire_logic_cluster/lc_3/out
T_21_11_sp12_h_l_1
T_24_11_lc_trk_g0_1
T_24_11_wire_logic_cluster/lc_0/in_1

T_27_11_wire_logic_cluster/lc_3/out
T_28_10_sp4_v_t_39
T_25_10_sp4_h_l_8
T_24_10_lc_trk_g1_0
T_24_10_input_2_1
T_24_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_25_0
T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g2_4
T_21_13_input_2_4
T_21_13_wire_logic_cluster/lc_4/in_2

T_21_13_wire_logic_cluster/lc_4/out
T_21_5_sp12_v_t_23
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_44
T_23_9_sp4_h_l_2
T_26_5_sp4_v_t_39
T_26_8_lc_trk_g1_7
T_26_8_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_44
T_23_9_sp4_h_l_2
T_26_5_sp4_v_t_39
T_26_8_lc_trk_g1_7
T_26_8_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_25_1
T_26_11_wire_logic_cluster/lc_0/out
T_26_11_lc_trk_g1_0
T_26_11_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_26_11_lc_trk_g1_0
T_26_11_wire_logic_cluster/lc_1/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g3_0
T_27_10_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_25_2
T_26_9_wire_logic_cluster/lc_1/out
T_26_9_lc_trk_g3_1
T_26_9_wire_logic_cluster/lc_1/in_3

T_26_9_wire_logic_cluster/lc_1/out
T_26_9_lc_trk_g2_1
T_26_9_wire_logic_cluster/lc_2/in_3

T_26_9_wire_logic_cluster/lc_1/out
T_26_6_sp12_v_t_22
T_26_11_lc_trk_g2_6
T_26_11_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_25_3
T_19_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g0_5
T_19_10_input_2_5
T_19_10_wire_logic_cluster/lc_5/in_2

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g0_5
T_19_10_wire_logic_cluster/lc_6/in_3

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_26_10_lc_trk_g0_1
T_26_10_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_25_4
T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g1_7
T_19_10_wire_logic_cluster/lc_7/in_3

T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g1_7
T_19_10_wire_logic_cluster/lc_6/in_0

T_19_10_wire_logic_cluster/lc_7/out
T_17_10_sp12_h_l_1
T_23_10_lc_trk_g1_6
T_23_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_25_5
T_20_9_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g0_1
T_20_9_wire_logic_cluster/lc_1/in_0

T_20_9_wire_logic_cluster/lc_1/out
T_20_6_sp12_v_t_22
T_20_11_lc_trk_g3_6
T_20_11_wire_logic_cluster/lc_2/in_3

T_20_9_wire_logic_cluster/lc_1/out
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_37
T_23_10_lc_trk_g3_5
T_23_10_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_25_6
T_21_9_wire_logic_cluster/lc_1/out
T_21_9_lc_trk_g0_1
T_21_9_wire_logic_cluster/lc_1/in_0

T_21_9_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g3_1
T_20_9_wire_logic_cluster/lc_7/in_3

T_21_9_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g3_1
T_20_9_wire_logic_cluster/lc_5/in_3

T_21_9_wire_logic_cluster/lc_1/out
T_22_5_sp4_v_t_38
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_in_frame_25_7
T_21_14_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g2_4
T_21_14_input_2_4
T_21_14_wire_logic_cluster/lc_4/in_2

T_21_14_wire_logic_cluster/lc_4/out
T_21_6_sp12_v_t_23
T_21_10_lc_trk_g3_0
T_21_10_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_40
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_23_9_lc_trk_g3_5
T_23_9_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_26_0
T_21_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g2_7
T_21_10_input_2_7
T_21_10_wire_logic_cluster/lc_7/in_2

T_21_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_2/in_1

T_21_10_wire_logic_cluster/lc_7/out
T_21_9_lc_trk_g1_7
T_21_9_wire_logic_cluster/lc_4/in_0

T_21_10_wire_logic_cluster/lc_7/out
T_21_9_sp4_v_t_46
T_18_9_sp4_h_l_5
T_17_5_sp4_v_t_47
T_16_6_lc_trk_g3_7
T_16_6_input_2_4
T_16_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_26_1
T_24_8_wire_logic_cluster/lc_1/out
T_24_8_lc_trk_g0_1
T_24_8_input_2_1
T_24_8_wire_logic_cluster/lc_1/in_2

T_24_8_wire_logic_cluster/lc_1/out
T_24_8_lc_trk_g0_1
T_24_8_wire_logic_cluster/lc_5/in_0

T_24_8_wire_logic_cluster/lc_1/out
T_24_5_sp4_v_t_42
T_21_9_sp4_h_l_0
T_20_9_lc_trk_g1_0
T_20_9_input_2_7
T_20_9_wire_logic_cluster/lc_7/in_2

T_24_8_wire_logic_cluster/lc_1/out
T_24_5_sp4_v_t_42
T_21_9_sp4_h_l_0
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_37
T_15_8_lc_trk_g2_5
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_26_2
T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_6/in_3

T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_0/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_20_10_sp12_h_l_0
T_19_0_span12_vert_19
T_19_9_lc_trk_g2_3
T_19_9_wire_logic_cluster/lc_2/in_1

T_21_10_wire_logic_cluster/lc_6/out
T_21_7_sp4_v_t_36
T_18_7_sp4_h_l_7
T_14_7_sp4_h_l_3
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_26_3
T_24_8_wire_logic_cluster/lc_0/out
T_24_8_lc_trk_g1_0
T_24_8_wire_logic_cluster/lc_0/in_3

T_24_8_wire_logic_cluster/lc_0/out
T_24_8_lc_trk_g1_0
T_24_8_wire_logic_cluster/lc_2/in_3

T_24_8_wire_logic_cluster/lc_0/out
T_25_8_sp4_h_l_0
T_24_8_sp4_v_t_43
T_23_12_lc_trk_g1_6
T_23_12_wire_logic_cluster/lc_4/in_1

T_24_8_wire_logic_cluster/lc_0/out
T_25_8_sp4_h_l_0
T_21_8_sp4_h_l_8
T_20_4_sp4_v_t_45
T_20_7_lc_trk_g0_5
T_20_7_input_2_3
T_20_7_wire_logic_cluster/lc_3/in_2

T_24_8_wire_logic_cluster/lc_0/out
T_25_8_sp4_h_l_0
T_21_8_sp4_h_l_8
T_20_4_sp4_v_t_45
T_20_8_sp4_v_t_46
T_19_12_lc_trk_g2_3
T_19_12_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_26_4
T_23_12_wire_logic_cluster/lc_5/out
T_23_12_lc_trk_g0_5
T_23_12_input_2_5
T_23_12_wire_logic_cluster/lc_5/in_2

T_23_12_wire_logic_cluster/lc_5/out
T_23_12_lc_trk_g1_5
T_23_12_wire_logic_cluster/lc_4/in_0

T_23_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_43
T_24_7_sp4_v_t_43
T_24_8_lc_trk_g2_3
T_24_8_wire_logic_cluster/lc_2/in_1

T_23_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_43
T_21_11_sp4_h_l_0
T_20_7_sp4_v_t_37
T_20_8_lc_trk_g3_5
T_20_8_wire_logic_cluster/lc_0/in_0

T_23_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_43
T_21_11_sp4_h_l_0
T_17_11_sp4_h_l_8
T_16_7_sp4_v_t_36
T_15_8_lc_trk_g2_4
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_26_5
T_21_7_wire_logic_cluster/lc_5/out
T_21_7_lc_trk_g1_5
T_21_7_wire_logic_cluster/lc_5/in_3

T_21_7_wire_logic_cluster/lc_5/out
T_21_6_sp4_v_t_42
T_21_10_lc_trk_g0_7
T_21_10_wire_logic_cluster/lc_3/in_0

T_21_7_wire_logic_cluster/lc_5/out
T_21_5_sp4_v_t_39
T_22_9_sp4_h_l_2
T_23_9_lc_trk_g3_2
T_23_9_input_2_1
T_23_9_wire_logic_cluster/lc_1/in_2

T_21_7_wire_logic_cluster/lc_5/out
T_21_5_sp4_v_t_39
T_22_9_sp4_h_l_2
T_18_9_sp4_h_l_10
T_14_9_sp4_h_l_6
T_15_9_lc_trk_g2_6
T_15_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_26_6
T_23_7_wire_logic_cluster/lc_1/out
T_23_7_lc_trk_g2_1
T_23_7_input_2_1
T_23_7_wire_logic_cluster/lc_1/in_2

T_23_7_wire_logic_cluster/lc_1/out
T_23_4_sp4_v_t_42
T_20_8_sp4_h_l_0
T_21_8_lc_trk_g2_0
T_21_8_input_2_4
T_21_8_wire_logic_cluster/lc_4/in_2

T_23_7_wire_logic_cluster/lc_1/out
T_23_7_sp4_h_l_7
T_22_7_sp4_v_t_42
T_21_10_lc_trk_g3_2
T_21_10_wire_logic_cluster/lc_1/in_0

T_23_7_wire_logic_cluster/lc_1/out
T_23_7_sp4_h_l_7
T_22_7_sp4_v_t_42
T_19_7_sp4_h_l_1
T_15_7_sp4_h_l_9
T_16_7_lc_trk_g3_1
T_16_7_input_2_4
T_16_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_26_7
T_26_13_wire_logic_cluster/lc_6/out
T_26_13_lc_trk_g2_6
T_26_13_input_2_6
T_26_13_wire_logic_cluster/lc_6/in_2

T_26_13_wire_logic_cluster/lc_6/out
T_26_7_sp12_v_t_23
T_26_10_lc_trk_g3_3
T_26_10_wire_logic_cluster/lc_2/in_0

T_26_13_wire_logic_cluster/lc_6/out
T_26_7_sp12_v_t_23
T_26_7_sp4_v_t_45
T_23_11_sp4_h_l_8
T_22_7_sp4_v_t_45
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_1/in_3

T_26_13_wire_logic_cluster/lc_6/out
T_26_10_sp4_v_t_36
T_23_10_sp4_h_l_1
T_19_10_sp4_h_l_9
T_18_10_lc_trk_g1_1
T_18_10_input_2_4
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_27_0
T_23_11_wire_logic_cluster/lc_6/out
T_23_11_lc_trk_g3_6
T_23_11_wire_logic_cluster/lc_6/in_3

T_23_11_wire_logic_cluster/lc_6/out
T_24_8_sp4_v_t_37
T_24_9_lc_trk_g3_5
T_24_9_wire_logic_cluster/lc_3/in_1

T_23_11_wire_logic_cluster/lc_6/out
T_24_8_sp4_v_t_37
T_21_8_sp4_h_l_6
T_21_8_lc_trk_g0_3
T_21_8_wire_logic_cluster/lc_4/in_3

T_23_11_wire_logic_cluster/lc_6/out
T_14_11_sp12_h_l_0
T_19_11_sp4_h_l_7
T_18_7_sp4_v_t_42
T_18_10_lc_trk_g1_2
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.data_in_frame_27_1
T_26_7_wire_logic_cluster/lc_4/out
T_26_7_lc_trk_g1_4
T_26_7_wire_logic_cluster/lc_4/in_3

T_26_7_wire_logic_cluster/lc_4/out
T_26_8_lc_trk_g1_4
T_26_8_wire_logic_cluster/lc_2/in_3

T_26_7_wire_logic_cluster/lc_4/out
T_27_6_sp4_v_t_41
T_24_10_sp4_h_l_9
T_24_10_lc_trk_g0_4
T_24_10_wire_logic_cluster/lc_1/in_3

T_26_7_wire_logic_cluster/lc_4/out
T_27_6_sp4_v_t_41
T_24_10_sp4_h_l_9
T_23_10_lc_trk_g0_1
T_23_10_wire_logic_cluster/lc_0/in_1

T_26_7_wire_logic_cluster/lc_4/out
T_27_6_sp4_v_t_41
T_24_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_19_6_sp4_v_t_39
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_27_2
T_27_13_wire_logic_cluster/lc_1/out
T_27_13_lc_trk_g0_1
T_27_13_input_2_1
T_27_13_wire_logic_cluster/lc_1/in_2

T_27_13_wire_logic_cluster/lc_1/out
T_27_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_24_10_lc_trk_g1_2
T_24_10_wire_logic_cluster/lc_4/in_3

T_27_13_wire_logic_cluster/lc_1/out
T_27_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_24_10_lc_trk_g1_2
T_24_10_wire_logic_cluster/lc_1/in_0

T_27_13_wire_logic_cluster/lc_1/out
T_27_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_23_10_lc_trk_g1_7
T_23_10_input_2_0
T_23_10_wire_logic_cluster/lc_0/in_2

T_27_13_wire_logic_cluster/lc_1/out
T_26_13_sp4_h_l_10
T_25_9_sp4_v_t_47
T_22_9_sp4_h_l_10
T_18_9_sp4_h_l_1
T_17_5_sp4_v_t_36
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_27_3
T_21_12_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g0_5
T_21_12_input_2_5
T_21_12_wire_logic_cluster/lc_5/in_2

T_21_12_wire_logic_cluster/lc_5/out
T_20_12_sp4_h_l_2
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_21_10_lc_trk_g2_2
T_21_10_wire_logic_cluster/lc_0/in_0

T_21_12_wire_logic_cluster/lc_5/out
T_20_12_sp4_h_l_2
T_24_12_sp4_h_l_5
T_27_8_sp4_v_t_46
T_26_11_lc_trk_g3_6
T_26_11_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_27_4
T_21_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g2_4
T_21_12_input_2_4
T_21_12_wire_logic_cluster/lc_4/in_2

T_21_12_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_44
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_4/in_0

T_21_12_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_44
T_23_12_sp4_h_l_9
T_26_8_sp4_v_t_38
T_26_10_lc_trk_g2_3
T_26_10_input_2_5
T_26_10_wire_logic_cluster/lc_5/in_2

T_21_12_wire_logic_cluster/lc_4/out
T_21_4_sp12_v_t_23
T_21_4_sp4_v_t_45
T_18_4_sp4_h_l_8
T_17_4_sp4_v_t_45
T_16_7_lc_trk_g3_5
T_16_7_input_2_0
T_16_7_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_27_5
T_24_12_wire_logic_cluster/lc_7/out
T_24_12_lc_trk_g1_7
T_24_12_wire_logic_cluster/lc_7/in_3

T_24_12_wire_logic_cluster/lc_7/out
T_24_12_sp4_h_l_3
T_23_8_sp4_v_t_45
T_23_10_lc_trk_g3_0
T_23_10_wire_logic_cluster/lc_1/in_0

T_24_12_wire_logic_cluster/lc_7/out
T_25_10_sp4_v_t_42
T_22_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_19_10_lc_trk_g2_7
T_19_10_wire_logic_cluster/lc_6/in_1

T_24_12_wire_logic_cluster/lc_7/out
T_25_10_sp4_v_t_42
T_22_10_sp4_h_l_7
T_18_10_sp4_h_l_10
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_27_6
T_23_8_wire_logic_cluster/lc_4/out
T_23_8_lc_trk_g2_4
T_23_8_input_2_4
T_23_8_wire_logic_cluster/lc_4/in_2

T_23_8_wire_logic_cluster/lc_4/out
T_24_6_sp4_v_t_36
T_21_6_sp4_h_l_1
T_20_6_sp4_v_t_36
T_20_9_lc_trk_g0_4
T_20_9_wire_logic_cluster/lc_7/in_1

T_23_8_wire_logic_cluster/lc_4/out
T_24_6_sp4_v_t_36
T_21_6_sp4_h_l_1
T_20_6_sp4_v_t_36
T_20_9_lc_trk_g0_4
T_20_9_wire_logic_cluster/lc_5/in_1

T_23_8_wire_logic_cluster/lc_4/out
T_24_7_sp4_v_t_41
T_21_11_sp4_h_l_4
T_21_11_lc_trk_g1_1
T_21_11_wire_logic_cluster/lc_2/in_0

T_23_8_wire_logic_cluster/lc_4/out
T_16_8_sp12_h_l_0
T_17_8_sp4_h_l_3
T_17_8_lc_trk_g1_6
T_17_8_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_27_7
T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g0_0
T_20_9_input_2_0
T_20_9_wire_logic_cluster/lc_0/in_2

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_7/in_0

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_5/in_0

T_20_9_wire_logic_cluster/lc_0/out
T_21_9_lc_trk_g1_0
T_21_9_wire_logic_cluster/lc_4/in_1

T_20_9_wire_logic_cluster/lc_0/out
T_19_9_sp4_h_l_8
T_18_5_sp4_v_t_45
T_17_8_lc_trk_g3_5
T_17_8_wire_logic_cluster/lc_6/in_0

End 

Net : c0.data_in_frame_28_0
T_20_9_wire_logic_cluster/lc_4/out
T_20_9_lc_trk_g1_4
T_20_9_wire_logic_cluster/lc_4/in_3

T_20_9_wire_logic_cluster/lc_4/out
T_20_9_lc_trk_g1_4
T_20_9_wire_logic_cluster/lc_6/in_3

T_20_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_15_9_lc_trk_g1_7
T_15_9_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_28_1
T_23_8_wire_logic_cluster/lc_1/out
T_23_8_lc_trk_g0_1
T_23_8_wire_logic_cluster/lc_1/in_0

T_23_8_wire_logic_cluster/lc_1/out
T_23_8_lc_trk_g0_1
T_23_8_wire_logic_cluster/lc_0/in_1

T_23_8_wire_logic_cluster/lc_1/out
T_19_8_sp12_h_l_1
T_19_8_lc_trk_g1_2
T_19_8_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_28_2
T_18_9_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_2/in_0

T_18_9_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g3_2
T_19_8_input_2_5
T_19_8_wire_logic_cluster/lc_5/in_2

T_18_9_wire_logic_cluster/lc_2/out
T_18_9_sp4_h_l_9
T_21_5_sp4_v_t_44
T_21_7_lc_trk_g3_1
T_21_7_input_2_6
T_21_7_wire_logic_cluster/lc_6/in_2

End 

Net : c0.data_in_frame_28_3
T_18_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g2_1
T_18_9_input_2_1
T_18_9_wire_logic_cluster/lc_1/in_2

T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_17_7_lc_trk_g0_2
T_17_7_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_19_5_sp4_h_l_7
T_22_5_sp4_v_t_37
T_21_8_lc_trk_g2_5
T_21_8_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_28_4
T_20_8_wire_logic_cluster/lc_6/out
T_20_8_lc_trk_g1_6
T_20_8_wire_logic_cluster/lc_6/in_3

T_20_8_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_44
T_21_7_sp4_h_l_2
T_21_7_lc_trk_g0_7
T_21_7_input_2_1
T_21_7_wire_logic_cluster/lc_1/in_2

T_20_8_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_44
T_21_7_sp4_h_l_2
T_17_7_sp4_h_l_2
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_28_5
T_23_8_wire_logic_cluster/lc_7/out
T_23_8_lc_trk_g2_7
T_23_8_input_2_7
T_23_8_wire_logic_cluster/lc_7/in_2

T_23_8_wire_logic_cluster/lc_7/out
T_24_6_sp4_v_t_42
T_23_7_lc_trk_g3_2
T_23_7_input_2_3
T_23_7_wire_logic_cluster/lc_3/in_2

T_23_8_wire_logic_cluster/lc_7/out
T_13_8_sp12_h_l_1
T_17_8_sp4_h_l_4
T_16_4_sp4_v_t_44
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_6/in_0

End 

Net : c0.data_in_frame_28_6
T_23_8_wire_logic_cluster/lc_3/out
T_23_8_lc_trk_g1_3
T_23_8_wire_logic_cluster/lc_3/in_3

T_23_8_wire_logic_cluster/lc_3/out
T_24_9_lc_trk_g2_3
T_24_9_wire_logic_cluster/lc_6/in_3

T_23_8_wire_logic_cluster/lc_3/out
T_17_8_sp12_h_l_1
T_16_8_lc_trk_g0_1
T_16_8_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_28_7
T_20_8_wire_logic_cluster/lc_5/out
T_20_8_lc_trk_g0_5
T_20_8_input_2_5
T_20_8_wire_logic_cluster/lc_5/in_2

T_20_8_wire_logic_cluster/lc_5/out
T_18_8_sp4_h_l_7
T_18_8_lc_trk_g0_2
T_18_8_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_5/out
T_21_7_sp4_v_t_43
T_22_11_sp4_h_l_6
T_24_11_lc_trk_g3_3
T_24_11_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_29_0
T_20_10_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g3_6
T_20_10_wire_logic_cluster/lc_6/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g3_6
T_20_10_wire_logic_cluster/lc_2/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_21_8_sp4_v_t_40
T_18_8_sp4_h_l_5
T_18_8_lc_trk_g1_0
T_18_8_input_2_1
T_18_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_29_1
T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g2_0
T_20_10_input_2_0
T_20_10_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g0_0
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_41
T_18_7_sp4_h_l_4
T_14_7_sp4_h_l_7
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_29_2
T_21_9_wire_logic_cluster/lc_5/out
T_21_9_lc_trk_g0_5
T_21_9_input_2_5
T_21_9_wire_logic_cluster/lc_5/in_2

T_21_9_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g0_5
T_21_8_wire_logic_cluster/lc_5/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_42
T_18_8_sp4_h_l_1
T_17_8_lc_trk_g0_1
T_17_8_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_29_3
T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g0_1
T_19_10_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g0_1
T_19_10_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_29_4
T_21_12_wire_logic_cluster/lc_2/out
T_21_12_lc_trk_g0_2
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

T_21_12_wire_logic_cluster/lc_2/out
T_21_10_sp12_v_t_23
T_22_10_sp12_h_l_0
T_24_10_lc_trk_g1_7
T_24_10_input_2_4
T_24_10_wire_logic_cluster/lc_4/in_2

T_21_12_wire_logic_cluster/lc_2/out
T_21_10_sp12_v_t_23
T_22_10_sp12_h_l_0
T_21_10_sp4_h_l_1
T_17_10_sp4_h_l_9
T_16_6_sp4_v_t_44
T_16_2_sp4_v_t_37
T_16_6_lc_trk_g0_0
T_16_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_29_5
T_19_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g3_2
T_19_10_wire_logic_cluster/lc_2/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_24_10_lc_trk_g0_7
T_24_10_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_14_10_sp12_h_l_0
T_13_10_sp4_h_l_1
T_16_6_sp4_v_t_36
T_16_8_lc_trk_g2_1
T_16_8_input_2_7
T_16_8_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_29_6
T_24_13_wire_logic_cluster/lc_6/out
T_24_13_lc_trk_g2_6
T_24_13_input_2_6
T_24_13_wire_logic_cluster/lc_6/in_2

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_24_11_lc_trk_g3_4
T_24_11_wire_logic_cluster/lc_4/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_17_10_sp4_h_l_7
T_16_6_sp4_v_t_37
T_15_7_lc_trk_g2_5
T_15_7_input_2_1
T_15_7_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_29_7
T_19_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_3/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_11
T_21_11_lc_trk_g2_6
T_21_11_wire_logic_cluster/lc_1/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_11
T_18_7_sp4_v_t_41
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_in_frame_2_0
T_19_9_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g1_3
T_19_9_wire_logic_cluster/lc_3/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_11
T_18_5_sp4_v_t_41
T_17_6_lc_trk_g3_1
T_17_6_input_2_0
T_17_6_wire_logic_cluster/lc_0/in_2

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_11
T_18_5_sp4_v_t_41
T_17_6_lc_trk_g3_1
T_17_6_input_2_4
T_17_6_wire_logic_cluster/lc_4/in_2

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_11
T_18_5_sp4_v_t_41
T_18_1_sp4_v_t_41
T_18_5_lc_trk_g0_4
T_18_5_wire_logic_cluster/lc_0/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_11
T_18_5_sp4_v_t_41
T_18_1_sp4_v_t_41
T_15_5_sp4_h_l_9
T_15_5_lc_trk_g1_4
T_15_5_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_2_1
T_20_7_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g2_0
T_20_7_input_2_0
T_20_7_wire_logic_cluster/lc_0/in_2

T_20_7_wire_logic_cluster/lc_0/out
T_17_7_sp12_h_l_0
T_18_7_lc_trk_g0_4
T_18_7_wire_logic_cluster/lc_3/in_1

T_20_7_wire_logic_cluster/lc_0/out
T_19_7_sp4_h_l_8
T_18_7_sp4_v_t_39
T_18_8_lc_trk_g2_7
T_18_8_input_2_7
T_18_8_wire_logic_cluster/lc_7/in_2

T_20_7_wire_logic_cluster/lc_0/out
T_19_7_sp4_h_l_8
T_18_7_sp4_v_t_39
T_18_3_sp4_v_t_47
T_18_5_lc_trk_g2_2
T_18_5_wire_logic_cluster/lc_3/in_3

T_20_7_wire_logic_cluster/lc_0/out
T_19_7_sp4_h_l_8
T_18_7_sp4_v_t_39
T_18_3_sp4_v_t_47
T_18_5_lc_trk_g2_2
T_18_5_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_2_2
T_18_1_wire_logic_cluster/lc_2/out
T_18_1_lc_trk_g0_2
T_18_1_input_2_2
T_18_1_wire_logic_cluster/lc_2/in_2

T_18_1_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_20
T_18_4_lc_trk_g3_7
T_18_4_wire_logic_cluster/lc_0/in_0

T_18_1_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_20
T_18_1_sp4_v_t_43
T_15_5_sp4_h_l_11
T_16_5_lc_trk_g2_3
T_16_5_wire_logic_cluster/lc_6/in_1

T_18_1_wire_logic_cluster/lc_2/out
T_19_0_span4_vert_21
T_16_2_sp4_h_l_8
T_15_2_sp4_v_t_45
T_15_6_lc_trk_g1_0
T_15_6_wire_logic_cluster/lc_3/in_0

T_18_1_wire_logic_cluster/lc_2/out
T_18_1_sp4_h_l_9
T_17_1_sp4_v_t_38
T_17_5_sp4_v_t_46
T_16_8_lc_trk_g3_6
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

End 

Net : c0.data_in_frame_2_3
T_18_3_wire_logic_cluster/lc_4/out
T_18_3_lc_trk_g1_4
T_18_3_wire_logic_cluster/lc_4/in_3

T_18_3_wire_logic_cluster/lc_4/out
T_18_3_lc_trk_g1_4
T_18_3_wire_logic_cluster/lc_6/in_3

T_18_3_wire_logic_cluster/lc_4/out
T_17_3_lc_trk_g3_4
T_17_3_wire_logic_cluster/lc_4/in_3

T_18_3_wire_logic_cluster/lc_4/out
T_19_1_sp4_v_t_36
T_16_5_sp4_h_l_1
T_16_5_lc_trk_g0_4
T_16_5_wire_logic_cluster/lc_1/in_1

T_18_3_wire_logic_cluster/lc_4/out
T_19_1_sp4_v_t_36
T_16_5_sp4_h_l_1
T_19_5_sp4_v_t_43
T_19_9_sp4_v_t_44
T_19_12_lc_trk_g0_4
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_2_4
T_17_5_wire_logic_cluster/lc_1/out
T_17_5_lc_trk_g3_1
T_17_5_wire_logic_cluster/lc_1/in_3

T_17_5_wire_logic_cluster/lc_1/out
T_17_5_lc_trk_g2_1
T_17_5_wire_logic_cluster/lc_2/in_1

T_17_5_wire_logic_cluster/lc_1/out
T_16_5_lc_trk_g2_1
T_16_5_wire_logic_cluster/lc_7/in_0

T_17_5_wire_logic_cluster/lc_1/out
T_16_5_lc_trk_g2_1
T_16_5_wire_logic_cluster/lc_1/in_0

T_17_5_wire_logic_cluster/lc_1/out
T_17_3_sp4_v_t_47
T_16_7_lc_trk_g2_2
T_16_7_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_2_5
T_17_2_wire_logic_cluster/lc_3/out
T_17_2_lc_trk_g0_3
T_17_2_input_2_3
T_17_2_wire_logic_cluster/lc_3/in_2

T_17_2_wire_logic_cluster/lc_3/out
T_17_2_lc_trk_g0_3
T_17_2_wire_logic_cluster/lc_4/in_3

T_17_2_wire_logic_cluster/lc_3/out
T_17_3_lc_trk_g1_3
T_17_3_wire_logic_cluster/lc_4/in_0

T_17_2_wire_logic_cluster/lc_3/out
T_17_0_span12_vert_9
T_6_5_sp12_h_l_1
T_15_5_lc_trk_g0_5
T_15_5_wire_logic_cluster/lc_4/in_1

T_17_2_wire_logic_cluster/lc_3/out
T_11_2_sp12_h_l_1
T_19_2_sp4_h_l_8
T_18_2_sp4_v_t_39
T_18_6_sp4_v_t_39
T_18_10_lc_trk_g0_2
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_2_6
T_18_1_wire_logic_cluster/lc_5/out
T_18_1_lc_trk_g1_5
T_18_1_wire_logic_cluster/lc_5/in_3

T_18_1_wire_logic_cluster/lc_5/out
T_18_1_lc_trk_g1_5
T_18_1_wire_logic_cluster/lc_6/in_0

T_18_1_wire_logic_cluster/lc_5/out
T_18_0_span4_vert_42
T_15_4_sp4_h_l_7
T_16_4_lc_trk_g2_7
T_16_4_wire_logic_cluster/lc_6/in_1

T_18_1_wire_logic_cluster/lc_5/out
T_16_1_sp4_h_l_7
T_19_1_sp4_v_t_42
T_16_5_sp4_h_l_0
T_16_5_lc_trk_g1_5
T_16_5_wire_logic_cluster/lc_7/in_3

T_18_1_wire_logic_cluster/lc_5/out
T_16_1_sp4_h_l_7
T_19_1_sp4_v_t_42
T_16_5_sp4_h_l_0
T_16_5_lc_trk_g1_5
T_16_5_input_2_4
T_16_5_wire_logic_cluster/lc_4/in_2

T_18_1_wire_logic_cluster/lc_5/out
T_18_0_span4_vert_42
T_18_4_sp4_v_t_38
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_2_7
T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_input_2_5
T_16_6_wire_logic_cluster/lc_5/in_2

T_16_6_wire_logic_cluster/lc_5/out
T_16_5_lc_trk_g0_5
T_16_5_wire_logic_cluster/lc_4/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_17_2_sp4_v_t_46
T_17_4_lc_trk_g3_3
T_17_4_wire_logic_cluster/lc_1/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_17_2_sp4_v_t_46
T_17_6_sp4_v_t_39
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_in_frame_3_0
T_19_11_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g2_4
T_19_11_input_2_4
T_19_11_wire_logic_cluster/lc_4/in_2

T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_16_9_sp4_h_l_0
T_15_9_lc_trk_g1_0
T_15_9_input_2_3
T_15_9_wire_logic_cluster/lc_3/in_2

T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_19_5_sp4_v_t_45
T_16_5_sp4_h_l_2
T_18_5_lc_trk_g3_7
T_18_5_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_4/out
T_19_3_sp12_v_t_23
T_8_3_sp12_h_l_0
T_17_3_lc_trk_g1_4
T_17_3_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_in_frame_3_1
T_20_12_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_8_sp4_v_t_36
T_19_8_sp4_h_l_6
T_19_8_lc_trk_g0_3
T_19_8_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_8_sp4_v_t_36
T_19_8_sp4_h_l_6
T_18_4_sp4_v_t_46
T_18_5_lc_trk_g3_6
T_18_5_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_20_12_sp4_h_l_5
T_23_8_sp4_v_t_40
T_23_4_sp4_v_t_45
T_23_5_lc_trk_g3_5
T_23_5_input_2_0
T_23_5_wire_logic_cluster/lc_0/in_2

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_8_sp4_v_t_36
T_19_8_sp4_h_l_6
T_18_4_sp4_v_t_46
T_18_0_span4_vert_46
T_18_2_lc_trk_g3_3
T_18_2_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_in_frame_3_2
T_18_6_wire_logic_cluster/lc_7/out
T_18_6_lc_trk_g1_7
T_18_6_wire_logic_cluster/lc_7/in_3

T_18_6_wire_logic_cluster/lc_7/out
T_18_6_lc_trk_g1_7
T_18_6_wire_logic_cluster/lc_2/in_0

T_18_6_wire_logic_cluster/lc_7/out
T_18_5_lc_trk_g1_7
T_18_5_wire_logic_cluster/lc_2/in_0

T_18_6_wire_logic_cluster/lc_7/out
T_19_4_sp4_v_t_42
T_19_8_lc_trk_g0_7
T_19_8_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_3_3
T_19_5_wire_logic_cluster/lc_4/out
T_19_5_lc_trk_g2_4
T_19_5_input_2_4
T_19_5_wire_logic_cluster/lc_4/in_2

T_19_5_wire_logic_cluster/lc_4/out
T_19_6_lc_trk_g1_4
T_19_6_wire_logic_cluster/lc_0/in_1

T_19_5_wire_logic_cluster/lc_4/out
T_20_1_sp4_v_t_44
T_17_5_sp4_h_l_9
T_17_5_lc_trk_g0_4
T_17_5_wire_logic_cluster/lc_7/in_3

T_19_5_wire_logic_cluster/lc_4/out
T_18_6_lc_trk_g0_4
T_18_6_wire_logic_cluster/lc_1/in_3

T_19_5_wire_logic_cluster/lc_4/out
T_20_3_sp4_v_t_36
T_17_7_sp4_h_l_6
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_in_frame_3_4
T_17_5_wire_logic_cluster/lc_4/out
T_17_5_lc_trk_g2_4
T_17_5_wire_logic_cluster/lc_4/in_0

T_17_5_wire_logic_cluster/lc_4/out
T_17_5_lc_trk_g2_4
T_17_5_wire_logic_cluster/lc_7/in_1

T_17_5_wire_logic_cluster/lc_4/out
T_17_4_sp4_v_t_40
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_3/in_0

T_17_5_wire_logic_cluster/lc_4/out
T_17_4_sp4_v_t_40
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_3_5
T_19_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g0_2
T_19_11_input_2_2
T_19_11_wire_logic_cluster/lc_2/in_2

T_19_11_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_40
T_17_7_sp4_h_l_11
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_40
T_17_7_sp4_h_l_11
T_16_3_sp4_v_t_41
T_16_6_lc_trk_g1_1
T_16_6_wire_logic_cluster/lc_6/in_0

T_19_11_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_40
T_17_7_sp4_h_l_11
T_16_3_sp4_v_t_41
T_16_5_lc_trk_g2_4
T_16_5_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_40
T_17_7_sp4_h_l_11
T_16_3_sp4_v_t_41
T_16_5_lc_trk_g2_4
T_16_5_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_3_6
T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g1_5
T_18_6_wire_logic_cluster/lc_5/in_3

T_18_6_wire_logic_cluster/lc_5/out
T_19_7_lc_trk_g3_5
T_19_7_wire_logic_cluster/lc_3/in_3

T_18_6_wire_logic_cluster/lc_5/out
T_17_6_sp4_h_l_2
T_20_2_sp4_v_t_45
T_20_5_lc_trk_g1_5
T_20_5_wire_logic_cluster/lc_0/in_0

T_18_6_wire_logic_cluster/lc_5/out
T_17_6_sp4_h_l_2
T_16_6_sp4_v_t_39
T_16_8_lc_trk_g2_2
T_16_8_wire_logic_cluster/lc_1/in_1

T_18_6_wire_logic_cluster/lc_5/out
T_17_6_sp4_h_l_2
T_20_2_sp4_v_t_45
T_17_2_sp4_h_l_2
T_16_2_lc_trk_g1_2
T_16_2_wire_logic_cluster/lc_6/in_1

End 

Net : c0.data_in_frame_3_7
T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g0_3
T_20_12_input_2_3
T_20_12_wire_logic_cluster/lc_3/in_2

T_20_12_wire_logic_cluster/lc_3/out
T_20_9_sp4_v_t_46
T_20_5_sp4_v_t_42
T_19_7_lc_trk_g1_7
T_19_7_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_3/out
T_20_8_sp4_v_t_43
T_17_8_sp4_h_l_6
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_5/in_0

T_20_12_wire_logic_cluster/lc_3/out
T_20_8_sp4_v_t_43
T_17_8_sp4_h_l_6
T_16_8_sp4_v_t_37
T_16_9_lc_trk_g2_5
T_16_9_input_2_7
T_16_9_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_4_0
T_18_5_wire_logic_cluster/lc_4/out
T_18_5_lc_trk_g1_4
T_18_5_wire_logic_cluster/lc_4/in_3

T_18_5_wire_logic_cluster/lc_4/out
T_18_5_lc_trk_g1_4
T_18_5_wire_logic_cluster/lc_0/in_1

T_18_5_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_40
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_1/in_0

T_18_5_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_40
T_15_4_sp4_h_l_11
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_0/in_0

End 

Net : c0.data_in_frame_4_1
T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g2_4
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_44
T_19_7_lc_trk_g2_1
T_19_7_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_44
T_19_7_lc_trk_g2_1
T_19_7_input_2_3
T_19_7_wire_logic_cluster/lc_3/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_19_7_sp4_v_t_36
T_16_7_sp4_h_l_7
T_15_7_lc_trk_g1_7
T_15_7_input_2_2
T_15_7_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_in_frame_4_2
T_17_6_wire_logic_cluster/lc_3/out
T_17_6_lc_trk_g1_3
T_17_6_wire_logic_cluster/lc_3/in_3

T_17_6_wire_logic_cluster/lc_3/out
T_17_6_lc_trk_g1_3
T_17_6_wire_logic_cluster/lc_0/in_0

T_17_6_wire_logic_cluster/lc_3/out
T_17_6_lc_trk_g1_3
T_17_6_wire_logic_cluster/lc_4/in_0

T_17_6_wire_logic_cluster/lc_3/out
T_17_5_sp12_v_t_22
T_17_8_lc_trk_g2_2
T_17_8_input_2_2
T_17_8_wire_logic_cluster/lc_2/in_2

T_17_6_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g3_3
T_18_7_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_4_3
T_19_6_wire_logic_cluster/lc_7/out
T_19_6_lc_trk_g0_7
T_19_6_input_2_7
T_19_6_wire_logic_cluster/lc_7/in_2

T_19_6_wire_logic_cluster/lc_7/out
T_18_6_lc_trk_g2_7
T_18_6_wire_logic_cluster/lc_0/in_1

T_19_6_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_6/in_0

T_19_6_wire_logic_cluster/lc_7/out
T_19_1_sp12_v_t_22
T_19_10_lc_trk_g2_6
T_19_10_input_2_4
T_19_10_wire_logic_cluster/lc_4/in_2

T_19_6_wire_logic_cluster/lc_7/out
T_19_1_sp12_v_t_22
T_19_0_span4_vert_46
T_18_3_lc_trk_g3_6
T_18_3_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_4_4
T_18_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_4/in_1

T_18_8_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g1_4
T_18_7_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_17_5_lc_trk_g3_5
T_17_5_wire_logic_cluster/lc_5/in_3

T_18_8_wire_logic_cluster/lc_4/out
T_19_6_sp4_v_t_36
T_16_6_sp4_h_l_7
T_16_6_lc_trk_g0_2
T_16_6_input_2_0
T_16_6_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_18_0_span4_vert_41
T_18_3_lc_trk_g1_1
T_18_3_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_4_5
T_19_6_wire_logic_cluster/lc_6/out
T_19_6_lc_trk_g2_6
T_19_6_wire_logic_cluster/lc_6/in_0

T_19_6_wire_logic_cluster/lc_6/out
T_20_5_sp4_v_t_45
T_17_5_sp4_h_l_2
T_17_5_lc_trk_g0_7
T_17_5_wire_logic_cluster/lc_5/in_0

T_19_6_wire_logic_cluster/lc_6/out
T_20_5_sp4_v_t_45
T_17_5_sp4_h_l_2
T_16_1_sp4_v_t_39
T_16_4_lc_trk_g0_7
T_16_4_wire_logic_cluster/lc_2/in_3

T_19_6_wire_logic_cluster/lc_6/out
T_20_5_sp4_v_t_45
T_17_5_sp4_h_l_2
T_16_1_sp4_v_t_39
T_16_5_sp4_v_t_40
T_16_8_lc_trk_g0_0
T_16_8_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_in_frame_4_6
T_17_1_wire_logic_cluster/lc_0/out
T_17_1_lc_trk_g1_0
T_17_1_wire_logic_cluster/lc_0/in_3

T_17_1_wire_logic_cluster/lc_0/out
T_17_1_sp4_h_l_5
T_16_1_sp4_v_t_40
T_16_4_lc_trk_g0_0
T_16_4_wire_logic_cluster/lc_6/in_0

T_17_1_wire_logic_cluster/lc_0/out
T_17_1_sp4_h_l_5
T_16_1_sp4_v_t_40
T_16_4_lc_trk_g0_0
T_16_4_wire_logic_cluster/lc_2/in_0

T_17_1_wire_logic_cluster/lc_0/out
T_17_1_sp4_h_l_5
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_36
T_15_7_lc_trk_g1_1
T_15_7_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_in_frame_4_7
T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_input_2_7
T_18_9_wire_logic_cluster/lc_7/in_2

T_18_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g3_7
T_17_9_wire_logic_cluster/lc_3/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_18_3_sp4_v_t_43
T_17_5_lc_trk_g1_6
T_17_5_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_18_3_sp4_v_t_43
T_15_3_sp4_h_l_6
T_17_3_lc_trk_g2_3
T_17_3_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_18_3_sp4_v_t_43
T_15_3_sp4_h_l_6
T_18_0_span4_vert_24
T_17_2_lc_trk_g2_5
T_17_2_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_in_frame_5_0
T_17_2_wire_logic_cluster/lc_7/out
T_17_2_lc_trk_g2_7
T_17_2_input_2_7
T_17_2_wire_logic_cluster/lc_7/in_2

T_17_2_wire_logic_cluster/lc_7/out
T_17_1_sp4_v_t_46
T_17_5_lc_trk_g1_3
T_17_5_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_5_1
T_17_2_wire_logic_cluster/lc_5/out
T_17_2_lc_trk_g0_5
T_17_2_wire_logic_cluster/lc_5/in_0

T_17_2_wire_logic_cluster/lc_5/out
T_17_2_lc_trk_g1_5
T_17_2_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_5_2
T_17_5_wire_logic_cluster/lc_6/out
T_17_5_lc_trk_g0_6
T_17_5_input_2_6
T_17_5_wire_logic_cluster/lc_6/in_2

T_17_5_wire_logic_cluster/lc_6/out
T_17_0_span12_vert_20
T_17_2_lc_trk_g3_3
T_17_2_wire_logic_cluster/lc_6/in_0

T_17_5_wire_logic_cluster/lc_6/out
T_17_0_span12_vert_20
T_17_0_span4_vert_32
T_18_3_sp4_h_l_2
T_19_3_lc_trk_g3_2
T_19_3_wire_logic_cluster/lc_6/in_3

T_17_5_wire_logic_cluster/lc_6/out
T_17_0_span12_vert_20
T_17_0_span4_vert_32
T_18_3_sp4_h_l_2
T_19_3_lc_trk_g3_2
T_19_3_input_2_5
T_19_3_wire_logic_cluster/lc_5/in_2

End 

Net : c0.data_in_frame_5_3
T_18_1_wire_logic_cluster/lc_0/out
T_18_1_lc_trk_g0_0
T_18_1_input_2_0
T_18_1_wire_logic_cluster/lc_0/in_2

T_18_1_wire_logic_cluster/lc_0/out
T_17_2_lc_trk_g1_0
T_17_2_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_in_frame_5_4
T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g0_3
T_18_8_input_2_3
T_18_8_wire_logic_cluster/lc_3/in_2

T_18_8_wire_logic_cluster/lc_3/out
T_18_4_sp4_v_t_43
T_18_6_lc_trk_g2_6
T_18_6_wire_logic_cluster/lc_1/in_1

T_18_8_wire_logic_cluster/lc_3/out
T_19_5_sp4_v_t_47
T_19_6_lc_trk_g2_7
T_19_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_5_5
T_17_5_wire_logic_cluster/lc_0/out
T_17_5_lc_trk_g2_0
T_17_5_input_2_0
T_17_5_wire_logic_cluster/lc_0/in_2

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_16_1_sp4_v_t_47
T_15_3_lc_trk_g2_2
T_15_3_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_5_6
T_19_5_wire_logic_cluster/lc_2/out
T_19_5_lc_trk_g0_2
T_19_5_input_2_2
T_19_5_wire_logic_cluster/lc_2/in_2

T_19_5_wire_logic_cluster/lc_2/out
T_18_5_lc_trk_g3_2
T_18_5_input_2_5
T_18_5_wire_logic_cluster/lc_5/in_2

T_19_5_wire_logic_cluster/lc_2/out
T_19_2_sp4_v_t_44
T_16_6_sp4_h_l_2
T_16_6_lc_trk_g1_7
T_16_6_input_2_6
T_16_6_wire_logic_cluster/lc_6/in_2

End 

Net : c0.data_in_frame_5_7
T_17_6_wire_logic_cluster/lc_2/out
T_17_6_lc_trk_g0_2
T_17_6_input_2_2
T_17_6_wire_logic_cluster/lc_2/in_2

T_17_6_wire_logic_cluster/lc_2/out
T_17_2_sp4_v_t_41
T_16_4_lc_trk_g1_4
T_16_4_wire_logic_cluster/lc_1/in_0

T_17_6_wire_logic_cluster/lc_2/out
T_17_2_sp4_v_t_41
T_18_2_sp4_h_l_9
T_18_2_lc_trk_g0_4
T_18_2_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_in_frame_6_0
T_18_5_wire_logic_cluster/lc_6/out
T_18_5_lc_trk_g2_6
T_18_5_input_2_6
T_18_5_wire_logic_cluster/lc_6/in_2

T_18_5_wire_logic_cluster/lc_6/out
T_18_5_lc_trk_g1_6
T_18_5_wire_logic_cluster/lc_5/in_0

T_18_5_wire_logic_cluster/lc_6/out
T_16_5_sp4_h_l_9
T_20_5_sp4_h_l_9
T_20_5_lc_trk_g0_4
T_20_5_input_2_0
T_20_5_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_6_1
T_17_4_wire_logic_cluster/lc_2/out
T_17_4_lc_trk_g2_2
T_17_4_input_2_2
T_17_4_wire_logic_cluster/lc_2/in_2

T_17_4_wire_logic_cluster/lc_2/out
T_16_4_lc_trk_g3_2
T_16_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_6_2
T_18_5_wire_logic_cluster/lc_7/out
T_18_5_lc_trk_g2_7
T_18_5_input_2_7
T_18_5_wire_logic_cluster/lc_7/in_2

T_18_5_wire_logic_cluster/lc_7/out
T_18_5_lc_trk_g2_7
T_18_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_6_3
T_18_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g2_2
T_18_7_input_2_2
T_18_7_wire_logic_cluster/lc_2/in_2

T_18_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g3_2
T_18_7_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_in_frame_6_4
T_17_6_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g0_1
T_17_6_input_2_1
T_17_6_wire_logic_cluster/lc_1/in_2

T_17_6_wire_logic_cluster/lc_1/out
T_18_6_lc_trk_g1_1
T_18_6_input_2_0
T_18_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_in_frame_6_5
T_18_8_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g0_0
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g0_0
T_18_7_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_in_frame_6_6
T_19_1_wire_logic_cluster/lc_0/out
T_19_1_lc_trk_g0_0
T_19_1_wire_logic_cluster/lc_0/in_0

T_19_1_wire_logic_cluster/lc_0/out
T_19_1_lc_trk_g1_0
T_19_1_input_2_3
T_19_1_wire_logic_cluster/lc_3/in_2

T_19_1_wire_logic_cluster/lc_0/out
T_20_1_sp4_h_l_0
T_19_1_sp4_v_t_37
T_18_4_lc_trk_g2_5
T_18_4_wire_logic_cluster/lc_2/in_3

T_19_1_wire_logic_cluster/lc_0/out
T_20_1_sp4_h_l_0
T_19_1_sp4_v_t_37
T_20_5_sp4_h_l_6
T_20_5_lc_trk_g1_3
T_20_5_wire_logic_cluster/lc_1/in_3

T_19_1_wire_logic_cluster/lc_0/out
T_19_1_sp4_h_l_5
T_22_1_sp4_v_t_40
T_21_4_lc_trk_g3_0
T_21_4_wire_logic_cluster/lc_6/in_1

T_19_1_wire_logic_cluster/lc_0/out
T_20_1_sp4_h_l_0
T_24_1_sp4_h_l_3
T_23_1_sp4_v_t_38
T_23_3_lc_trk_g3_3
T_23_3_wire_logic_cluster/lc_5/in_1

T_19_1_wire_logic_cluster/lc_0/out
T_20_1_sp4_h_l_0
T_24_1_sp4_h_l_3
T_23_1_sp4_v_t_38
T_23_3_lc_trk_g3_3
T_23_3_wire_logic_cluster/lc_1/in_1

T_19_1_wire_logic_cluster/lc_0/out
T_18_1_sp4_h_l_8
T_22_1_sp4_h_l_4
T_25_1_sp4_v_t_44
T_24_4_lc_trk_g3_4
T_24_4_wire_logic_cluster/lc_0/in_3

T_19_1_wire_logic_cluster/lc_0/out
T_18_1_sp4_h_l_8
T_22_1_sp4_h_l_4
T_25_1_sp4_v_t_44
T_24_4_lc_trk_g3_4
T_24_4_input_2_7
T_24_4_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_6_7
T_18_4_wire_logic_cluster/lc_6/out
T_18_4_lc_trk_g0_6
T_18_4_input_2_6
T_18_4_wire_logic_cluster/lc_6/in_2

T_18_4_wire_logic_cluster/lc_6/out
T_18_4_lc_trk_g3_6
T_18_4_wire_logic_cluster/lc_2/in_1

T_18_4_wire_logic_cluster/lc_6/out
T_19_3_lc_trk_g2_6
T_19_3_wire_logic_cluster/lc_5/in_3

T_18_4_wire_logic_cluster/lc_6/out
T_18_0_span12_vert_19
T_18_1_lc_trk_g3_3
T_18_1_wire_logic_cluster/lc_1/in_3

T_18_4_wire_logic_cluster/lc_6/out
T_18_4_sp4_h_l_1
T_22_4_sp4_h_l_4
T_21_4_lc_trk_g0_4
T_21_4_input_2_6
T_21_4_wire_logic_cluster/lc_6/in_2

T_18_4_wire_logic_cluster/lc_6/out
T_18_4_sp4_h_l_1
T_22_4_sp4_h_l_4
T_24_4_lc_trk_g2_1
T_24_4_wire_logic_cluster/lc_0/in_1

T_18_4_wire_logic_cluster/lc_6/out
T_18_4_sp4_h_l_1
T_22_4_sp4_h_l_4
T_24_4_lc_trk_g2_1
T_24_4_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_7_0
T_20_1_wire_logic_cluster/lc_1/out
T_20_1_lc_trk_g0_1
T_20_1_input_2_1
T_20_1_wire_logic_cluster/lc_1/in_2

T_20_1_wire_logic_cluster/lc_1/out
T_20_1_lc_trk_g2_1
T_20_1_wire_logic_cluster/lc_0/in_3

T_20_1_wire_logic_cluster/lc_1/out
T_20_1_sp4_h_l_7
T_23_1_sp4_v_t_42
T_23_2_lc_trk_g3_2
T_23_2_wire_logic_cluster/lc_0/in_3

T_20_1_wire_logic_cluster/lc_1/out
T_20_1_sp4_h_l_7
T_23_1_sp4_v_t_42
T_23_2_lc_trk_g3_2
T_23_2_wire_logic_cluster/lc_5/in_0

End 

Net : c0.data_in_frame_7_1
T_19_5_wire_logic_cluster/lc_3/out
T_19_5_lc_trk_g1_3
T_19_5_wire_logic_cluster/lc_3/in_3

T_19_5_wire_logic_cluster/lc_3/out
T_19_2_sp4_v_t_46
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_input_2_0
T_21_2_wire_logic_cluster/lc_0/in_2

T_19_5_wire_logic_cluster/lc_3/out
T_13_5_sp12_h_l_1
T_24_0_span12_vert_9
T_24_4_lc_trk_g2_2
T_24_4_input_2_0
T_24_4_wire_logic_cluster/lc_0/in_2

T_19_5_wire_logic_cluster/lc_3/out
T_13_5_sp12_h_l_1
T_24_0_span12_vert_9
T_24_4_lc_trk_g2_2
T_24_4_wire_logic_cluster/lc_1/in_3

T_19_5_wire_logic_cluster/lc_3/out
T_20_1_sp4_v_t_42
T_20_0_span4_vert_3
T_21_1_sp4_h_l_9
T_21_1_lc_trk_g1_4
T_21_1_wire_logic_cluster/lc_4/in_1

T_19_5_wire_logic_cluster/lc_3/out
T_20_1_sp4_v_t_42
T_20_0_span4_vert_3
T_21_1_sp4_h_l_9
T_24_1_sp4_v_t_39
T_24_2_lc_trk_g2_7
T_24_2_input_2_5
T_24_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.data_in_frame_7_2
T_21_1_wire_logic_cluster/lc_1/out
T_21_1_lc_trk_g2_1
T_21_1_wire_logic_cluster/lc_1/in_0

T_21_1_wire_logic_cluster/lc_1/out
T_20_1_lc_trk_g3_1
T_20_1_wire_logic_cluster/lc_4/in_0

T_21_1_wire_logic_cluster/lc_1/out
T_17_1_sp12_h_l_1
T_19_1_lc_trk_g0_6
T_19_1_wire_logic_cluster/lc_7/in_3

T_21_1_wire_logic_cluster/lc_1/out
T_17_1_sp12_h_l_1
T_17_1_sp4_h_l_0
T_20_1_sp4_v_t_40
T_19_4_lc_trk_g3_0
T_19_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_7_3
T_20_1_wire_logic_cluster/lc_7/out
T_20_1_lc_trk_g2_7
T_20_1_wire_logic_cluster/lc_7/in_0

T_20_1_wire_logic_cluster/lc_7/out
T_20_1_lc_trk_g1_7
T_20_1_wire_logic_cluster/lc_2/in_0

T_20_1_wire_logic_cluster/lc_7/out
T_20_2_lc_trk_g1_7
T_20_2_wire_logic_cluster/lc_6/in_0

T_20_1_wire_logic_cluster/lc_7/out
T_20_2_lc_trk_g1_7
T_20_2_wire_logic_cluster/lc_4/in_0

T_20_1_wire_logic_cluster/lc_7/out
T_20_2_lc_trk_g1_7
T_20_2_wire_logic_cluster/lc_2/in_0

End 

Net : c0.data_in_frame_7_4
T_19_2_wire_logic_cluster/lc_5/out
T_19_2_lc_trk_g1_5
T_19_2_wire_logic_cluster/lc_5/in_3

T_19_2_wire_logic_cluster/lc_5/out
T_20_2_lc_trk_g0_5
T_20_2_wire_logic_cluster/lc_7/in_0

T_19_2_wire_logic_cluster/lc_5/out
T_20_2_lc_trk_g0_5
T_20_2_wire_logic_cluster/lc_3/in_0

T_19_2_wire_logic_cluster/lc_5/out
T_17_2_sp4_h_l_7
T_16_2_lc_trk_g1_7
T_16_2_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_7_5
T_19_2_wire_logic_cluster/lc_2/out
T_19_2_lc_trk_g0_2
T_19_2_input_2_2
T_19_2_wire_logic_cluster/lc_2/in_2

T_19_2_wire_logic_cluster/lc_2/out
T_19_2_lc_trk_g0_2
T_19_2_wire_logic_cluster/lc_7/in_1

T_19_2_wire_logic_cluster/lc_2/out
T_19_3_lc_trk_g0_2
T_19_3_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_7_6
T_17_4_wire_logic_cluster/lc_6/out
T_17_4_lc_trk_g2_6
T_17_4_input_2_6
T_17_4_wire_logic_cluster/lc_6/in_2

T_17_4_wire_logic_cluster/lc_6/out
T_17_4_sp4_h_l_1
T_20_0_span4_vert_42
T_20_3_lc_trk_g0_2
T_20_3_wire_logic_cluster/lc_3/in_3

T_17_4_wire_logic_cluster/lc_6/out
T_17_4_sp4_h_l_1
T_20_0_span4_vert_42
T_20_3_lc_trk_g1_2
T_20_3_input_2_1
T_20_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.data_in_frame_7_7
T_16_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g1_3
T_16_3_wire_logic_cluster/lc_3/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_17_3_sp4_h_l_6
T_19_3_lc_trk_g2_3
T_19_3_input_2_3
T_19_3_wire_logic_cluster/lc_3/in_2

T_16_3_wire_logic_cluster/lc_3/out
T_17_3_sp4_h_l_6
T_20_3_sp4_v_t_43
T_20_4_lc_trk_g2_3
T_20_4_wire_logic_cluster/lc_2/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_10_3_sp12_h_l_1
T_21_3_sp12_v_t_22
T_21_4_lc_trk_g2_6
T_21_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_in_frame_8_0
T_21_6_wire_logic_cluster/lc_4/out
T_21_6_lc_trk_g2_4
T_21_6_input_2_4
T_21_6_wire_logic_cluster/lc_4/in_2

T_21_6_wire_logic_cluster/lc_4/out
T_21_0_span12_vert_19
T_21_4_lc_trk_g2_4
T_21_4_wire_logic_cluster/lc_5/in_3

T_21_6_wire_logic_cluster/lc_4/out
T_21_2_sp4_v_t_45
T_20_4_lc_trk_g0_3
T_20_4_wire_logic_cluster/lc_4/in_3

T_21_6_wire_logic_cluster/lc_4/out
T_21_2_sp4_v_t_45
T_18_2_sp4_h_l_8
T_19_2_lc_trk_g3_0
T_19_2_input_2_7
T_19_2_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_in_frame_8_1
T_20_4_wire_logic_cluster/lc_1/out
T_20_4_lc_trk_g0_1
T_20_4_input_2_1
T_20_4_wire_logic_cluster/lc_1/in_2

T_20_4_wire_logic_cluster/lc_1/out
T_20_4_lc_trk_g0_1
T_20_4_wire_logic_cluster/lc_2/in_1

T_20_4_wire_logic_cluster/lc_1/out
T_20_4_lc_trk_g0_1
T_20_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_in_frame_8_2
T_17_4_wire_logic_cluster/lc_5/out
T_17_4_lc_trk_g0_5
T_17_4_input_2_5
T_17_4_wire_logic_cluster/lc_5/in_2

T_17_4_wire_logic_cluster/lc_5/out
T_17_4_lc_trk_g1_5
T_17_4_wire_logic_cluster/lc_4/in_0

T_17_4_wire_logic_cluster/lc_5/out
T_17_4_sp12_h_l_1
T_21_4_lc_trk_g1_2
T_21_4_wire_logic_cluster/lc_5/in_0

T_17_4_wire_logic_cluster/lc_5/out
T_18_2_sp4_v_t_38
T_19_2_sp4_h_l_3
T_20_2_lc_trk_g2_3
T_20_2_input_2_5
T_20_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.data_in_frame_8_3
T_21_6_wire_logic_cluster/lc_0/out
T_21_6_lc_trk_g1_0
T_21_6_wire_logic_cluster/lc_0/in_3

T_21_6_wire_logic_cluster/lc_0/out
T_21_6_lc_trk_g1_0
T_21_6_wire_logic_cluster/lc_2/in_1

T_21_6_wire_logic_cluster/lc_0/out
T_20_5_lc_trk_g3_0
T_20_5_wire_logic_cluster/lc_6/in_1

T_21_6_wire_logic_cluster/lc_0/out
T_20_5_lc_trk_g3_0
T_20_5_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_8_4
T_19_7_wire_logic_cluster/lc_1/out
T_19_0_span12_vert_14
T_19_7_lc_trk_g3_2
T_19_7_wire_logic_cluster/lc_1/in_0

T_19_7_wire_logic_cluster/lc_1/out
T_18_7_sp4_h_l_10
T_22_7_sp4_h_l_10
T_21_3_sp4_v_t_38
T_21_5_lc_trk_g3_3
T_21_5_wire_logic_cluster/lc_5/in_3

T_19_7_wire_logic_cluster/lc_1/out
T_18_7_sp4_h_l_10
T_22_7_sp4_h_l_10
T_21_3_sp4_v_t_38
T_18_3_sp4_h_l_3
T_22_3_sp4_h_l_6
T_23_3_lc_trk_g2_6
T_23_3_wire_logic_cluster/lc_3/in_3

T_19_7_wire_logic_cluster/lc_1/out
T_18_7_sp4_h_l_10
T_22_7_sp4_h_l_10
T_21_3_sp4_v_t_38
T_18_3_sp4_h_l_3
T_22_3_sp4_h_l_6
T_23_3_lc_trk_g2_6
T_23_3_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_in_frame_8_5
T_21_6_wire_logic_cluster/lc_1/out
T_21_6_lc_trk_g0_1
T_21_6_input_2_1
T_21_6_wire_logic_cluster/lc_1/in_2

T_21_6_wire_logic_cluster/lc_1/out
T_21_5_lc_trk_g1_1
T_21_5_wire_logic_cluster/lc_1/in_3

T_21_6_wire_logic_cluster/lc_1/out
T_20_6_sp4_h_l_10
T_23_2_sp4_v_t_41
T_23_3_lc_trk_g2_1
T_23_3_wire_logic_cluster/lc_3/in_0

T_21_6_wire_logic_cluster/lc_1/out
T_20_6_sp4_h_l_10
T_23_2_sp4_v_t_41
T_23_3_lc_trk_g2_1
T_23_3_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_in_frame_8_6
T_19_1_wire_logic_cluster/lc_5/out
T_19_1_lc_trk_g1_5
T_19_1_wire_logic_cluster/lc_5/in_3

T_19_1_wire_logic_cluster/lc_5/out
T_20_1_lc_trk_g1_5
T_20_1_wire_logic_cluster/lc_3/in_1

T_19_1_wire_logic_cluster/lc_5/out
T_19_2_lc_trk_g0_5
T_19_2_wire_logic_cluster/lc_0/in_1

T_19_1_wire_logic_cluster/lc_5/out
T_20_0_span4_vert_27
T_19_3_lc_trk_g1_3
T_19_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_in_frame_8_7
T_23_1_wire_logic_cluster/lc_5/out
T_23_1_lc_trk_g0_5
T_23_1_input_2_5
T_23_1_wire_logic_cluster/lc_5/in_2

T_23_1_wire_logic_cluster/lc_5/out
T_23_1_lc_trk_g0_5
T_23_1_wire_logic_cluster/lc_4/in_3

T_23_1_wire_logic_cluster/lc_5/out
T_23_1_lc_trk_g0_5
T_23_1_input_2_3
T_23_1_wire_logic_cluster/lc_3/in_2

T_23_1_wire_logic_cluster/lc_5/out
T_24_1_lc_trk_g0_5
T_24_1_wire_logic_cluster/lc_2/in_3

T_23_1_wire_logic_cluster/lc_5/out
T_22_1_sp4_h_l_2
T_21_1_sp4_v_t_39
T_20_2_lc_trk_g2_7
T_20_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_in_frame_9_0
T_21_4_wire_logic_cluster/lc_2/out
T_21_4_lc_trk_g3_2
T_21_4_wire_logic_cluster/lc_2/in_3

T_21_4_wire_logic_cluster/lc_2/out
T_22_3_sp4_v_t_37
T_23_3_sp4_h_l_0
T_23_3_lc_trk_g0_5
T_23_3_input_2_5
T_23_3_wire_logic_cluster/lc_5/in_2

T_21_4_wire_logic_cluster/lc_2/out
T_22_3_sp4_v_t_37
T_23_3_sp4_h_l_0
T_23_3_lc_trk_g0_5
T_23_3_wire_logic_cluster/lc_1/in_0

T_21_4_wire_logic_cluster/lc_2/out
T_22_3_sp4_v_t_37
T_23_3_sp4_h_l_0
T_23_3_lc_trk_g0_5
T_23_3_wire_logic_cluster/lc_6/in_1

End 

Net : c0.data_in_frame_9_1
T_20_4_wire_logic_cluster/lc_7/out
T_20_0_span12_vert_21
T_20_4_lc_trk_g3_6
T_20_4_input_2_7
T_20_4_wire_logic_cluster/lc_7/in_2

T_20_4_wire_logic_cluster/lc_7/out
T_20_0_span12_vert_21
T_20_3_lc_trk_g2_1
T_20_3_wire_logic_cluster/lc_4/in_3

T_20_4_wire_logic_cluster/lc_7/out
T_20_4_sp4_h_l_3
T_23_0_span4_vert_38
T_23_3_lc_trk_g0_6
T_23_3_wire_logic_cluster/lc_6/in_0

T_20_4_wire_logic_cluster/lc_7/out
T_21_2_sp4_v_t_42
T_22_2_sp4_h_l_0
T_24_2_lc_trk_g3_5
T_24_2_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_in_frame_9_2
T_19_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g3_4
T_19_9_wire_logic_cluster/lc_4/in_3

T_19_9_wire_logic_cluster/lc_4/out
T_19_1_sp12_v_t_23
T_19_5_lc_trk_g3_0
T_19_5_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_4/out
T_19_1_sp12_v_t_23
T_19_0_span4_vert_34
T_18_3_lc_trk_g2_2
T_18_3_wire_logic_cluster/lc_1/in_3

T_19_9_wire_logic_cluster/lc_4/out
T_20_9_sp4_h_l_8
T_23_5_sp4_v_t_45
T_23_6_lc_trk_g3_5
T_23_6_wire_logic_cluster/lc_1/in_3

T_19_9_wire_logic_cluster/lc_4/out
T_19_1_sp12_v_t_23
T_20_1_sp12_h_l_0
T_21_1_sp4_h_l_3
T_24_1_sp4_v_t_38
T_24_2_lc_trk_g3_6
T_24_2_wire_logic_cluster/lc_0/in_3

End 

Net : c0.data_in_frame_9_3
T_19_3_wire_logic_cluster/lc_4/out
T_19_3_lc_trk_g2_4
T_19_3_input_2_4
T_19_3_wire_logic_cluster/lc_4/in_2

T_19_3_wire_logic_cluster/lc_4/out
T_19_3_lc_trk_g3_4
T_19_3_wire_logic_cluster/lc_1/in_0

T_19_3_wire_logic_cluster/lc_4/out
T_19_0_span4_vert_32
T_18_1_lc_trk_g0_3
T_18_1_wire_logic_cluster/lc_1/in_0

T_19_3_wire_logic_cluster/lc_4/out
T_20_1_sp4_v_t_36
T_21_5_sp4_h_l_7
T_23_5_lc_trk_g3_2
T_23_5_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_9_4
T_19_1_wire_logic_cluster/lc_2/out
T_19_1_lc_trk_g3_2
T_19_1_wire_logic_cluster/lc_2/in_1

T_19_1_wire_logic_cluster/lc_2/out
T_20_1_lc_trk_g0_2
T_20_1_input_2_2
T_20_1_wire_logic_cluster/lc_2/in_2

T_19_1_wire_logic_cluster/lc_2/out
T_20_1_lc_trk_g0_2
T_20_1_input_2_4
T_20_1_wire_logic_cluster/lc_4/in_2

End 

Net : c0.data_in_frame_9_5
T_20_6_wire_logic_cluster/lc_0/out
T_20_6_lc_trk_g1_0
T_20_6_wire_logic_cluster/lc_0/in_3

T_20_6_wire_logic_cluster/lc_0/out
T_20_0_span12_vert_11
T_20_2_lc_trk_g2_0
T_20_2_input_2_6
T_20_2_wire_logic_cluster/lc_6/in_2

T_20_6_wire_logic_cluster/lc_0/out
T_20_0_span12_vert_11
T_20_2_lc_trk_g3_0
T_20_2_wire_logic_cluster/lc_2/in_3

End 

Net : c0.data_in_frame_9_6
T_19_1_wire_logic_cluster/lc_1/out
T_19_1_lc_trk_g1_1
T_19_1_wire_logic_cluster/lc_1/in_3

T_19_1_wire_logic_cluster/lc_1/out
T_19_0_span12_vert_18
T_19_3_lc_trk_g3_6
T_19_3_wire_logic_cluster/lc_6/in_1

T_19_1_wire_logic_cluster/lc_1/out
T_19_0_span12_vert_18
T_19_5_lc_trk_g2_2
T_19_5_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_in_frame_9_7
T_18_3_wire_logic_cluster/lc_5/out
T_18_3_lc_trk_g0_5
T_18_3_wire_logic_cluster/lc_5/in_0

T_18_3_wire_logic_cluster/lc_5/out
T_18_2_lc_trk_g1_5
T_18_2_wire_logic_cluster/lc_6/in_0

T_18_3_wire_logic_cluster/lc_5/out
T_18_2_lc_trk_g1_5
T_18_2_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_out_frame_0_2
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_3/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_4/in_3

End 

Net : c0.data_out_frame_0_3
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : c0.data_out_frame_0_4
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_out_frame_10_3
T_14_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_41
T_14_15_lc_trk_g3_1
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

T_14_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_out_frame_12_1
T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_sp4_h_l_3
T_11_11_sp4_v_t_44
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_out_frame_12_3
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_11_6_sp12_v_t_23
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_out_frame_12_5
T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_11_12_wire_logic_cluster/lc_4/out
T_4_12_sp12_h_l_0
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_out_frame_12_7
T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_10_13_sp4_h_l_0
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_7/in_0

End 

Net : c0.data_out_frame_13_1
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_out_frame_13_3
T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : c0.data_out_frame_13_5
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_40
T_13_12_sp4_h_l_10
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_out_frame_13_7
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_out_frame_17_0
T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_37
T_16_11_sp4_h_l_6
T_16_11_lc_trk_g1_3
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

End 

Net : c0.data_out_frame_1_0
T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_out_frame_28_3
T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_input_2_4
T_14_8_wire_logic_cluster/lc_4/in_2

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_input_2_2
T_14_8_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_out_frame_28_5
T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g0_0
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_0
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : c0.data_out_frame_29_3
T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_input_2_6
T_15_11_wire_logic_cluster/lc_6/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_36
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_out_frame_29_5
T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : c0.data_out_frame_32_0
T_14_5_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g0_4
T_14_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_out_frame_32_1
T_13_3_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_45
T_14_3_lc_trk_g3_5
T_14_3_wire_logic_cluster/lc_4/in_0

End 

Net : c0.data_out_frame_32_2
T_13_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_out_frame_32_3
T_13_5_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.data_out_frame_32_4
T_14_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g0_4
T_14_6_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_out_frame_32_5
T_14_4_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g0_0
T_14_4_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_out_frame_32_6
T_14_6_wire_logic_cluster/lc_6/out
T_15_5_sp4_v_t_45
T_14_6_lc_trk_g3_5
T_14_6_wire_logic_cluster/lc_7/in_3

End 

Net : c0.data_out_frame_32_7
T_12_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_6/in_1

End 

Net : c0.data_out_frame_33_0
T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g0_1
T_14_5_wire_logic_cluster/lc_3/in_0

End 

Net : c0.data_out_frame_33_1
T_14_3_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g1_0
T_14_3_wire_logic_cluster/lc_4/in_1

End 

Net : c0.data_out_frame_33_2
T_12_3_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g1_0
T_12_3_wire_logic_cluster/lc_6/in_1

End 

Net : c0.data_out_frame_33_3
T_10_4_wire_logic_cluster/lc_4/out
T_11_4_sp12_h_l_0
T_14_4_sp4_h_l_5
T_13_4_sp4_v_t_40
T_13_5_lc_trk_g2_0
T_13_5_wire_logic_cluster/lc_3/in_3

End 

Net : c0.data_out_frame_33_4
T_14_6_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g0_0
T_14_6_wire_logic_cluster/lc_5/in_1

End 

Net : c0.data_out_frame_33_5
T_14_4_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_5/in_3

End 

Net : c0.data_out_frame_33_6
T_12_6_wire_logic_cluster/lc_6/out
T_12_6_sp4_h_l_1
T_14_6_lc_trk_g3_4
T_14_6_input_2_7
T_14_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.data_out_frame_33_7
T_12_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g1_4
T_12_7_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_out_frame_3_4
T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_out_frame_6_1
T_13_10_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g3_7
T_13_10_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g3_7
T_13_10_wire_logic_cluster/lc_7/in_1

End 

Net : c0.data_out_frame_6_2
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_16_11_sp4_v_t_44
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_6/in_1

End 

Net : c0.data_out_frame_8_1
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_47
T_13_14_sp4_h_l_10
T_12_14_lc_trk_g0_2
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : c0.data_out_frame_8_4
T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : c0.data_out_frame_9_1
T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : c0.data_out_frame_9_4
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_44
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n1
T_21_20_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_42
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_5/in_3

T_21_20_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_42
T_23_16_sp4_h_l_0
T_26_16_sp4_v_t_40
T_26_20_lc_trk_g1_5
T_26_20_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n10
T_19_2_wire_logic_cluster/lc_7/out
T_19_3_lc_trk_g1_7
T_19_3_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n102
T_20_2_wire_logic_cluster/lc_1/out
T_21_0_span4_vert_46
T_18_4_sp4_h_l_4
T_18_4_lc_trk_g1_1
T_18_4_input_2_4
T_18_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n106_cascade_
T_19_5_wire_logic_cluster/lc_5/ltout
T_19_5_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n108
T_19_4_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g3_2
T_18_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n10_adj_3045
T_10_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n10_adj_3046
T_19_1_wire_logic_cluster/lc_7/out
T_20_0_span4_vert_47
T_21_4_sp4_h_l_10
T_23_4_lc_trk_g2_7
T_23_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n10_adj_3048
T_26_9_wire_logic_cluster/lc_4/out
T_27_8_sp4_v_t_41
T_24_8_sp4_h_l_4
T_24_8_lc_trk_g1_1
T_24_8_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n10_adj_3050
T_14_2_wire_logic_cluster/lc_4/out
T_14_2_lc_trk_g1_4
T_14_2_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n10_adj_3050_cascade_
T_14_2_wire_logic_cluster/lc_4/ltout
T_14_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n10_adj_3051
T_24_9_wire_logic_cluster/lc_3/out
T_23_10_lc_trk_g0_3
T_23_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n10_adj_3052
T_11_3_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g3_6
T_12_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n10_adj_3053
T_11_2_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_28
T_12_3_sp4_v_t_41
T_11_4_lc_trk_g3_1
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_28
T_12_3_sp4_v_t_41
T_11_4_lc_trk_g3_1
T_11_4_input_2_4
T_11_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n10_adj_3056
T_7_15_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_45
T_8_17_sp4_h_l_8
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n10_adj_3061
T_10_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n10_adj_3063
T_6_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n10_adj_3089
T_20_13_wire_logic_cluster/lc_2/out
T_20_11_sp12_v_t_23
T_20_17_lc_trk_g2_4
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n10_adj_3093_cascade_
T_13_3_wire_logic_cluster/lc_1/ltout
T_13_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n10_adj_3120_cascade_
T_26_5_wire_logic_cluster/lc_4/ltout
T_26_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n10_adj_3136
T_20_2_wire_logic_cluster/lc_7/out
T_21_0_span4_vert_26
T_22_3_sp4_h_l_2
T_24_3_lc_trk_g2_7
T_24_3_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n10_adj_3144
T_27_5_wire_logic_cluster/lc_1/out
T_27_2_sp4_v_t_42
T_27_4_lc_trk_g2_7
T_27_4_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n10_adj_3146
T_20_3_wire_logic_cluster/lc_2/out
T_21_0_span4_vert_29
T_22_3_sp4_h_l_11
T_24_3_lc_trk_g2_6
T_24_3_wire_logic_cluster/lc_3/in_1

T_20_3_wire_logic_cluster/lc_2/out
T_21_0_span4_vert_29
T_22_3_sp4_h_l_11
T_26_3_sp4_h_l_11
T_26_3_lc_trk_g0_6
T_26_3_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n10_adj_3155
T_28_7_wire_logic_cluster/lc_7/out
T_28_7_lc_trk_g3_7
T_28_7_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n10_adj_3156
T_20_9_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g3_7
T_21_10_input_2_0
T_21_10_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n10_adj_3238
T_24_6_wire_logic_cluster/lc_3/out
T_18_6_sp12_h_l_1
T_26_6_lc_trk_g1_2
T_26_6_input_2_3
T_26_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n10_adj_3239
T_26_6_wire_logic_cluster/lc_3/out
T_26_5_sp4_v_t_38
T_26_1_sp4_v_t_46
T_23_1_sp4_h_l_11
T_23_1_lc_trk_g0_6
T_23_1_input_2_0
T_23_1_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n10_adj_3252_cascade_
T_21_4_wire_logic_cluster/lc_4/ltout
T_21_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n10_adj_3258_cascade_
T_23_2_wire_logic_cluster/lc_3/ltout
T_23_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n10_adj_3266_cascade_
T_29_6_wire_logic_cluster/lc_0/ltout
T_29_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n10_adj_3271
T_21_4_wire_logic_cluster/lc_6/out
T_21_4_sp4_h_l_1
T_23_4_lc_trk_g3_4
T_23_4_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n10_adj_3273
T_23_6_wire_logic_cluster/lc_0/out
T_24_5_lc_trk_g2_0
T_24_5_input_2_0
T_24_5_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n10_adj_3278_cascade_
T_24_6_wire_logic_cluster/lc_0/ltout
T_24_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n10_adj_3309_cascade_
T_21_8_wire_logic_cluster/lc_0/ltout
T_21_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n10_adj_3333_cascade_
T_14_11_wire_logic_cluster/lc_3/ltout
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n10_adj_3360_cascade_
T_24_15_wire_logic_cluster/lc_1/ltout
T_24_15_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n10_adj_3364_cascade_
T_26_15_wire_logic_cluster/lc_1/ltout
T_26_15_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n11
T_26_18_wire_logic_cluster/lc_6/out
T_26_16_sp4_v_t_41
T_26_20_lc_trk_g1_4
T_26_20_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n110
T_18_4_wire_logic_cluster/lc_4/out
T_19_5_lc_trk_g3_4
T_19_5_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n1184
T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_10_7_sp4_v_t_42
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_10_7_sp4_v_t_42
T_10_3_sp4_v_t_47
T_10_6_lc_trk_g1_7
T_10_6_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_10_7_sp4_v_t_42
T_10_3_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n11_adj_3139
T_12_5_wire_logic_cluster/lc_3/out
T_13_4_sp4_v_t_39
T_13_8_sp4_v_t_40
T_13_12_sp4_v_t_36
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n11_adj_3158
T_13_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n11_adj_3275
T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_40
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n11_adj_3332
T_12_11_wire_logic_cluster/lc_0/out
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n12
T_9_2_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_input_2_3
T_9_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n12642
T_21_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_11
T_20_17_sp4_v_t_46
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_11
T_20_17_sp4_v_t_46
T_20_19_lc_trk_g3_3
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_11
T_24_17_sp4_v_t_46
T_23_18_lc_trk_g3_6
T_23_18_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_11
T_24_17_sp4_v_t_46
T_24_21_sp4_v_t_39
T_23_22_lc_trk_g2_7
T_23_22_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n12_adj_3059
T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_0/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_21_6_lc_trk_g0_0
T_21_6_wire_logic_cluster/lc_7/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_20_6_lc_trk_g2_5
T_20_6_wire_logic_cluster/lc_7/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_16_7_sp4_h_l_5
T_18_7_lc_trk_g3_0
T_18_7_wire_logic_cluster/lc_2/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_6_lc_trk_g1_7
T_19_6_input_2_2
T_19_6_wire_logic_cluster/lc_2/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_6_lc_trk_g1_7
T_19_6_wire_logic_cluster/lc_7/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_6_lc_trk_g1_7
T_19_6_input_2_6
T_19_6_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_16_7_sp4_h_l_5
T_17_7_lc_trk_g3_5
T_17_7_input_2_2
T_17_7_wire_logic_cluster/lc_2/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_16_7_sp4_h_l_5
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_3/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_19_9_lc_trk_g3_6
T_19_9_wire_logic_cluster/lc_0/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_19_9_lc_trk_g3_6
T_19_9_input_2_3
T_19_9_wire_logic_cluster/lc_3/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_18_6_lc_trk_g0_5
T_18_6_input_2_7
T_18_6_wire_logic_cluster/lc_7/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_5_lc_trk_g3_2
T_19_5_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_18_6_lc_trk_g0_5
T_18_6_input_2_5
T_18_6_wire_logic_cluster/lc_5/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_input_2_4
T_18_8_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_3/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_5_lc_trk_g3_2
T_19_5_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_5_lc_trk_g3_2
T_19_5_input_2_3
T_19_5_wire_logic_cluster/lc_3/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_18_6_lc_trk_g0_5
T_18_6_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_9_lc_trk_g1_6
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_9_lc_trk_g1_6
T_18_9_input_2_3
T_18_9_wire_logic_cluster/lc_3/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_18_5_lc_trk_g0_1
T_18_5_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_9_lc_trk_g1_6
T_18_9_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_17_6_lc_trk_g0_0
T_17_6_wire_logic_cluster/lc_3/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_18_9_lc_trk_g1_6
T_18_9_wire_logic_cluster/lc_7/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_6_lc_trk_g0_3
T_17_6_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_18_5_lc_trk_g0_1
T_18_5_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_18_5_lc_trk_g1_5
T_18_5_wire_logic_cluster/lc_7/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_6_lc_trk_g0_3
T_17_6_wire_logic_cluster/lc_1/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_5_lc_trk_g1_5
T_17_5_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_16_6_lc_trk_g2_0
T_16_6_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_19_11_lc_trk_g0_6
T_19_11_wire_logic_cluster/lc_4/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_21_6_sp4_v_t_37
T_21_10_sp4_v_t_45
T_20_12_lc_trk_g2_0
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_5_lc_trk_g1_5
T_17_5_input_2_4
T_17_5_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_18_4_lc_trk_g3_0
T_18_4_input_2_1
T_18_4_wire_logic_cluster/lc_1/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_47
T_19_7_sp4_v_t_43
T_19_11_lc_trk_g0_6
T_19_11_wire_logic_cluster/lc_2/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_0
T_21_6_sp4_v_t_37
T_21_10_sp4_v_t_45
T_21_6_sp4_v_t_41
T_21_10_sp4_v_t_41
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_5_lc_trk_g1_5
T_17_5_wire_logic_cluster/lc_6/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_5_lc_trk_g1_5
T_17_5_wire_logic_cluster/lc_0/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_18_4_lc_trk_g3_0
T_18_4_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_21_0_span4_vert_12
T_21_1_lc_trk_g0_4
T_21_1_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_18_4_lc_trk_g3_0
T_18_4_wire_logic_cluster/lc_7/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_18_4_lc_trk_g3_0
T_18_4_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_4_lc_trk_g3_0
T_17_4_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_18_3_lc_trk_g1_5
T_18_3_input_2_4
T_18_3_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_4_lc_trk_g3_0
T_17_4_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_21_0_span4_vert_12
T_20_1_lc_trk_g2_4
T_20_1_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_21_0_span4_vert_12
T_20_1_lc_trk_g2_4
T_20_1_wire_logic_cluster/lc_7/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_19_2_lc_trk_g3_1
T_19_2_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_19_2_lc_trk_g3_1
T_19_2_wire_logic_cluster/lc_2/in_0

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_4_lc_trk_g3_0
T_17_4_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_19_1_lc_trk_g3_5
T_19_1_input_2_0
T_19_1_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_18_1_lc_trk_g0_5
T_18_1_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_17_2_lc_trk_g1_1
T_17_2_wire_logic_cluster/lc_3/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_18_1_lc_trk_g0_5
T_18_1_input_2_5
T_18_1_wire_logic_cluster/lc_5/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_16_7_sp4_h_l_5
T_15_3_sp4_v_t_47
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_0/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_17_2_lc_trk_g1_1
T_17_2_wire_logic_cluster/lc_7/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_18_2_sp4_h_l_1
T_17_2_lc_trk_g1_1
T_17_2_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_18_1_lc_trk_g0_5
T_18_1_wire_logic_cluster/lc_0/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_16_3_sp4_h_l_5
T_16_3_lc_trk_g0_0
T_16_3_input_2_6
T_16_3_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_18_1_lc_trk_g0_5
T_18_1_input_2_7
T_18_1_wire_logic_cluster/lc_7/in_2

T_24_7_wire_logic_cluster/lc_2/out
T_24_7_sp4_h_l_9
T_20_7_sp4_h_l_5
T_19_3_sp4_v_t_40
T_19_0_span4_vert_29
T_16_3_sp4_h_l_5
T_16_3_lc_trk_g0_0
T_16_3_wire_logic_cluster/lc_3/in_1

T_24_7_wire_logic_cluster/lc_2/out
T_25_6_sp4_v_t_37
T_22_6_sp4_h_l_0
T_18_6_sp4_h_l_3
T_17_2_sp4_v_t_45
T_17_0_span4_vert_17
T_17_1_lc_trk_g0_1
T_17_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n12_adj_3060
T_9_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_39
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n12_adj_3079
T_7_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n12_adj_3086
T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_20_8_lc_trk_g2_6
T_20_8_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_7
T_21_8_sp4_v_t_36
T_21_9_lc_trk_g3_4
T_21_9_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_11_sp4_h_l_9
T_25_11_sp4_h_l_5
T_24_11_lc_trk_g0_5
T_24_11_input_2_1
T_24_11_wire_logic_cluster/lc_1/in_2

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_11_sp4_h_l_9
T_25_11_sp4_h_l_5
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_11_sp4_h_l_9
T_25_11_sp4_h_l_5
T_27_11_lc_trk_g2_0
T_27_11_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_11_sp4_h_l_9
T_25_11_sp4_h_l_5
T_27_11_lc_trk_g2_0
T_27_11_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_11_sp4_h_l_9
T_25_11_sp4_h_l_5
T_27_11_lc_trk_g2_0
T_27_11_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_7_sp4_v_t_38
T_21_7_sp4_h_l_3
T_24_3_sp4_v_t_44
T_23_6_lc_trk_g3_4
T_23_6_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_3
T_25_8_sp4_v_t_38
T_26_8_sp4_h_l_8
T_26_8_lc_trk_g1_5
T_26_8_input_2_6
T_26_8_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n12_adj_3087
T_24_7_wire_logic_cluster/lc_0/out
T_23_8_lc_trk_g0_0
T_23_8_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_0/out
T_23_8_lc_trk_g0_0
T_23_8_wire_logic_cluster/lc_7/in_1

T_24_7_wire_logic_cluster/lc_0/out
T_23_8_lc_trk_g0_0
T_23_8_wire_logic_cluster/lc_3/in_1

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_28_7_lc_trk_g1_0
T_28_7_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_8_lc_trk_g2_7
T_20_8_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_8_lc_trk_g2_7
T_20_8_wire_logic_cluster/lc_5/in_0

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_9_lc_trk_g3_4
T_20_9_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_9_sp4_v_t_43
T_17_9_sp4_h_l_6
T_18_9_lc_trk_g2_6
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

T_24_7_wire_logic_cluster/lc_0/out
T_21_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_9_sp4_v_t_43
T_17_9_sp4_h_l_6
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n12_adj_3152
T_23_1_wire_logic_cluster/lc_3/out
T_23_1_lc_trk_g1_3
T_23_1_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n12_adj_3227
T_26_9_wire_logic_cluster/lc_2/out
T_26_10_lc_trk_g0_2
T_26_10_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n12_adj_3230
T_24_8_wire_logic_cluster/lc_2/out
T_24_0_span12_vert_19
T_13_10_sp12_h_l_0
T_21_10_lc_trk_g1_3
T_21_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n12_adj_3236_cascade_
T_27_10_wire_logic_cluster/lc_0/ltout
T_27_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n12_adj_3260_cascade_
T_23_5_wire_logic_cluster/lc_2/ltout
T_23_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n12_adj_3272
T_23_4_wire_logic_cluster/lc_7/out
T_24_4_lc_trk_g1_7
T_24_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n12_adj_3274
T_24_7_wire_logic_cluster/lc_3/out
T_24_6_lc_trk_g1_3
T_24_6_wire_logic_cluster/lc_4/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_6_lc_trk_g1_3
T_24_6_wire_logic_cluster/lc_6/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_5_lc_trk_g3_2
T_24_5_input_2_1
T_24_5_wire_logic_cluster/lc_1/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_5_lc_trk_g3_2
T_24_5_wire_logic_cluster/lc_4/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_23_6_lc_trk_g2_3
T_23_6_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_lc_trk_g0_2
T_21_6_wire_logic_cluster/lc_4/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_lc_trk_g0_2
T_21_6_input_2_0
T_21_6_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_lc_trk_g0_2
T_21_6_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_23_4_lc_trk_g3_1
T_23_4_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_19_7_lc_trk_g0_3
T_19_7_input_2_1
T_19_7_wire_logic_cluster/lc_1/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_23_0_span4_vert_31
T_23_3_lc_trk_g0_7
T_23_3_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_23_0_span4_vert_31
T_23_3_lc_trk_g0_7
T_23_3_wire_logic_cluster/lc_0/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_20_6_lc_trk_g1_2
T_20_6_wire_logic_cluster/lc_5/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_5_lc_trk_g1_7
T_21_5_input_2_4
T_21_5_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_20_6_lc_trk_g1_2
T_20_6_wire_logic_cluster/lc_0/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_5_lc_trk_g1_7
T_21_5_wire_logic_cluster/lc_6/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_sp4_v_t_39
T_20_8_lc_trk_g0_2
T_20_8_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_24_1_lc_trk_g3_1
T_24_1_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_16_7_sp4_h_l_11
T_18_7_lc_trk_g2_6
T_18_7_input_2_0
T_18_7_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_24_1_lc_trk_g3_1
T_24_1_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_18_6_sp4_h_l_10
T_19_6_lc_trk_g2_2
T_19_6_wire_logic_cluster/lc_4/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_26_3_lc_trk_g2_1
T_26_3_wire_logic_cluster/lc_3/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_4_lc_trk_g2_2
T_21_4_input_2_2
T_21_4_wire_logic_cluster/lc_2/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_4_lc_trk_g2_2
T_21_4_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_sp4_v_t_39
T_20_9_lc_trk_g2_7
T_20_9_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_20_4_lc_trk_g0_2
T_20_4_input_2_6
T_20_4_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_23_1_lc_trk_g2_1
T_23_1_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_3_lc_trk_g3_7
T_21_3_input_2_6
T_21_3_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_3_lc_trk_g3_7
T_21_3_wire_logic_cluster/lc_5/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_20_4_lc_trk_g0_2
T_20_4_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_23_1_lc_trk_g2_1
T_23_1_wire_logic_cluster/lc_5/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_20_4_lc_trk_g1_2
T_20_4_wire_logic_cluster/lc_7/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_19_7_sp4_v_t_46
T_19_9_lc_trk_g3_3
T_19_9_input_2_4
T_19_9_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_7_sp4_h_l_10
T_27_7_sp4_v_t_38
T_27_11_sp4_v_t_38
T_26_12_lc_trk_g2_6
T_26_12_wire_logic_cluster/lc_1/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_23_1_lc_trk_g2_1
T_23_1_wire_logic_cluster/lc_2/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_24_0_span12_vert_18
T_24_0_span4_vert_33
T_23_1_lc_trk_g2_1
T_23_1_input_2_7
T_23_1_wire_logic_cluster/lc_7/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_19_3_sp4_v_t_46
T_19_4_lc_trk_g2_6
T_19_4_input_2_0
T_19_4_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_2_lc_trk_g1_5
T_21_2_input_2_4
T_21_2_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_0
T_20_3_lc_trk_g1_5
T_20_3_wire_logic_cluster/lc_7/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_19_7_sp4_v_t_46
T_18_9_lc_trk_g0_0
T_18_9_input_2_6
T_18_9_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_2_lc_trk_g1_5
T_21_2_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_2_lc_trk_g1_5
T_21_2_input_2_2
T_21_2_wire_logic_cluster/lc_2/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_0
T_20_3_lc_trk_g1_5
T_20_3_input_2_0
T_20_3_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_20_7_sp4_h_l_11
T_19_3_sp4_v_t_46
T_19_4_lc_trk_g2_6
T_19_4_input_2_4
T_19_4_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_1_lc_trk_g0_0
T_21_1_wire_logic_cluster/lc_3/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_1_lc_trk_g0_0
T_21_1_input_2_0
T_21_1_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_1_lc_trk_g0_0
T_21_1_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_1_lc_trk_g0_0
T_21_1_input_2_6
T_21_1_wire_logic_cluster/lc_6/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_19_3_lc_trk_g1_4
T_19_3_wire_logic_cluster/lc_4/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_21_1_lc_trk_g0_0
T_21_1_wire_logic_cluster/lc_2/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_20_1_lc_trk_g3_0
T_20_1_input_2_5
T_20_1_wire_logic_cluster/lc_5/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_21_0_span4_vert_16
T_20_1_lc_trk_g3_0
T_20_1_wire_logic_cluster/lc_6/in_3

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_18_6_sp4_h_l_10
T_14_6_sp4_h_l_1
T_17_2_sp4_v_t_42
T_17_4_lc_trk_g2_7
T_17_4_wire_logic_cluster/lc_5/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_16_3_sp4_h_l_0
T_18_3_lc_trk_g2_5
T_18_3_input_2_5
T_18_3_wire_logic_cluster/lc_5/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_18_2_sp4_h_l_2
T_19_2_lc_trk_g3_2
T_19_2_wire_logic_cluster/lc_1/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_2_sp4_v_t_39
T_18_2_sp4_h_l_2
T_19_2_lc_trk_g3_2
T_19_2_wire_logic_cluster/lc_6/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_21_6_sp4_v_t_39
T_21_10_sp4_v_t_40
T_20_14_lc_trk_g1_5
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_16_3_sp4_h_l_0
T_19_0_span4_vert_24
T_19_1_lc_trk_g2_0
T_19_1_input_2_4
T_19_1_wire_logic_cluster/lc_4/in_2

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_16_3_sp4_h_l_0
T_19_0_span4_vert_24
T_19_1_lc_trk_g2_0
T_19_1_wire_logic_cluster/lc_5/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_16_3_sp4_h_l_0
T_19_0_span4_vert_24
T_19_1_lc_trk_g2_0
T_19_1_wire_logic_cluster/lc_2/in_0

T_24_7_wire_logic_cluster/lc_3/out
T_24_7_sp4_h_l_11
T_23_3_sp4_v_t_41
T_24_3_sp4_h_l_4
T_20_3_sp4_h_l_4
T_16_3_sp4_h_l_0
T_19_0_span4_vert_24
T_19_1_lc_trk_g2_0
T_19_1_wire_logic_cluster/lc_1/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_18_6_sp4_h_l_10
T_14_6_sp4_h_l_1
T_17_2_sp4_v_t_42
T_14_2_sp4_h_l_1
T_16_2_lc_trk_g3_4
T_16_2_wire_logic_cluster/lc_2/in_1

T_24_7_wire_logic_cluster/lc_3/out
T_25_6_sp4_v_t_39
T_22_6_sp4_h_l_2
T_18_6_sp4_h_l_10
T_14_6_sp4_h_l_1
T_17_2_sp4_v_t_42
T_17_0_span4_vert_23
T_17_1_lc_trk_g0_7
T_17_1_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n12_adj_3274_cascade_
T_24_7_wire_logic_cluster/lc_3/ltout
T_24_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n12_adj_3276
T_28_4_wire_logic_cluster/lc_4/out
T_27_5_lc_trk_g1_4
T_27_5_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n12_adj_3305
T_20_3_wire_logic_cluster/lc_4/out
T_21_3_lc_trk_g1_4
T_21_3_input_2_7
T_21_3_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n12_adj_3324
T_21_7_wire_logic_cluster/lc_6/out
T_21_6_sp4_v_t_44
T_20_10_lc_trk_g2_1
T_20_10_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n13_adj_3321
T_23_8_wire_logic_cluster/lc_0/out
T_22_8_sp4_h_l_8
T_21_8_lc_trk_g1_0
T_21_8_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n13_adj_3327
T_24_9_wire_logic_cluster/lc_6/out
T_22_9_sp4_h_l_9
T_21_9_sp4_v_t_44
T_20_10_lc_trk_g3_4
T_20_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n13_adj_3347
T_16_3_wire_logic_cluster/lc_5/out
T_16_3_lc_trk_g1_5
T_16_3_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n13_adj_3348
T_16_3_wire_logic_cluster/lc_7/out
T_16_3_lc_trk_g2_7
T_16_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n14
T_14_2_wire_logic_cluster/lc_2/out
T_15_1_sp4_v_t_37
T_14_4_lc_trk_g2_5
T_14_4_input_2_3
T_14_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n14_adj_3055
T_9_12_wire_logic_cluster/lc_7/out
T_10_9_sp4_v_t_39
T_10_13_sp4_v_t_39
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n14_adj_3082
T_24_15_wire_logic_cluster/lc_5/out
T_24_16_lc_trk_g1_5
T_24_16_input_2_2
T_24_16_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n14_adj_3101
T_10_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n14_adj_3110
T_26_20_wire_logic_cluster/lc_0/out
T_26_19_lc_trk_g1_0
T_26_19_wire_logic_cluster/lc_1/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_27_20_lc_trk_g0_0
T_27_20_wire_logic_cluster/lc_3/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_24_20_lc_trk_g1_0
T_24_20_wire_logic_cluster/lc_2/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_27_16_sp4_v_t_36
T_26_18_lc_trk_g0_1
T_26_18_wire_logic_cluster/lc_5/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_lc_trk_g0_0
T_26_22_wire_logic_cluster/lc_7/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_lc_trk_g0_0
T_26_22_wire_logic_cluster/lc_0/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_27_16_sp4_v_t_36
T_27_19_lc_trk_g1_4
T_27_19_wire_logic_cluster/lc_2/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_26_25_lc_trk_g0_6
T_26_25_wire_logic_cluster/lc_6/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_26_25_lc_trk_g0_6
T_26_25_wire_logic_cluster/lc_3/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_5/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_6/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_3/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_5/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_6/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_1/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_7/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_22_22_sp4_v_t_46
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_0/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_28_20_sp4_v_t_36
T_28_24_sp4_v_t_36
T_28_27_lc_trk_g0_4
T_28_27_wire_logic_cluster/lc_1/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_6/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_13_20_sp4_h_l_10
T_12_20_sp4_v_t_41
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_1/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_13_20_sp4_h_l_10
T_12_20_sp4_v_t_41
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_3/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_13_20_sp4_h_l_10
T_12_20_sp4_v_t_41
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_7/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_2
T_13_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_3/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_19_22_sp4_h_l_5
T_15_22_sp4_h_l_5
T_11_22_sp4_h_l_8
T_10_22_sp4_v_t_45
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_4/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_19_22_sp4_h_l_5
T_15_22_sp4_h_l_5
T_11_22_sp4_h_l_8
T_10_22_sp4_v_t_45
T_9_26_lc_trk_g2_0
T_9_26_wire_logic_cluster/lc_1/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_46
T_23_22_sp4_h_l_5
T_19_22_sp4_h_l_5
T_15_22_sp4_h_l_5
T_11_22_sp4_h_l_8
T_10_22_sp4_v_t_45
T_9_26_lc_trk_g2_0
T_9_26_input_2_2
T_9_26_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n14_adj_3110_cascade_
T_26_20_wire_logic_cluster/lc_0/ltout
T_26_20_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n14_adj_3118
T_23_7_wire_logic_cluster/lc_4/out
T_16_7_sp12_h_l_0
T_20_7_lc_trk_g1_3
T_20_7_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n14_adj_3123
T_20_6_wire_logic_cluster/lc_4/out
T_20_6_lc_trk_g3_4
T_20_6_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n14_adj_3251_cascade_
T_24_8_wire_logic_cluster/lc_4/ltout
T_24_8_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n14_adj_3270
T_23_3_wire_logic_cluster/lc_4/out
T_23_4_lc_trk_g1_4
T_23_4_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n14_adj_3279_cascade_
T_24_5_wire_logic_cluster/lc_2/ltout
T_24_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n14_adj_3306
T_26_4_wire_logic_cluster/lc_7/out
T_26_5_lc_trk_g1_7
T_26_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n14_adj_3318
T_23_7_wire_logic_cluster/lc_3/out
T_23_4_sp4_v_t_46
T_23_8_sp4_v_t_39
T_23_9_lc_trk_g2_7
T_23_9_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n14_adj_3320
T_21_9_wire_logic_cluster/lc_4/out
T_21_8_lc_trk_g1_4
T_21_8_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n14_adj_3326
T_20_8_wire_logic_cluster/lc_0/out
T_20_4_sp12_v_t_23
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n14_adj_3334
T_14_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n14_adj_3345
T_16_4_wire_logic_cluster/lc_5/out
T_16_3_lc_trk_g0_5
T_16_3_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n14_adj_3346_cascade_
T_16_3_wire_logic_cluster/lc_1/ltout
T_16_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n14_adj_3361
T_23_14_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g2_1
T_24_15_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n15
T_16_6_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g0_6
T_15_7_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_6/out
T_17_3_sp4_v_t_37
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_6/out
T_17_3_sp4_v_t_37
T_18_3_sp4_h_l_0
T_21_3_sp4_v_t_40
T_20_4_lc_trk_g3_0
T_20_4_input_2_3
T_20_4_wire_logic_cluster/lc_3/in_2

T_16_6_wire_logic_cluster/lc_6/out
T_17_3_sp4_v_t_37
T_18_3_sp4_h_l_0
T_21_3_sp4_v_t_40
T_18_3_sp4_h_l_5
T_19_3_lc_trk_g2_5
T_19_3_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n15403
T_14_9_wire_logic_cluster/lc_7/out
T_13_9_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n15407_cascade_
T_13_12_wire_logic_cluster/lc_6/ltout
T_13_12_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n15414
T_16_9_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_2/in_1

T_16_9_wire_logic_cluster/lc_6/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_0
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_0
T_13_10_sp4_v_t_43
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_14_15_lc_trk_g0_4
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_16_9_wire_logic_cluster/lc_6/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_0
T_13_10_sp4_v_t_43
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n15424
T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n1559
T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_27_17_lc_trk_g0_2
T_27_17_input_2_2
T_27_17_wire_logic_cluster/lc_2/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_19_lc_trk_g1_1
T_24_19_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_2/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_47
T_24_20_lc_trk_g3_7
T_24_20_wire_logic_cluster/lc_7/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_6/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_20_lc_trk_g2_7
T_23_20_input_2_3
T_23_20_wire_logic_cluster/lc_3/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_5/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_19_sp4_v_t_36
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_47
T_26_14_lc_trk_g1_7
T_26_14_input_2_4
T_26_14_wire_logic_cluster/lc_4/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_28_11_sp4_v_t_44
T_28_14_lc_trk_g0_4
T_28_14_wire_logic_cluster/lc_1/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_23_17_lc_trk_g1_2
T_23_17_input_2_1
T_23_17_wire_logic_cluster/lc_1/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_2/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_5/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_7/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_7/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_19_sp4_v_t_36
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_47
T_23_15_sp4_h_l_3
T_24_15_lc_trk_g2_3
T_24_15_wire_logic_cluster/lc_0/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_16_lc_trk_g2_0
T_22_16_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_22_lc_trk_g0_0
T_22_22_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_39
T_23_23_lc_trk_g1_2
T_23_23_wire_logic_cluster/lc_3/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_40
T_24_14_lc_trk_g1_0
T_24_14_input_2_7
T_24_14_wire_logic_cluster/lc_7/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_19_sp4_v_t_36
T_22_23_lc_trk_g1_1
T_22_23_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_5/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_4/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_3/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_24_lc_trk_g2_0
T_22_24_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_19_15_sp4_h_l_10
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_4/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_19_15_sp4_h_l_10
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_2/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_40
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_6/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_23_13_lc_trk_g1_2
T_23_13_input_2_3
T_23_13_wire_logic_cluster/lc_3/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_23_13_lc_trk_g1_2
T_23_13_wire_logic_cluster/lc_6/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_40
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_4/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_25_lc_trk_g3_5
T_22_25_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_40
T_23_12_lc_trk_g3_0
T_23_12_wire_logic_cluster/lc_1/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_47
T_24_23_sp4_v_t_47
T_23_26_lc_trk_g3_7
T_23_26_input_2_2
T_23_26_wire_logic_cluster/lc_2/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_26_lc_trk_g0_0
T_22_26_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_47
T_26_7_sp4_v_t_36
T_26_8_lc_trk_g3_4
T_26_8_input_2_7
T_26_8_wire_logic_cluster/lc_7/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_47
T_24_23_sp4_v_t_47
T_23_27_lc_trk_g2_2
T_23_27_wire_logic_cluster/lc_3/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_47
T_24_23_sp4_v_t_47
T_23_27_lc_trk_g2_2
T_23_27_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_22_11_lc_trk_g2_0
T_22_11_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_lc_trk_g1_5
T_22_27_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_36
T_20_11_sp4_v_t_44
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_3/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_47
T_26_7_sp4_v_t_36
T_27_7_sp4_h_l_1
T_28_7_lc_trk_g3_1
T_28_7_wire_logic_cluster/lc_3/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_40
T_22_28_lc_trk_g2_0
T_22_28_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_10_lc_trk_g0_0
T_22_10_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_47
T_24_23_sp4_v_t_47
T_24_27_sp4_v_t_47
T_23_29_lc_trk_g2_2
T_23_29_wire_logic_cluster/lc_3/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_40
T_22_29_lc_trk_g3_5
T_22_29_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_36
T_22_7_sp4_v_t_44
T_22_9_lc_trk_g3_1
T_22_9_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_40
T_22_30_lc_trk_g0_0
T_22_30_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_8_lc_trk_g2_0
T_22_8_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_36
T_21_29_lc_trk_g1_1
T_21_29_input_2_0
T_21_29_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_36
T_22_7_sp4_v_t_44
T_21_9_lc_trk_g0_2
T_21_9_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_36
T_22_31_lc_trk_g1_1
T_22_31_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_36
T_22_7_sp4_v_t_44
T_23_7_sp4_h_l_2
T_22_7_lc_trk_g0_2
T_22_7_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_3/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_19_sp4_v_t_40
T_22_23_sp4_v_t_40
T_22_27_sp4_v_t_40
T_22_31_sp4_v_t_36
T_22_32_lc_trk_g2_4
T_22_32_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_36
T_22_6_lc_trk_g0_4
T_22_6_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_19_9_lc_trk_g2_0
T_19_9_wire_logic_cluster/lc_5/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_20_3_sp4_v_t_45
T_20_7_sp4_v_t_41
T_20_8_lc_trk_g2_1
T_20_8_input_2_3
T_20_8_wire_logic_cluster/lc_3/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_36
T_22_5_lc_trk_g3_1
T_22_5_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_19_8_lc_trk_g3_5
T_19_8_wire_logic_cluster/lc_1/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_45
T_21_6_lc_trk_g3_5
T_21_6_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_45
T_21_6_lc_trk_g3_5
T_21_6_wire_logic_cluster/lc_3/in_3

T_27_19_wire_logic_cluster/lc_4/out
T_28_15_sp4_v_t_44
T_25_19_sp4_h_l_9
T_24_15_sp4_v_t_39
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_20_3_sp4_v_t_45
T_20_7_sp4_v_t_41
T_20_3_sp4_v_t_42
T_20_7_lc_trk_g1_7
T_20_7_input_2_2
T_20_7_wire_logic_cluster/lc_2/in_2

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_45
T_22_4_lc_trk_g3_5
T_22_4_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_36
T_22_0_span4_vert_33
T_22_3_lc_trk_g1_1
T_22_3_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_36
T_22_0_span4_vert_33
T_22_2_lc_trk_g0_4
T_22_2_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_4/out
T_20_19_sp12_h_l_0
T_23_19_sp4_h_l_5
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_40
T_22_7_sp4_v_t_40
T_22_3_sp4_v_t_36
T_22_0_span4_vert_33
T_22_1_lc_trk_g2_1
T_22_1_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n15749
T_24_18_wire_logic_cluster/lc_0/out
T_25_18_sp4_h_l_0
T_26_18_lc_trk_g3_0
T_26_18_wire_logic_cluster/lc_0/in_3

T_24_18_wire_logic_cluster/lc_0/out
T_25_18_sp4_h_l_0
T_26_18_lc_trk_g2_0
T_26_18_input_2_6
T_26_18_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n15842
T_23_18_wire_logic_cluster/lc_2/out
T_24_18_sp4_h_l_4
T_26_18_lc_trk_g2_1
T_26_18_wire_logic_cluster/lc_3/in_0

T_23_18_wire_logic_cluster/lc_2/out
T_24_18_sp4_h_l_4
T_26_18_lc_trk_g2_1
T_26_18_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n15885
T_23_22_wire_logic_cluster/lc_1/out
T_23_19_sp12_v_t_22
T_23_25_lc_trk_g2_5
T_23_25_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_23_11_sp12_v_t_22
T_24_23_sp12_h_l_1
T_26_23_lc_trk_g0_6
T_26_23_wire_logic_cluster/lc_7/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_23_11_sp12_v_t_22
T_24_23_sp12_h_l_1
T_28_23_sp4_h_l_4
T_27_19_sp4_v_t_44
T_26_21_lc_trk_g2_1
T_26_21_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_24_25_lc_trk_g3_1
T_24_25_input_2_0
T_24_25_wire_logic_cluster/lc_0/in_2

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_21_23_sp4_h_l_9
T_20_19_sp4_v_t_44
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_21_23_sp4_h_l_9
T_20_19_sp4_v_t_44
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_23_11_sp12_v_t_22
T_24_23_sp12_h_l_1
T_28_23_sp4_h_l_4
T_27_19_sp4_v_t_44
T_26_20_lc_trk_g3_4
T_26_20_wire_logic_cluster/lc_6/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_23_11_sp12_v_t_22
T_24_23_sp12_h_l_1
T_28_23_sp4_h_l_4
T_27_19_sp4_v_t_44
T_27_21_lc_trk_g3_1
T_27_21_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_19_22_sp4_h_l_0
T_22_22_sp4_v_t_37
T_21_25_lc_trk_g2_5
T_21_25_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_25_19_sp4_h_l_6
T_26_19_lc_trk_g3_6
T_26_19_wire_logic_cluster/lc_2/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_5/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_21_23_sp4_h_l_9
T_20_19_sp4_v_t_44
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_25_19_sp4_h_l_6
T_28_15_sp4_v_t_37
T_27_18_lc_trk_g2_5
T_27_18_wire_logic_cluster/lc_5/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_25_19_sp4_h_l_6
T_28_15_sp4_v_t_37
T_28_19_sp4_v_t_38
T_28_23_sp4_v_t_43
T_28_25_lc_trk_g3_6
T_28_25_input_2_3
T_28_25_wire_logic_cluster/lc_3/in_2

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_25_19_sp4_h_l_6
T_28_15_sp4_v_t_37
T_28_19_sp4_v_t_38
T_29_19_sp4_h_l_3
T_28_19_lc_trk_g0_3
T_28_19_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_25_19_sp4_h_l_6
T_28_15_sp4_v_t_37
T_28_18_lc_trk_g0_5
T_28_18_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_15_sp4_v_t_43
T_19_16_lc_trk_g3_3
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_lc_trk_g0_2
T_11_22_input_2_0
T_11_22_wire_logic_cluster/lc_0/in_2

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_21_23_sp4_h_l_9
T_17_23_sp4_h_l_5
T_13_23_sp4_h_l_5
T_12_23_lc_trk_g0_5
T_12_23_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_sp4_h_l_4
T_10_18_sp4_v_t_44
T_10_20_lc_trk_g3_1
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_sp4_h_l_4
T_10_18_sp4_v_t_44
T_11_18_sp4_h_l_2
T_14_14_sp4_v_t_39
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_sp4_h_l_4
T_10_22_sp4_v_t_41
T_10_26_lc_trk_g1_4
T_10_26_wire_logic_cluster/lc_2/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_sp4_h_l_4
T_10_22_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_wire_logic_cluster/lc_0/in_3

T_23_22_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_43
T_24_23_sp4_v_t_44
T_21_23_sp4_h_l_9
T_17_23_sp4_h_l_5
T_13_23_sp4_h_l_5
T_9_23_sp4_h_l_5
T_8_19_sp4_v_t_47
T_7_20_lc_trk_g3_7
T_7_20_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_19_22_sp12_h_l_1
T_7_22_sp12_h_l_1
T_11_22_sp4_h_l_4
T_10_18_sp4_v_t_44
T_11_18_sp4_h_l_2
T_14_14_sp4_v_t_39
T_11_14_sp4_h_l_2
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n15885_cascade_
T_23_22_wire_logic_cluster/lc_1/ltout
T_23_22_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n15_adj_3047
T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_14_4_lc_trk_g1_7
T_14_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n15_adj_3117
T_23_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g1_0
T_24_16_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n15_adj_3126_cascade_
T_20_6_wire_logic_cluster/lc_2/ltout
T_20_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n15_adj_3280
T_23_5_wire_logic_cluster/lc_5/out
T_24_5_lc_trk_g1_5
T_24_5_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n15_adj_3288
T_23_15_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g1_2
T_23_16_input_2_1
T_23_16_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n15_adj_3290
T_19_1_wire_logic_cluster/lc_3/out
T_20_0_span4_vert_7
T_20_0_span4_horz_r_1
T_24_0_span4_vert_31
T_24_3_lc_trk_g0_7
T_24_3_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n15_adj_3307
T_21_7_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g2_1
T_20_7_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n16
T_10_9_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g1_3
T_10_10_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n161
T_19_9_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g0_7
T_19_10_input_2_3
T_19_10_wire_logic_cluster/lc_3/in_2

T_19_9_wire_logic_cluster/lc_7/out
T_19_4_sp12_v_t_22
T_20_4_sp12_h_l_1
T_20_4_sp4_h_l_0
T_23_0_span4_vert_37
T_22_1_lc_trk_g2_5
T_22_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n16320
T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_17_9_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_21_9_sp4_v_t_38
T_20_11_lc_trk_g1_3
T_20_11_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_6
T_16_13_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_6
T_13_13_sp4_v_t_43
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_15_15_sp4_h_l_11
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_8
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_8
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_6
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g2_3
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n16761_cascade_
T_9_11_wire_logic_cluster/lc_5/ltout
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n16799
T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g0_2
T_11_5_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_12
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_12
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_2/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_1_sp4_v_t_41
T_10_3_lc_trk_g0_4
T_10_3_input_2_6
T_10_3_wire_logic_cluster/lc_6/in_2

T_11_5_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_36
T_12_4_sp4_h_l_1
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_1_sp4_v_t_41
T_10_2_lc_trk_g3_1
T_10_2_wire_logic_cluster/lc_1/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_1_sp4_v_t_41
T_12_1_sp4_h_l_4
T_14_1_lc_trk_g2_1
T_14_1_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n16799_cascade_
T_11_5_wire_logic_cluster/lc_2/ltout
T_11_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n16829
T_11_5_wire_logic_cluster/lc_1/out
T_12_1_sp4_v_t_38
T_11_2_lc_trk_g2_6
T_11_2_input_2_0
T_11_2_wire_logic_cluster/lc_0/in_2

T_11_5_wire_logic_cluster/lc_1/out
T_11_0_span12_vert_10
T_11_1_lc_trk_g2_2
T_11_1_input_2_4
T_11_1_wire_logic_cluster/lc_4/in_2

T_11_5_wire_logic_cluster/lc_1/out
T_11_0_span12_vert_10
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_1/out
T_11_0_span12_vert_10
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n16832
T_13_3_wire_logic_cluster/lc_0/out
T_14_0_span4_vert_41
T_14_1_lc_trk_g3_1
T_14_1_wire_logic_cluster/lc_0/in_0

T_13_3_wire_logic_cluster/lc_0/out
T_13_3_sp4_h_l_5
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_3/in_1

T_13_3_wire_logic_cluster/lc_0/out
T_13_3_sp4_h_l_5
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_1_lc_trk_g0_7
T_11_1_wire_logic_cluster/lc_6/in_3

T_13_3_wire_logic_cluster/lc_0/out
T_14_0_span4_vert_41
T_11_4_sp4_h_l_9
T_10_0_span4_vert_39
T_10_2_lc_trk_g3_2
T_10_2_input_2_7
T_10_2_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n16_adj_3119
T_24_17_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g3_6
T_23_16_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n16_adj_3221_cascade_
T_28_10_wire_logic_cluster/lc_3/ltout
T_28_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n16_adj_3231
T_21_10_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g0_0
T_21_10_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n16_adj_3240_cascade_
T_23_1_wire_logic_cluster/lc_0/ltout
T_23_1_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n16_adj_3245_cascade_
T_27_7_wire_logic_cluster/lc_3/ltout
T_27_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n16_adj_3289
T_24_3_wire_logic_cluster/lc_2/out
T_24_3_lc_trk_g3_2
T_24_3_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n16_adj_3291
T_23_16_wire_logic_cluster/lc_2/out
T_23_13_sp4_v_t_44
T_23_15_lc_trk_g3_1
T_23_15_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n16_adj_3316
T_26_8_wire_logic_cluster/lc_2/out
T_26_8_sp4_h_l_9
T_22_8_sp4_h_l_0
T_21_8_lc_trk_g0_0
T_21_8_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n16_adj_3352
T_17_7_wire_logic_cluster/lc_5/out
T_16_7_sp4_h_l_2
T_15_7_lc_trk_g1_2
T_15_7_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n17
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n17109
T_21_6_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_36
T_22_5_sp4_h_l_6
T_23_5_lc_trk_g2_6
T_23_5_wire_logic_cluster/lc_5/in_1

T_21_6_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_36
T_22_5_sp4_h_l_6
T_24_5_lc_trk_g2_3
T_24_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n17164
T_28_5_wire_logic_cluster/lc_7/out
T_28_0_span12_vert_22
T_28_9_lc_trk_g3_6
T_28_9_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n17203
T_28_9_wire_logic_cluster/lc_1/out
T_28_10_lc_trk_g0_1
T_28_10_wire_logic_cluster/lc_2/in_1

T_28_9_wire_logic_cluster/lc_1/out
T_27_9_sp4_h_l_10
T_26_9_lc_trk_g1_2
T_26_9_wire_logic_cluster/lc_6/in_1

T_28_9_wire_logic_cluster/lc_1/out
T_27_9_sp4_h_l_10
T_26_9_lc_trk_g1_2
T_26_9_wire_logic_cluster/lc_4/in_3

T_28_9_wire_logic_cluster/lc_1/out
T_27_9_sp4_h_l_10
T_26_9_lc_trk_g1_2
T_26_9_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n17_adj_3122
T_23_17_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g1_3
T_23_16_input_2_6
T_23_16_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n17_adj_3223
T_26_10_wire_logic_cluster/lc_2/out
T_27_10_sp4_h_l_4
T_23_10_sp4_h_l_7
T_23_10_lc_trk_g1_2
T_23_10_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n17_adj_3246
T_29_6_wire_logic_cluster/lc_4/out
T_30_6_sp12_h_l_0
T_29_6_sp4_h_l_1
T_28_6_sp4_v_t_36
T_27_7_lc_trk_g2_4
T_27_7_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n17_adj_3264
T_28_6_wire_logic_cluster/lc_2/out
T_28_0_span12_vert_15
T_28_4_lc_trk_g3_0
T_28_4_input_2_1
T_28_4_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n17_adj_3294_cascade_
T_23_15_wire_logic_cluster/lc_4/ltout
T_23_15_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n17_adj_3317_cascade_
T_21_8_wire_logic_cluster/lc_4/ltout
T_21_8_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n17_adj_3328_cascade_
T_20_10_wire_logic_cluster/lc_2/ltout
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n17_adj_3363
T_21_17_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_42
T_22_16_sp4_h_l_0
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n18982
T_9_1_wire_logic_cluster/lc_7/out
T_10_0_span4_vert_47
T_10_4_sp4_v_t_43
T_10_7_lc_trk_g0_3
T_10_7_input_2_7
T_10_7_wire_logic_cluster/lc_7/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_12_1_sp4_v_t_45
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n18998
T_18_2_wire_logic_cluster/lc_7/out
T_19_3_lc_trk_g3_7
T_19_3_wire_logic_cluster/lc_6/in_0

T_18_2_wire_logic_cluster/lc_7/out
T_19_3_lc_trk_g3_7
T_19_3_wire_logic_cluster/lc_0/in_0

T_18_2_wire_logic_cluster/lc_7/out
T_19_3_lc_trk_g3_7
T_19_3_wire_logic_cluster/lc_5/in_1

T_18_2_wire_logic_cluster/lc_7/out
T_19_1_lc_trk_g3_7
T_19_1_wire_logic_cluster/lc_3/in_1

T_18_2_wire_logic_cluster/lc_7/out
T_18_2_sp4_h_l_3
T_21_2_sp4_v_t_38
T_20_3_lc_trk_g2_6
T_20_3_wire_logic_cluster/lc_2/in_0

T_18_2_wire_logic_cluster/lc_7/out
T_16_2_sp12_h_l_1
T_24_2_lc_trk_g1_2
T_24_2_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n18_adj_3095_cascade_
T_12_1_wire_logic_cluster/lc_0/ltout
T_12_1_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n18_adj_3111
T_13_2_wire_logic_cluster/lc_6/out
T_13_2_lc_trk_g3_6
T_13_2_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n18_adj_3150
T_27_9_wire_logic_cluster/lc_1/out
T_28_9_lc_trk_g0_1
T_28_9_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n18_adj_3222
T_28_10_wire_logic_cluster/lc_4/out
T_27_10_sp4_h_l_0
T_23_10_sp4_h_l_0
T_23_10_lc_trk_g1_5
T_23_10_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n18_adj_3229
T_24_16_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n18_adj_3351_cascade_
T_19_7_wire_logic_cluster/lc_5/ltout
T_19_7_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n18_adj_3362
T_24_16_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n18_cascade_
T_9_11_wire_logic_cluster/lc_6/ltout
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n19001
T_10_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_4
T_12_10_lc_trk_g2_4
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

T_10_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_4
T_10_10_sp4_v_t_47
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_1/in_3

T_10_10_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_20_sp12_h_l_0
T_22_20_sp12_v_t_23
T_22_24_sp4_v_t_41
T_21_25_lc_trk_g3_1
T_21_25_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n19033
T_11_5_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_43
T_8_3_sp4_h_l_0
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_7/out
T_0_5_span12_horz_1
T_12_0_span12_vert_9
T_12_1_lc_trk_g2_1
T_12_1_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_43
T_8_3_sp4_h_l_0
T_11_0_span4_vert_24
T_10_1_lc_trk_g1_0
T_10_1_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n19051
T_9_4_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_47
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_2/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_2/in_3

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_sp12_h_l_1
T_12_4_lc_trk_g0_1
T_12_4_input_2_1
T_12_4_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_10_2_lc_trk_g3_3
T_10_2_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_10_2_lc_trk_g3_3
T_10_2_input_2_0
T_10_2_wire_logic_cluster/lc_0/in_2

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_10_2_lc_trk_g3_3
T_10_2_wire_logic_cluster/lc_2/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_8_4_sp4_h_l_2
T_11_0_span4_vert_39
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_8_4_sp4_h_l_2
T_11_0_span4_vert_39
T_11_2_lc_trk_g2_2
T_11_2_wire_logic_cluster/lc_5/in_3

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_10_1_lc_trk_g3_6
T_10_1_wire_logic_cluster/lc_4/in_3

T_9_4_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_46
T_10_1_lc_trk_g3_6
T_10_1_wire_logic_cluster/lc_7/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_8_4_sp4_h_l_2
T_11_0_span4_vert_39
T_11_2_lc_trk_g2_2
T_11_2_wire_logic_cluster/lc_7/in_3

T_9_4_wire_logic_cluster/lc_5/out
T_8_4_sp4_h_l_2
T_11_0_span4_vert_39
T_11_1_lc_trk_g2_7
T_11_1_wire_logic_cluster/lc_2/in_3

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_sp12_h_l_1
T_15_4_sp4_h_l_6
T_14_0_span4_vert_46
T_13_2_lc_trk_g2_3
T_13_2_input_2_1
T_13_2_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_sp12_h_l_1
T_8_4_sp12_v_t_22
T_9_16_sp12_h_l_1
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n19096
T_28_7_wire_logic_cluster/lc_6/out
T_28_8_lc_trk_g1_6
T_28_8_wire_logic_cluster/lc_6/in_3

T_28_7_wire_logic_cluster/lc_6/out
T_29_6_sp4_v_t_45
T_28_9_lc_trk_g3_5
T_28_9_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n19096_cascade_
T_28_7_wire_logic_cluster/lc_6/ltout
T_28_7_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n19121
T_12_2_wire_logic_cluster/lc_7/out
T_13_1_lc_trk_g2_7
T_13_1_input_2_7
T_13_1_wire_logic_cluster/lc_7/in_2

T_12_2_wire_logic_cluster/lc_7/out
T_12_1_sp4_v_t_46
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_2/in_3

T_12_2_wire_logic_cluster/lc_7/out
T_12_1_sp4_v_t_46
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n19130
T_11_1_wire_logic_cluster/lc_5/out
T_10_1_lc_trk_g3_5
T_10_1_wire_logic_cluster/lc_5/in_3

T_11_1_wire_logic_cluster/lc_5/out
T_10_1_lc_trk_g3_5
T_10_1_wire_logic_cluster/lc_2/in_0

T_11_1_wire_logic_cluster/lc_5/out
T_11_1_sp12_h_l_1
T_14_1_lc_trk_g0_1
T_14_1_wire_logic_cluster/lc_4/in_1

T_11_1_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_27
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_2/in_0

T_11_1_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_27
T_9_3_sp4_h_l_3
T_10_3_lc_trk_g3_3
T_10_3_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n19130_cascade_
T_11_1_wire_logic_cluster/lc_5/ltout
T_11_1_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n19136
T_7_11_wire_logic_cluster/lc_3/out
T_7_2_sp12_v_t_22
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_2_sp12_v_t_22
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_2_sp12_v_t_22
T_7_5_lc_trk_g2_2
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n19138
T_7_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_5_6_sp12_h_l_1
T_10_6_lc_trk_g0_5
T_10_6_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_11_5_lc_trk_g3_7
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_11_5_lc_trk_g3_7
T_11_5_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_8_1_sp4_v_t_47
T_9_1_sp4_h_l_10
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_6/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_12_1_sp4_v_t_47
T_12_4_lc_trk_g1_7
T_12_4_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_12_1_sp4_v_t_47
T_11_2_lc_trk_g3_7
T_11_2_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n19140
T_10_5_wire_logic_cluster/lc_2/out
T_10_1_sp4_v_t_41
T_10_3_lc_trk_g2_4
T_10_3_wire_logic_cluster/lc_6/in_0

T_10_5_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g2_2
T_11_4_wire_logic_cluster/lc_5/in_1

T_10_5_wire_logic_cluster/lc_2/out
T_11_1_sp4_v_t_40
T_11_3_lc_trk_g2_5
T_11_3_wire_logic_cluster/lc_0/in_3

T_10_5_wire_logic_cluster/lc_2/out
T_11_1_sp4_v_t_40
T_11_3_lc_trk_g2_5
T_11_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n19205
T_24_5_wire_logic_cluster/lc_3/out
T_25_2_sp4_v_t_47
T_26_6_sp4_h_l_4
T_26_6_lc_trk_g0_1
T_26_6_wire_logic_cluster/lc_7/in_0

T_24_5_wire_logic_cluster/lc_3/out
T_25_2_sp4_v_t_47
T_26_6_sp4_h_l_4
T_27_6_lc_trk_g3_4
T_27_6_wire_logic_cluster/lc_6/in_3

T_24_5_wire_logic_cluster/lc_3/out
T_24_4_sp12_v_t_22
T_24_7_sp4_v_t_42
T_23_9_lc_trk_g0_7
T_23_9_wire_logic_cluster/lc_1/in_0

T_24_5_wire_logic_cluster/lc_3/out
T_24_4_sp12_v_t_22
T_24_7_sp4_v_t_42
T_25_7_sp4_h_l_0
T_27_7_lc_trk_g2_5
T_27_7_wire_logic_cluster/lc_1/in_0

T_24_5_wire_logic_cluster/lc_3/out
T_24_4_sp12_v_t_22
T_24_7_sp4_v_t_42
T_25_7_sp4_h_l_0
T_29_7_sp4_h_l_3
T_28_7_lc_trk_g1_3
T_28_7_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n19424
T_24_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g3_2
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n19424_cascade_
T_24_16_wire_logic_cluster/lc_2/ltout
T_24_16_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n19496
T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp12_v_t_22
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_5/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp12_v_t_22
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n19529
T_23_16_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g0_6
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n19529_cascade_
T_23_16_wire_logic_cluster/lc_6/ltout
T_23_16_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n19532
T_23_19_wire_logic_cluster/lc_4/out
T_23_11_sp12_v_t_23
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_24_15_sp4_v_t_44
T_24_11_sp4_v_t_44
T_24_14_lc_trk_g0_4
T_24_14_wire_logic_cluster/lc_5/in_1

T_23_19_wire_logic_cluster/lc_4/out
T_24_15_sp4_v_t_44
T_24_11_sp4_v_t_44
T_24_7_sp4_v_t_40
T_24_11_lc_trk_g1_5
T_24_11_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n19576
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_4/in_3

T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n19576_cascade_
T_20_19_wire_logic_cluster/lc_2/ltout
T_20_19_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n19593
T_26_15_wire_logic_cluster/lc_2/out
T_26_12_sp4_v_t_44
T_23_16_sp4_h_l_2
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_6/in_3

T_26_15_wire_logic_cluster/lc_2/out
T_26_12_sp4_v_t_44
T_23_16_sp4_h_l_2
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n19596
T_9_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_8
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_8
T_7_9_sp4_v_t_36
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_8
T_7_9_sp4_v_t_36
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_44
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n19606
T_23_3_wire_logic_cluster/lc_7/out
T_24_3_lc_trk_g1_7
T_24_3_wire_logic_cluster/lc_1/in_1

T_23_3_wire_logic_cluster/lc_7/out
T_23_4_lc_trk_g0_7
T_23_4_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n19609
T_5_11_wire_logic_cluster/lc_7/out
T_4_11_sp4_h_l_6
T_7_7_sp4_v_t_37
T_8_7_sp4_h_l_0
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_4_11_sp4_h_l_6
T_7_7_sp4_v_t_37
T_8_7_sp4_h_l_0
T_7_3_sp4_v_t_37
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_6_8_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_6_lc_trk_g3_0
T_9_6_input_2_5
T_9_6_wire_logic_cluster/lc_5/in_2

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_44
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_44
T_9_0_span4_vert_37
T_9_4_lc_trk_g1_0
T_9_4_input_2_1
T_9_4_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_44
T_9_0_span4_vert_37
T_9_4_lc_trk_g1_0
T_9_4_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_44
T_9_0_span4_vert_37
T_10_4_sp4_h_l_0
T_14_4_sp4_h_l_3
T_13_4_lc_trk_g0_3
T_13_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n19621
T_15_3_wire_logic_cluster/lc_2/out
T_10_3_sp12_h_l_0
T_19_3_lc_trk_g0_4
T_19_3_wire_logic_cluster/lc_3/in_3

T_15_3_wire_logic_cluster/lc_2/out
T_10_3_sp12_h_l_0
T_20_3_lc_trk_g1_7
T_20_3_wire_logic_cluster/lc_1/in_1

T_15_3_wire_logic_cluster/lc_2/out
T_10_3_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_3_sp4_v_t_45
T_20_4_lc_trk_g3_5
T_20_4_wire_logic_cluster/lc_2/in_0

T_15_3_wire_logic_cluster/lc_2/out
T_10_3_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_3_sp4_v_t_45
T_20_4_lc_trk_g3_5
T_20_4_wire_logic_cluster/lc_4/in_0

T_15_3_wire_logic_cluster/lc_2/out
T_10_3_sp12_h_l_0
T_17_3_sp4_h_l_9
T_20_3_sp4_v_t_39
T_20_5_lc_trk_g3_2
T_20_5_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n19636
T_17_2_wire_logic_cluster/lc_2/out
T_15_2_sp4_h_l_1
T_19_2_sp4_h_l_4
T_20_2_lc_trk_g3_4
T_20_2_wire_logic_cluster/lc_6/in_1

T_17_2_wire_logic_cluster/lc_2/out
T_18_0_span4_vert_32
T_19_3_sp4_h_l_2
T_19_3_lc_trk_g0_7
T_19_3_wire_logic_cluster/lc_0/in_3

T_17_2_wire_logic_cluster/lc_2/out
T_17_1_sp4_v_t_36
T_18_1_sp4_h_l_6
T_19_1_lc_trk_g3_6
T_19_1_wire_logic_cluster/lc_6/in_1

T_17_2_wire_logic_cluster/lc_2/out
T_17_1_sp4_v_t_36
T_18_1_sp4_h_l_6
T_20_1_lc_trk_g3_3
T_20_1_wire_logic_cluster/lc_0/in_0

T_17_2_wire_logic_cluster/lc_2/out
T_18_0_span4_vert_32
T_18_3_sp4_v_t_46
T_19_7_sp4_h_l_11
T_19_7_lc_trk_g0_6
T_19_7_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n19645
T_19_6_wire_logic_cluster/lc_5/out
T_19_6_sp12_h_l_1
T_26_6_lc_trk_g1_1
T_26_6_wire_logic_cluster/lc_3/in_3

T_19_6_wire_logic_cluster/lc_5/out
T_19_6_sp12_h_l_1
T_25_6_sp4_h_l_6
T_24_2_sp4_v_t_43
T_24_4_lc_trk_g3_6
T_24_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n19651
T_9_11_wire_logic_cluster/lc_1/out
T_9_8_sp12_v_t_22
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n19651_cascade_
T_9_11_wire_logic_cluster/lc_1/ltout
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n19655
T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_42
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_7
T_13_13_sp4_h_l_7
T_12_9_sp4_v_t_37
T_11_10_lc_trk_g2_5
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n19662
T_26_4_wire_logic_cluster/lc_1/out
T_27_4_lc_trk_g1_1
T_27_4_wire_logic_cluster/lc_1/in_3

T_26_4_wire_logic_cluster/lc_1/out
T_27_2_sp4_v_t_46
T_27_6_lc_trk_g1_3
T_27_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n19665
T_24_9_wire_logic_cluster/lc_1/out
T_23_9_lc_trk_g3_1
T_23_9_wire_logic_cluster/lc_1/in_1

T_24_9_wire_logic_cluster/lc_1/out
T_24_9_sp4_h_l_7
T_27_9_sp4_v_t_37
T_27_10_lc_trk_g3_5
T_27_10_wire_logic_cluster/lc_5/in_1

T_24_9_wire_logic_cluster/lc_1/out
T_25_6_sp4_v_t_43
T_26_10_sp4_h_l_0
T_28_10_lc_trk_g3_5
T_28_10_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n19675
T_17_4_wire_logic_cluster/lc_4/out
T_18_4_sp12_h_l_0
T_19_4_lc_trk_g0_4
T_19_4_wire_logic_cluster/lc_5/in_1

T_17_4_wire_logic_cluster/lc_4/out
T_18_4_sp12_h_l_0
T_20_4_lc_trk_g0_7
T_20_4_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n19692
T_18_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_2_lc_trk_g2_2
T_19_2_input_2_0
T_19_2_wire_logic_cluster/lc_0/in_2

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_20_4_sp4_h_l_1
T_23_4_sp4_v_t_43
T_23_5_lc_trk_g3_3
T_23_5_wire_logic_cluster/lc_7/in_3

T_18_7_wire_logic_cluster/lc_7/out
T_18_5_sp4_v_t_43
T_19_5_sp4_h_l_6
T_23_5_sp4_h_l_2
T_24_5_lc_trk_g2_2
T_24_5_wire_logic_cluster/lc_3/in_1

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_20_4_sp4_h_l_1
T_24_4_sp4_h_l_9
T_24_4_lc_trk_g0_4
T_24_4_wire_logic_cluster/lc_0/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_20_4_sp4_h_l_1
T_24_4_sp4_h_l_9
T_24_4_lc_trk_g0_4
T_24_4_wire_logic_cluster/lc_1/in_1

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_20_4_sp4_h_l_1
T_24_4_sp4_h_l_9
T_23_0_span4_vert_39
T_23_3_lc_trk_g1_7
T_23_3_input_2_6
T_23_3_wire_logic_cluster/lc_6/in_2

T_18_7_wire_logic_cluster/lc_7/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_20_4_sp4_h_l_1
T_24_4_sp4_h_l_9
T_23_0_span4_vert_39
T_23_3_lc_trk_g1_7
T_23_3_wire_logic_cluster/lc_4/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_18_2_sp12_v_t_22
T_19_2_sp12_h_l_1
T_24_2_lc_trk_g1_5
T_24_2_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n19706_cascade_
T_28_3_wire_logic_cluster/lc_5/ltout
T_28_3_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n19728
T_18_7_wire_logic_cluster/lc_5/out
T_19_7_lc_trk_g0_5
T_19_7_wire_logic_cluster/lc_5/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_19_5_sp4_v_t_38
T_20_5_sp4_h_l_3
T_21_5_lc_trk_g2_3
T_21_5_wire_logic_cluster/lc_5/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_19_5_sp4_v_t_38
T_20_5_sp4_h_l_3
T_21_5_lc_trk_g2_3
T_21_5_input_2_1
T_21_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n19749_cascade_
T_17_3_wire_logic_cluster/lc_5/ltout
T_17_3_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n19765
T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_2_sp4_v_t_46
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_0/out
T_14_4_sp4_v_t_36
T_11_4_sp4_h_l_1
T_10_4_lc_trk_g0_1
T_10_4_input_2_5
T_10_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n19810
T_29_4_wire_logic_cluster/lc_0/out
T_29_2_sp4_v_t_45
T_28_6_lc_trk_g2_0
T_28_6_wire_logic_cluster/lc_1/in_1

T_29_4_wire_logic_cluster/lc_0/out
T_28_4_sp4_h_l_8
T_27_4_sp4_v_t_45
T_26_7_lc_trk_g3_5
T_26_7_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n19817
T_18_6_wire_logic_cluster/lc_6/out
T_18_6_lc_trk_g3_6
T_18_6_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n19823
T_10_9_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n19823_cascade_
T_10_9_wire_logic_cluster/lc_2/ltout
T_10_9_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n19842
T_11_3_wire_logic_cluster/lc_0/out
T_10_2_lc_trk_g2_0
T_10_2_input_2_4
T_10_2_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_0/out
T_10_2_lc_trk_g2_0
T_10_2_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n1990
T_10_3_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g2_1
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

T_10_3_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_43
T_12_4_sp4_h_l_6
T_13_4_lc_trk_g2_6
T_13_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n19904
T_28_7_wire_logic_cluster/lc_0/out
T_25_7_sp12_h_l_0
T_26_7_lc_trk_g0_4
T_26_7_wire_logic_cluster/lc_2/in_0

T_28_7_wire_logic_cluster/lc_0/out
T_28_3_sp4_v_t_37
T_27_5_lc_trk_g1_0
T_27_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n19904_cascade_
T_28_7_wire_logic_cluster/lc_0/ltout
T_28_7_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n19912
T_28_6_wire_logic_cluster/lc_3/out
T_28_0_span12_vert_17
T_28_3_lc_trk_g3_5
T_28_3_wire_logic_cluster/lc_6/in_0

T_28_6_wire_logic_cluster/lc_3/out
T_28_0_span12_vert_17
T_28_2_sp4_v_t_40
T_25_2_sp4_h_l_11
T_24_2_lc_trk_g1_3
T_24_2_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n19924
T_21_4_wire_logic_cluster/lc_5/out
T_21_4_sp12_h_l_1
T_29_4_sp4_h_l_8
T_28_4_sp4_v_t_39
T_28_5_lc_trk_g2_7
T_28_5_wire_logic_cluster/lc_3/in_0

T_21_4_wire_logic_cluster/lc_5/out
T_21_4_sp12_h_l_1
T_23_4_sp4_h_l_2
T_26_4_sp4_v_t_39
T_26_7_lc_trk_g0_7
T_26_7_input_2_5
T_26_7_wire_logic_cluster/lc_5/in_2

T_21_4_wire_logic_cluster/lc_5/out
T_21_4_sp12_h_l_1
T_29_4_sp4_h_l_8
T_28_4_sp4_v_t_39
T_28_7_lc_trk_g1_7
T_28_7_input_2_0
T_28_7_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n19963
T_10_7_wire_logic_cluster/lc_4/out
T_11_7_sp4_h_l_8
T_10_3_sp4_v_t_36
T_10_5_lc_trk_g3_1
T_10_5_input_2_2
T_10_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n19963_cascade_
T_10_7_wire_logic_cluster/lc_4/ltout
T_10_7_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n19976
T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_8
T_13_8_sp4_v_t_39
T_12_9_lc_trk_g2_7
T_12_9_input_2_5
T_12_9_wire_logic_cluster/lc_5/in_2

T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_5_lc_trk_g2_7
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_6_sp4_v_t_43
T_10_6_sp4_h_l_6
T_10_6_lc_trk_g1_3
T_10_6_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_6_sp4_v_t_43
T_9_2_sp4_v_t_43
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_7_8_sp4_v_t_40
T_7_4_sp4_v_t_36
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_8
T_13_8_sp4_v_t_39
T_13_4_sp4_v_t_47
T_12_5_lc_trk_g3_7
T_12_5_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_6_sp4_v_t_43
T_10_6_sp4_h_l_6
T_14_6_sp4_h_l_2
T_13_2_sp4_v_t_39
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_6_sp4_v_t_43
T_10_6_sp4_h_l_6
T_14_6_sp4_h_l_2
T_13_2_sp4_v_t_39
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n19985
T_10_8_wire_logic_cluster/lc_6/out
T_10_2_sp12_v_t_23
T_0_2_span12_horz_4
T_9_2_lc_trk_g1_7
T_9_2_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_6/out
T_10_2_sp12_v_t_23
T_0_2_span12_horz_4
T_6_2_sp4_h_l_9
T_10_2_sp4_h_l_0
T_13_0_span4_vert_19
T_12_1_lc_trk_g3_3
T_12_1_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n19985_cascade_
T_10_8_wire_logic_cluster/lc_6/ltout
T_10_8_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n19_adj_3108
T_20_19_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g1_4
T_20_20_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g1_4
T_21_19_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g1_4
T_19_20_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_20_22_lc_trk_g0_5
T_20_22_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_20_14_sp4_v_t_40
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_26_19_lc_trk_g0_4
T_26_19_wire_logic_cluster/lc_2/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_21_22_sp4_h_l_5
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_24_19_sp4_h_l_5
T_27_19_sp4_v_t_40
T_26_20_lc_trk_g3_0
T_26_20_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_18_sp4_v_t_41
T_21_22_sp4_v_t_42
T_21_25_lc_trk_g1_2
T_21_25_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_28_19_lc_trk_g0_0
T_28_19_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_24_19_sp4_h_l_5
T_27_19_sp4_v_t_40
T_26_21_lc_trk_g1_5
T_26_21_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_24_19_sp4_h_l_5
T_27_19_sp4_v_t_40
T_27_15_sp4_v_t_36
T_27_18_lc_trk_g0_4
T_27_18_wire_logic_cluster/lc_5/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_18_sp4_v_t_41
T_22_18_sp4_h_l_4
T_26_18_sp4_h_l_0
T_28_18_lc_trk_g2_5
T_28_18_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_21_22_sp4_h_l_5
T_24_22_sp4_v_t_47
T_23_25_lc_trk_g3_7
T_23_25_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_24_19_sp4_h_l_5
T_27_19_sp4_v_t_40
T_27_21_lc_trk_g2_5
T_27_21_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_24_19_sp4_h_l_5
T_27_19_sp4_v_t_40
T_26_23_lc_trk_g1_5
T_26_23_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_21_22_sp4_h_l_5
T_24_22_sp4_v_t_47
T_24_25_lc_trk_g0_7
T_24_25_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_4/out
T_18_19_sp4_h_l_5
T_14_19_sp4_h_l_8
T_13_15_sp4_v_t_36
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_11_19_sp4_v_t_36
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_18_19_sp4_h_l_5
T_14_19_sp4_h_l_8
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_44
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_18_19_sp4_h_l_5
T_14_19_sp4_h_l_8
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_44
T_10_23_sp4_h_l_9
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_11_19_sp4_v_t_36
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_7_19_sp4_v_t_42
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_21_22_sp4_h_l_5
T_24_22_sp4_v_t_47
T_25_22_sp4_h_l_10
T_28_22_sp4_v_t_47
T_28_25_lc_trk_g0_7
T_28_25_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_11_19_sp4_v_t_36
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_41
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp12_h_l_0
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_11_19_sp4_v_t_36
T_11_23_sp4_v_t_44
T_10_26_lc_trk_g3_4
T_10_26_wire_logic_cluster/lc_2/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_18_19_sp4_h_l_5
T_14_19_sp4_h_l_8
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_44
T_10_23_sp4_h_l_9
T_9_23_sp4_v_t_38
T_9_26_lc_trk_g0_6
T_9_26_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n19_adj_3108_cascade_
T_20_19_wire_logic_cluster/lc_4/ltout
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n19_adj_3254_cascade_
T_23_2_wire_logic_cluster/lc_1/ltout
T_23_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n19_adj_3329
T_21_11_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n19_cascade_
T_11_5_wire_logic_cluster/lc_6/ltout
T_11_5_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n1_adj_3281
T_17_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n20
T_12_16_wire_logic_cluster/lc_3/out
T_12_7_sp12_v_t_22
T_12_0_span12_vert_13
T_12_2_sp4_v_t_38
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n20041
T_9_11_wire_logic_cluster/lc_2/out
T_9_1_sp12_v_t_23
T_9_5_lc_trk_g3_0
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_2/out
T_9_1_sp12_v_t_23
T_9_4_lc_trk_g3_3
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_2/out
T_9_1_sp12_v_t_23
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_1_sp12_v_t_23
T_9_1_sp4_v_t_45
T_6_5_sp4_h_l_1
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n20061
T_6_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_42
T_7_9_sp4_v_t_42
T_7_11_lc_trk_g2_7
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n20078
T_18_2_wire_logic_cluster/lc_5/out
T_18_2_lc_trk_g3_5
T_18_2_wire_logic_cluster/lc_1/in_1

T_18_2_wire_logic_cluster/lc_5/out
T_19_2_sp4_h_l_10
T_20_2_lc_trk_g3_2
T_20_2_wire_logic_cluster/lc_6/in_3

T_18_2_wire_logic_cluster/lc_5/out
T_19_2_sp4_h_l_10
T_20_2_lc_trk_g3_2
T_20_2_wire_logic_cluster/lc_2/in_1

T_18_2_wire_logic_cluster/lc_5/out
T_19_0_span4_vert_38
T_19_4_sp4_v_t_46
T_19_7_lc_trk_g1_6
T_19_7_input_2_5
T_19_7_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n20078_cascade_
T_18_2_wire_logic_cluster/lc_5/ltout
T_18_2_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n20095
T_27_6_wire_logic_cluster/lc_1/out
T_27_7_lc_trk_g0_1
T_27_7_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n20103
T_23_5_wire_logic_cluster/lc_3/out
T_17_5_sp12_h_l_1
T_27_5_lc_trk_g0_6
T_27_5_wire_logic_cluster/lc_1/in_3

T_23_5_wire_logic_cluster/lc_3/out
T_24_1_sp4_v_t_42
T_24_5_sp4_v_t_38
T_24_9_lc_trk_g0_3
T_24_9_wire_logic_cluster/lc_2/in_3

T_23_5_wire_logic_cluster/lc_3/out
T_24_1_sp4_v_t_42
T_24_5_sp4_v_t_38
T_24_9_lc_trk_g0_3
T_24_9_wire_logic_cluster/lc_5/in_0

T_23_5_wire_logic_cluster/lc_3/out
T_24_1_sp4_v_t_42
T_24_5_sp4_v_t_38
T_25_9_sp4_h_l_3
T_28_9_sp4_v_t_38
T_27_10_lc_trk_g2_6
T_27_10_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n20133
T_18_3_wire_logic_cluster/lc_6/out
T_18_3_lc_trk_g2_6
T_18_3_wire_logic_cluster/lc_0/in_0

T_18_3_wire_logic_cluster/lc_6/out
T_18_0_span12_vert_16
T_18_7_lc_trk_g3_4
T_18_7_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n20140
T_17_2_wire_logic_cluster/lc_4/out
T_17_2_lc_trk_g1_4
T_17_2_wire_logic_cluster/lc_2/in_3

T_17_2_wire_logic_cluster/lc_4/out
T_18_3_lc_trk_g3_4
T_18_3_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n20148
T_11_3_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_2/in_1

T_11_3_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n20160
T_10_5_wire_logic_cluster/lc_4/out
T_3_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_1/in_3

T_10_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_37
T_10_0_span4_vert_32
T_10_2_lc_trk_g0_5
T_10_2_wire_logic_cluster/lc_4/in_1

T_10_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_37
T_10_0_span4_vert_32
T_10_2_lc_trk_g0_5
T_10_2_wire_logic_cluster/lc_0/in_3

T_10_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_37
T_10_0_span4_vert_27
T_10_1_lc_trk_g3_3
T_10_1_wire_logic_cluster/lc_6/in_0

T_10_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_37
T_11_3_sp4_h_l_5
T_12_3_lc_trk_g2_5
T_12_3_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n20187
T_7_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_11
T_10_11_sp4_v_t_40
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_9_11_sp4_h_l_0
T_12_7_sp4_v_t_43
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n20214
T_26_4_wire_logic_cluster/lc_2/out
T_26_2_sp12_v_t_23
T_26_7_lc_trk_g3_7
T_26_7_wire_logic_cluster/lc_5/in_1

T_26_4_wire_logic_cluster/lc_2/out
T_27_1_sp4_v_t_45
T_28_5_sp4_h_l_8
T_29_5_lc_trk_g2_0
T_29_5_wire_logic_cluster/lc_0/in_0

T_26_4_wire_logic_cluster/lc_2/out
T_26_4_sp4_h_l_9
T_29_4_sp4_v_t_44
T_28_7_lc_trk_g3_4
T_28_7_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n20220
T_20_3_wire_logic_cluster/lc_1/out
T_21_3_lc_trk_g1_1
T_21_3_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n20220_cascade_
T_20_3_wire_logic_cluster/lc_1/ltout
T_20_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n20237
T_23_3_wire_logic_cluster/lc_5/out
T_24_0_span4_vert_35
T_23_1_lc_trk_g0_0
T_23_1_wire_logic_cluster/lc_4/in_0

T_23_3_wire_logic_cluster/lc_5/out
T_21_3_sp4_h_l_7
T_20_3_lc_trk_g0_7
T_20_3_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n20246
T_16_4_wire_logic_cluster/lc_1/out
T_17_4_lc_trk_g0_1
T_17_4_wire_logic_cluster/lc_4/in_1

T_16_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_2
T_20_0_span4_vert_45
T_20_4_lc_trk_g0_0
T_20_4_wire_logic_cluster/lc_3/in_1

T_16_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_2
T_20_0_span4_vert_45
T_20_4_lc_trk_g0_0
T_20_4_wire_logic_cluster/lc_0/in_0

T_16_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_2
T_16_4_sp4_v_t_45
T_15_7_lc_trk_g3_5
T_15_7_input_2_0
T_15_7_wire_logic_cluster/lc_0/in_2

T_16_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_2
T_20_4_sp4_v_t_39
T_20_5_lc_trk_g3_7
T_20_5_input_2_6
T_20_5_wire_logic_cluster/lc_6/in_2

T_16_4_wire_logic_cluster/lc_1/out
T_17_4_sp4_h_l_2
T_20_4_sp4_v_t_39
T_20_5_lc_trk_g3_7
T_20_5_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n20253
T_18_6_wire_logic_cluster/lc_2/out
T_19_7_lc_trk_g2_2
T_19_7_wire_logic_cluster/lc_5/in_1

T_18_6_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_15
T_18_2_lc_trk_g3_4
T_18_2_wire_logic_cluster/lc_6/in_3

T_18_6_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_15
T_18_2_lc_trk_g3_4
T_18_2_wire_logic_cluster/lc_1/in_0

T_18_6_wire_logic_cluster/lc_2/out
T_19_2_sp4_v_t_40
T_19_3_lc_trk_g3_0
T_19_3_wire_logic_cluster/lc_7/in_0

T_18_6_wire_logic_cluster/lc_2/out
T_18_3_sp4_v_t_44
T_19_3_sp4_h_l_9
T_20_3_lc_trk_g3_1
T_20_3_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n20263
T_24_2_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g0_0
T_24_3_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n20263_cascade_
T_24_2_wire_logic_cluster/lc_0/ltout
T_24_2_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n20292
T_21_2_wire_logic_cluster/lc_5/out
T_21_3_lc_trk_g0_5
T_21_3_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n20304_cascade_
T_26_10_wire_logic_cluster/lc_1/ltout
T_26_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n20322
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_38
T_10_9_sp4_h_l_8
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_1_sp12_v_t_22
T_9_6_sp4_v_t_40
T_10_6_sp4_h_l_10
T_10_6_lc_trk_g0_7
T_10_6_input_2_3
T_10_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n20322_cascade_
T_9_10_wire_logic_cluster/lc_3/ltout
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n20327
T_10_10_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g1_5
T_10_9_wire_logic_cluster/lc_2/in_0

T_10_10_wire_logic_cluster/lc_5/out
T_10_3_sp12_v_t_22
T_10_6_lc_trk_g3_2
T_10_6_input_2_7
T_10_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n20330
T_18_6_wire_logic_cluster/lc_0/out
T_19_7_lc_trk_g3_0
T_19_7_wire_logic_cluster/lc_6/in_3

T_18_6_wire_logic_cluster/lc_0/out
T_19_6_sp4_h_l_0
T_22_2_sp4_v_t_37
T_21_5_lc_trk_g2_5
T_21_5_wire_logic_cluster/lc_1/in_0

T_18_6_wire_logic_cluster/lc_0/out
T_19_6_sp4_h_l_0
T_22_2_sp4_v_t_37
T_19_2_sp4_h_l_6
T_19_2_lc_trk_g1_3
T_19_2_wire_logic_cluster/lc_0/in_0

T_18_6_wire_logic_cluster/lc_0/out
T_19_2_sp4_v_t_36
T_20_6_sp4_h_l_7
T_23_2_sp4_v_t_36
T_23_5_lc_trk_g0_4
T_23_5_wire_logic_cluster/lc_7/in_1

T_18_6_wire_logic_cluster/lc_0/out
T_19_2_sp4_v_t_36
T_20_6_sp4_h_l_7
T_23_2_sp4_v_t_36
T_23_3_lc_trk_g3_4
T_23_3_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n20347
T_19_7_wire_logic_cluster/lc_3/out
T_13_7_sp12_h_l_1
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_5/in_0

T_19_7_wire_logic_cluster/lc_3/out
T_13_7_sp12_h_l_1
T_24_0_span12_vert_13
T_24_6_lc_trk_g3_2
T_24_6_wire_logic_cluster/lc_2/in_3

T_19_7_wire_logic_cluster/lc_3/out
T_13_7_sp12_h_l_1
T_24_0_span12_vert_13
T_24_6_lc_trk_g3_2
T_24_6_wire_logic_cluster/lc_7/in_0

T_19_7_wire_logic_cluster/lc_3/out
T_13_7_sp12_h_l_1
T_24_0_span12_vert_13
T_24_2_sp4_v_t_38
T_23_4_lc_trk_g0_3
T_23_4_wire_logic_cluster/lc_6/in_3

T_19_7_wire_logic_cluster/lc_3/out
T_13_7_sp12_h_l_1
T_24_0_span12_vert_13
T_24_2_sp4_v_t_38
T_23_4_lc_trk_g0_3
T_23_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n20360
T_26_11_wire_logic_cluster/lc_5/out
T_18_11_sp12_h_l_1
T_21_11_lc_trk_g0_1
T_21_11_wire_logic_cluster/lc_1/in_0

T_26_11_wire_logic_cluster/lc_5/out
T_18_11_sp12_h_l_1
T_20_11_lc_trk_g0_6
T_20_11_input_2_0
T_20_11_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n20373
T_26_8_wire_logic_cluster/lc_3/out
T_26_7_sp4_v_t_38
T_26_11_lc_trk_g0_3
T_26_11_input_2_5
T_26_11_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n20373_cascade_
T_26_8_wire_logic_cluster/lc_3/ltout
T_26_8_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n20391
T_27_5_wire_logic_cluster/lc_3/out
T_25_5_sp4_h_l_3
T_21_5_sp4_h_l_6
T_20_5_sp4_v_t_43
T_20_6_lc_trk_g2_3
T_20_6_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n20391_cascade_
T_27_5_wire_logic_cluster/lc_3/ltout
T_27_5_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n20403
T_26_7_wire_logic_cluster/lc_1/out
T_27_7_lc_trk_g1_1
T_27_7_wire_logic_cluster/lc_7/in_1

T_26_7_wire_logic_cluster/lc_1/out
T_27_7_lc_trk_g1_1
T_27_7_wire_logic_cluster/lc_1/in_3

T_26_7_wire_logic_cluster/lc_1/out
T_27_5_sp4_v_t_46
T_24_9_sp4_h_l_4
T_23_9_lc_trk_g0_4
T_23_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n20409
T_6_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n20409_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n20477_cascade_
T_24_4_wire_logic_cluster/lc_1/ltout
T_24_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n20499
T_9_6_wire_logic_cluster/lc_1/out
T_10_6_sp4_h_l_2
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_11_5_lc_trk_g3_2
T_11_5_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_11_5_lc_trk_g3_2
T_11_5_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_9_2_sp4_h_l_1
T_10_2_lc_trk_g2_1
T_10_2_input_2_3
T_10_2_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n20508_cascade_
T_13_7_wire_logic_cluster/lc_6/ltout
T_13_7_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n20561
T_23_1_wire_logic_cluster/lc_1/out
T_23_0_span12_vert_18
T_23_6_lc_trk_g2_1
T_23_6_wire_logic_cluster/lc_7/in_0

T_23_1_wire_logic_cluster/lc_1/out
T_23_0_span12_vert_18
T_23_5_sp4_v_t_38
T_24_5_sp4_h_l_3
T_27_5_sp4_v_t_45
T_27_6_lc_trk_g2_5
T_27_6_wire_logic_cluster/lc_4/in_3

T_23_1_wire_logic_cluster/lc_1/out
T_23_0_span12_vert_18
T_23_5_sp4_v_t_38
T_24_5_sp4_h_l_3
T_27_5_sp4_v_t_45
T_26_8_lc_trk_g3_5
T_26_8_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n20564
T_26_5_wire_logic_cluster/lc_5/out
T_27_3_sp4_v_t_38
T_24_7_sp4_h_l_3
T_23_7_lc_trk_g1_3
T_23_7_wire_logic_cluster/lc_2/in_0

T_26_5_wire_logic_cluster/lc_5/out
T_27_3_sp4_v_t_38
T_24_7_sp4_h_l_3
T_23_7_lc_trk_g1_3
T_23_7_wire_logic_cluster/lc_4/in_0

T_26_5_wire_logic_cluster/lc_5/out
T_25_5_sp4_h_l_2
T_24_5_sp4_v_t_39
T_24_9_lc_trk_g1_2
T_24_9_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n20587
T_19_8_wire_logic_cluster/lc_0/out
T_19_7_lc_trk_g0_0
T_19_7_wire_logic_cluster/lc_3/in_1

T_19_8_wire_logic_cluster/lc_0/out
T_19_4_sp12_v_t_23
T_8_4_sp12_h_l_0
T_17_4_lc_trk_g1_4
T_17_4_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n20602
T_16_5_wire_logic_cluster/lc_2/out
T_16_4_lc_trk_g0_2
T_16_4_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n20617
T_9_3_wire_logic_cluster/lc_7/out
T_10_2_lc_trk_g2_7
T_10_2_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_8_3_sp4_h_l_6
T_11_0_span4_vert_30
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_7_3_sp12_h_l_1
T_13_3_lc_trk_g0_6
T_13_3_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n20636
T_11_9_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_37
T_8_11_sp4_h_l_0
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_0
T_9_5_sp4_v_t_37
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_0
T_9_5_sp4_v_t_37
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n20657
T_19_3_wire_logic_cluster/lc_7/out
T_19_3_sp4_h_l_3
T_21_3_lc_trk_g2_6
T_21_3_wire_logic_cluster/lc_1/in_3

T_19_3_wire_logic_cluster/lc_7/out
T_19_1_sp4_v_t_43
T_20_1_sp4_h_l_6
T_23_1_sp4_v_t_43
T_23_2_lc_trk_g3_3
T_23_2_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n20666
T_19_3_wire_logic_cluster/lc_0/out
T_19_3_sp4_h_l_5
T_22_0_span4_vert_29
T_21_2_lc_trk_g3_0
T_21_2_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n20666_cascade_
T_19_3_wire_logic_cluster/lc_0/ltout
T_19_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n20669
T_16_9_wire_logic_cluster/lc_7/out
T_15_9_sp4_h_l_6
T_18_5_sp4_v_t_37
T_19_5_sp4_h_l_0
T_20_5_lc_trk_g2_0
T_20_5_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_15_9_sp4_h_l_6
T_18_5_sp4_v_t_37
T_19_5_sp4_h_l_0
T_20_5_lc_trk_g2_0
T_20_5_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_15_9_sp4_h_l_6
T_18_5_sp4_v_t_37
T_19_5_sp4_h_l_0
T_20_5_lc_trk_g2_0
T_20_5_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_15_9_sp4_h_l_6
T_18_5_sp4_v_t_37
T_19_5_sp4_h_l_0
T_23_5_sp4_h_l_8
T_22_5_sp4_v_t_45
T_22_1_sp4_v_t_41
T_21_4_lc_trk_g3_1
T_21_4_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_43
T_16_3_sp4_v_t_43
T_17_3_sp4_h_l_11
T_20_0_span4_vert_35
T_20_2_lc_trk_g0_6
T_20_2_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n20673
T_20_5_wire_logic_cluster/lc_0/out
T_20_5_lc_trk_g1_0
T_20_5_wire_logic_cluster/lc_4/in_3

T_20_5_wire_logic_cluster/lc_0/out
T_20_4_lc_trk_g1_0
T_20_4_wire_logic_cluster/lc_5/in_0

T_20_5_wire_logic_cluster/lc_0/out
T_21_4_lc_trk_g2_0
T_21_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n20673_cascade_
T_20_5_wire_logic_cluster/lc_0/ltout
T_20_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n20676
T_18_1_wire_logic_cluster/lc_1/out
T_18_1_sp4_h_l_7
T_20_1_lc_trk_g3_2
T_20_1_wire_logic_cluster/lc_2/in_1

T_18_1_wire_logic_cluster/lc_1/out
T_19_1_sp4_h_l_2
T_21_1_lc_trk_g2_7
T_21_1_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n20679
T_21_5_wire_logic_cluster/lc_1/out
T_22_5_sp4_h_l_2
T_23_5_lc_trk_g2_2
T_23_5_wire_logic_cluster/lc_5/in_3

T_21_5_wire_logic_cluster/lc_1/out
T_20_5_sp4_h_l_10
T_23_1_sp4_v_t_41
T_23_4_lc_trk_g1_1
T_23_4_wire_logic_cluster/lc_6/in_0

T_21_5_wire_logic_cluster/lc_1/out
T_20_5_sp4_h_l_10
T_23_1_sp4_v_t_41
T_23_4_lc_trk_g1_1
T_23_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n20679_cascade_
T_21_5_wire_logic_cluster/lc_1/ltout
T_21_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n20709
T_23_3_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g0_6
T_23_2_wire_logic_cluster/lc_0/in_0

T_23_3_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g0_6
T_23_2_wire_logic_cluster/lc_5/in_3

T_23_3_wire_logic_cluster/lc_6/out
T_23_2_sp4_v_t_44
T_23_5_lc_trk_g1_4
T_23_5_wire_logic_cluster/lc_2/in_1

T_23_3_wire_logic_cluster/lc_6/out
T_23_2_sp4_v_t_44
T_20_2_sp4_h_l_9
T_21_2_lc_trk_g3_1
T_21_2_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n20712
T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_sp4_h_l_1
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g2_6
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n20712_cascade_
T_7_11_wire_logic_cluster/lc_6/ltout
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n20751
T_17_3_wire_logic_cluster/lc_6/out
T_17_2_lc_trk_g0_6
T_17_2_wire_logic_cluster/lc_1/in_3

T_17_3_wire_logic_cluster/lc_6/out
T_18_2_lc_trk_g3_6
T_18_2_input_2_7
T_18_2_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n20789
T_24_4_wire_logic_cluster/lc_4/out
T_25_4_sp4_h_l_8
T_27_4_lc_trk_g2_5
T_27_4_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n20789_cascade_
T_24_4_wire_logic_cluster/lc_4/ltout
T_24_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n20799
T_16_4_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g0_3
T_16_4_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n20799_cascade_
T_16_4_wire_logic_cluster/lc_3/ltout
T_16_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n20834
T_18_4_wire_logic_cluster/lc_2/out
T_19_3_sp4_v_t_37
T_19_6_lc_trk_g1_5
T_19_6_wire_logic_cluster/lc_1/in_3

T_18_4_wire_logic_cluster/lc_2/out
T_19_3_sp4_v_t_37
T_20_3_sp4_h_l_5
T_21_3_lc_trk_g3_5
T_21_3_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n20845
T_21_3_wire_logic_cluster/lc_7/out
T_20_3_sp4_h_l_6
T_19_3_sp4_v_t_43
T_19_4_lc_trk_g2_3
T_19_4_input_2_3
T_19_4_wire_logic_cluster/lc_3/in_2

T_21_3_wire_logic_cluster/lc_7/out
T_20_3_sp4_h_l_6
T_24_3_sp4_h_l_2
T_27_0_span4_vert_32
T_27_3_lc_trk_g1_0
T_27_3_input_2_1
T_27_3_wire_logic_cluster/lc_1/in_2

T_21_3_wire_logic_cluster/lc_7/out
T_20_3_sp4_h_l_6
T_24_3_sp4_h_l_2
T_27_0_span4_vert_32
T_27_3_sp4_v_t_41
T_26_4_lc_trk_g3_1
T_26_4_wire_logic_cluster/lc_4/in_0

T_21_3_wire_logic_cluster/lc_7/out
T_20_3_sp4_h_l_6
T_24_3_sp4_h_l_2
T_27_0_span4_vert_32
T_27_3_sp4_v_t_41
T_26_5_lc_trk_g1_4
T_26_5_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n20875
T_14_7_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g0_6
T_14_6_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n20947
T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

End 

Net : c0.n20_adj_3068
T_9_11_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n20_adj_3253
T_23_2_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g3_6
T_23_2_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n20_adj_3287
T_23_16_wire_logic_cluster/lc_7/out
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n20_adj_3353
T_19_7_wire_logic_cluster/lc_6/out
T_10_7_sp12_h_l_0
T_15_7_lc_trk_g1_4
T_15_7_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n21
T_9_5_wire_logic_cluster/lc_1/out
T_10_5_sp4_h_l_2
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n21165
T_19_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_3/in_3

T_19_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_7
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_5/in_0

T_19_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_7
T_16_13_sp4_v_t_36
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n2117
T_11_2_wire_logic_cluster/lc_3/out
T_11_1_lc_trk_g0_3
T_11_1_wire_logic_cluster/lc_4/in_3

T_11_2_wire_logic_cluster/lc_3/out
T_11_2_sp4_h_l_11
T_10_2_lc_trk_g0_3
T_10_2_input_2_5
T_10_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n2117_cascade_
T_11_2_wire_logic_cluster/lc_3/ltout
T_11_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n2126_cascade_
T_14_1_wire_logic_cluster/lc_0/ltout
T_14_1_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n21_adj_3255
T_24_2_wire_logic_cluster/lc_4/out
T_23_2_lc_trk_g2_4
T_23_2_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n22
T_13_1_wire_logic_cluster/lc_4/out
T_12_1_lc_trk_g3_4
T_12_1_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n22_adj_3248
T_28_9_wire_logic_cluster/lc_3/out
T_28_9_lc_trk_g1_3
T_28_9_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n22_adj_3262
T_27_4_wire_logic_cluster/lc_2/out
T_28_4_sp4_h_l_4
T_29_4_lc_trk_g2_4
T_29_4_input_2_4
T_29_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n22_adj_3322_cascade_
T_21_8_wire_logic_cluster/lc_1/ltout
T_21_8_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n22_adj_3357
T_18_5_wire_logic_cluster/lc_1/out
T_17_5_sp4_h_l_10
T_16_5_lc_trk_g0_2
T_16_5_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n23_adj_3058
T_26_9_wire_logic_cluster/lc_0/out
T_25_9_sp4_h_l_8
T_24_9_sp4_v_t_39
T_23_10_lc_trk_g2_7
T_23_10_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n23_adj_3070
T_9_9_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_36
T_10_10_sp4_h_l_1
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n23_adj_3106
T_13_4_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g3_4
T_14_5_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n23_cascade_
T_27_7_wire_logic_cluster/lc_1/ltout
T_27_7_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n24
T_7_10_wire_logic_cluster/lc_1/out
T_3_10_sp12_h_l_1
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n24293
T_24_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_2/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_20_lc_trk_g1_5
T_24_20_wire_logic_cluster/lc_7/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_6/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_3/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_5/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_23_17_lc_trk_g0_1
T_23_17_wire_logic_cluster/lc_1/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_42
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_2/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_42
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_5/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_42
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_7/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_16_19_sp12_h_l_1
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_7/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_0/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_7/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_25_17_sp4_h_l_7
T_27_17_lc_trk_g2_2
T_27_17_wire_logic_cluster/lc_2/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_19_sp4_v_t_38
T_23_23_lc_trk_g1_3
T_23_23_wire_logic_cluster/lc_3/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_5/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_4/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_3/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_24_11_sp4_v_t_36
T_24_12_lc_trk_g3_4
T_24_12_wire_logic_cluster/lc_6/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_24_11_sp4_v_t_36
T_24_12_lc_trk_g3_4
T_24_12_wire_logic_cluster/lc_4/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_24_11_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_4/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_24_11_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_input_2_2
T_21_15_wire_logic_cluster/lc_2/in_2

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_21_13_sp4_h_l_4
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_3/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_21_13_sp4_h_l_4
T_23_13_lc_trk_g3_1
T_23_13_input_2_6
T_23_13_wire_logic_cluster/lc_6/in_2

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_21_13_sp4_h_l_4
T_24_9_sp4_v_t_41
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_1/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_19_sp4_v_t_38
T_24_23_sp4_v_t_38
T_23_26_lc_trk_g2_6
T_23_26_wire_logic_cluster/lc_2/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_19_sp4_v_t_38
T_24_23_sp4_v_t_38
T_23_27_lc_trk_g1_3
T_23_27_wire_logic_cluster/lc_3/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_19_sp4_v_t_38
T_24_23_sp4_v_t_38
T_21_27_sp4_h_l_3
T_23_27_lc_trk_g3_6
T_23_27_wire_logic_cluster/lc_6/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_24_19_sp4_v_t_38
T_24_23_sp4_v_t_38
T_24_27_sp4_v_t_38
T_23_29_lc_trk_g1_3
T_23_29_wire_logic_cluster/lc_3/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_12_sp12_v_t_22
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_8_sp4_v_t_42
T_26_4_sp4_v_t_47
T_26_8_lc_trk_g0_2
T_26_8_wire_logic_cluster/lc_7/in_1

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_21_sp4_v_t_40
T_24_25_sp4_v_t_40
T_21_29_sp4_h_l_10
T_21_29_lc_trk_g1_7
T_21_29_wire_logic_cluster/lc_0/in_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_39
T_24_13_sp4_v_t_47
T_21_13_sp4_h_l_4
T_24_9_sp4_v_t_41
T_21_9_sp4_h_l_10
T_21_9_lc_trk_g0_7
T_21_9_wire_logic_cluster/lc_6/in_3

T_24_19_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_47
T_24_11_sp4_v_t_36
T_24_7_sp4_v_t_36
T_21_7_sp4_h_l_7
T_20_7_lc_trk_g0_7
T_20_7_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n24293_cascade_
T_24_19_wire_logic_cluster/lc_5/ltout
T_24_19_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n24737
T_24_15_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g1_2
T_24_16_wire_logic_cluster/lc_5/in_0

T_24_15_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g1_2
T_24_16_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n24_adj_3096
T_14_1_wire_logic_cluster/lc_5/out
T_13_1_sp4_h_l_2
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n24_adj_3104
T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_13_5_sp4_h_l_2
T_14_5_lc_trk_g2_2
T_14_5_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n24_adj_3225
T_26_10_wire_logic_cluster/lc_6/out
T_17_10_sp12_h_l_0
T_23_10_lc_trk_g0_7
T_23_10_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n24_adj_3243
T_27_8_wire_logic_cluster/lc_6/out
T_28_6_sp4_v_t_40
T_27_7_lc_trk_g3_0
T_27_7_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n24_adj_3247
T_27_8_wire_logic_cluster/lc_1/out
T_28_9_lc_trk_g3_1
T_28_9_input_2_0
T_28_9_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n24_adj_3261
T_28_3_wire_logic_cluster/lc_6/out
T_28_4_lc_trk_g1_6
T_28_4_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n24_adj_3355
T_16_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g3_2
T_15_6_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n25
T_12_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n25033_cascade_
T_19_12_wire_logic_cluster/lc_0/ltout
T_19_12_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n25035_cascade_
T_19_12_wire_logic_cluster/lc_2/ltout
T_19_12_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n25074_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n2528
T_10_1_wire_logic_cluster/lc_6/out
T_10_1_sp4_h_l_1
T_13_1_sp4_v_t_36
T_13_4_lc_trk_g1_4
T_13_4_wire_logic_cluster/lc_0/in_3

T_10_1_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_45
T_12_4_sp4_h_l_2
T_15_0_span4_vert_45
T_15_4_lc_trk_g0_0
T_15_4_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n25_adj_3105_cascade_
T_14_5_wire_logic_cluster/lc_0/ltout
T_14_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n25_adj_3226
T_23_10_wire_logic_cluster/lc_1/out
T_23_10_lc_trk_g3_1
T_23_10_input_2_6
T_23_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n25_adj_3244
T_27_8_wire_logic_cluster/lc_4/out
T_27_7_lc_trk_g0_4
T_27_7_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n25_adj_3331
T_20_10_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g0_3
T_20_11_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n26
T_10_2_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_45
T_10_4_lc_trk_g1_0
T_10_4_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n26_adj_3069_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n26_adj_3097_cascade_
T_12_1_wire_logic_cluster/lc_1/ltout
T_12_1_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n26_adj_3103
T_14_4_wire_logic_cluster/lc_2/out
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n26_adj_3224
T_23_11_wire_logic_cluster/lc_2/out
T_23_10_lc_trk_g0_2
T_23_10_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n26_adj_3242
T_27_6_wire_logic_cluster/lc_4/out
T_27_7_lc_trk_g1_4
T_27_7_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n26_adj_3249_cascade_
T_28_9_wire_logic_cluster/lc_0/ltout
T_28_9_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n26_adj_3265
T_28_4_wire_logic_cluster/lc_1/out
T_29_4_lc_trk_g0_1
T_29_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n26_adj_3339
T_17_3_wire_logic_cluster/lc_4/out
T_17_3_lc_trk_g0_4
T_17_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n27_adj_3323
T_21_8_wire_logic_cluster/lc_2/out
T_22_8_sp4_h_l_4
T_25_8_sp4_v_t_44
T_24_10_lc_trk_g0_2
T_24_10_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n27_cascade_
T_13_1_wire_logic_cluster/lc_1/ltout
T_13_1_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n28
T_11_4_wire_logic_cluster/lc_7/out
T_11_4_sp4_h_l_3
T_14_0_span4_vert_38
T_13_1_lc_trk_g2_6
T_13_1_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n28_adj_3073
T_11_6_wire_logic_cluster/lc_5/out
T_10_7_lc_trk_g1_5
T_10_7_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_11_1_sp4_v_t_47
T_10_2_lc_trk_g3_7
T_10_2_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n29
T_13_6_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_17
T_13_1_lc_trk_g2_1
T_13_1_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n29_adj_3049
T_24_10_wire_logic_cluster/lc_1/out
T_23_11_lc_trk_g1_1
T_23_11_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n3
T_26_8_wire_logic_cluster/lc_7/out
T_27_7_sp4_v_t_47
T_24_7_sp4_h_l_4
T_23_3_sp4_v_t_44
T_23_0_span4_vert_29
T_22_1_lc_trk_g1_5
T_22_1_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n30
T_13_2_wire_logic_cluster/lc_0/out
T_13_1_lc_trk_g1_0
T_13_1_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n30251_cascade_
T_24_11_wire_logic_cluster/lc_6/ltout
T_24_11_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n30271
T_16_3_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_0/in_0

T_16_3_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_0/in_0

T_16_3_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_19_13_lc_trk_g0_7
T_19_13_wire_logic_cluster/lc_4/in_1

T_16_3_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_17_13_sp12_h_l_0
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n30273
T_16_8_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_5/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_7/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_input_2_3
T_16_7_wire_logic_cluster/lc_3/in_2

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g0_0
T_17_8_wire_logic_cluster/lc_3/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g0_0
T_17_8_input_2_6
T_17_8_wire_logic_cluster/lc_6/in_2

T_16_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g2_0
T_15_8_wire_logic_cluster/lc_7/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_1/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g2_0
T_15_8_wire_logic_cluster/lc_1/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_4/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g0_0
T_17_8_wire_logic_cluster/lc_2/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_7/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_1/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_37
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_4/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_37
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g3_0
T_17_7_wire_logic_cluster/lc_7/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_2/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g0_0
T_15_9_wire_logic_cluster/lc_1/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_1/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_3/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g0_0
T_15_9_wire_logic_cluster/lc_3/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_19_8_lc_trk_g1_7
T_19_8_wire_logic_cluster/lc_2/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_19_8_lc_trk_g1_7
T_19_8_wire_logic_cluster/lc_5/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_44
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_44
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_3/in_0

T_16_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_44
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_4/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_44
T_18_10_sp4_h_l_9
T_19_10_lc_trk_g2_1
T_19_10_wire_logic_cluster/lc_4/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_20_8_sp4_h_l_9
T_19_8_sp4_v_t_44
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_20_8_sp4_h_l_9
T_19_8_sp4_v_t_44
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n30273_cascade_
T_16_8_wire_logic_cluster/lc_0/ltout
T_16_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n30859
T_12_7_wire_logic_cluster/lc_1/out
T_12_4_sp12_v_t_22
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_4_sp12_v_t_22
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_4_sp12_v_t_22
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_11_7_sp4_h_l_10
T_14_3_sp4_v_t_41
T_13_5_lc_trk_g0_4
T_13_5_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_14_6_lc_trk_g2_4
T_14_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_14_6_lc_trk_g2_4
T_14_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_14_6_lc_trk_g2_4
T_14_6_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_14
T_12_1_sp4_v_t_40
T_12_3_lc_trk_g3_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_11_7_sp4_h_l_10
T_14_3_sp4_v_t_41
T_14_5_lc_trk_g2_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_11_7_sp4_h_l_10
T_14_3_sp4_v_t_41
T_14_5_lc_trk_g2_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_12_7_sp4_h_l_1
T_11_3_sp4_v_t_36
T_10_4_lc_trk_g2_4
T_10_4_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_16_3_sp4_h_l_1
T_12_3_sp4_h_l_4
T_13_3_lc_trk_g2_4
T_13_3_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_16_3_sp4_h_l_1
T_12_3_sp4_h_l_4
T_13_3_lc_trk_g2_4
T_13_3_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_5/s_r

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_36
T_12_7_sp4_h_l_1
T_11_3_sp4_v_t_36
T_12_3_sp4_h_l_1
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n30_adj_3043_cascade_
T_14_3_wire_logic_cluster/lc_2/ltout
T_14_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n30_adj_3057
T_21_11_wire_logic_cluster/lc_7/out
T_21_11_sp4_h_l_3
T_23_11_lc_trk_g2_6
T_23_11_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n30_adj_3074
T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n30_adj_3330
T_24_10_wire_logic_cluster/lc_6/out
T_22_10_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_11_lc_trk_g2_6
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n31
T_14_6_wire_logic_cluster/lc_2/out
T_14_2_sp4_v_t_41
T_14_3_lc_trk_g3_1
T_14_3_input_2_0
T_14_3_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n31061_cascade_
T_20_13_wire_logic_cluster/lc_0/ltout
T_20_13_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n31146
T_24_12_wire_logic_cluster/lc_5/out
T_24_5_sp12_v_t_22
T_24_14_lc_trk_g2_6
T_24_14_wire_logic_cluster/lc_5/in_3

T_24_12_wire_logic_cluster/lc_5/out
T_24_5_sp12_v_t_22
T_24_9_lc_trk_g3_1
T_24_9_wire_logic_cluster/lc_0/in_0

T_24_12_wire_logic_cluster/lc_5/out
T_24_5_sp12_v_t_22
T_24_6_sp4_v_t_44
T_23_8_lc_trk_g2_1
T_23_8_wire_logic_cluster/lc_2/in_3

T_24_12_wire_logic_cluster/lc_5/out
T_24_5_sp12_v_t_22
T_24_6_sp4_v_t_44
T_23_8_lc_trk_g2_1
T_23_8_wire_logic_cluster/lc_6/in_1

T_24_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_42
T_25_11_sp4_h_l_7
T_28_7_sp4_v_t_42
T_27_9_lc_trk_g0_7
T_27_9_wire_logic_cluster/lc_2/in_3

T_24_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_42
T_25_11_sp4_h_l_7
T_28_7_sp4_v_t_42
T_27_9_lc_trk_g0_7
T_27_9_wire_logic_cluster/lc_6/in_1

T_24_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_42
T_25_11_sp4_h_l_7
T_28_7_sp4_v_t_42
T_28_10_lc_trk_g0_2
T_28_10_input_2_6
T_28_10_wire_logic_cluster/lc_6/in_2

T_24_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_42
T_25_11_sp4_h_l_7
T_28_7_sp4_v_t_42
T_28_8_lc_trk_g3_2
T_28_8_wire_logic_cluster/lc_7/in_0

T_24_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_42
T_25_11_sp4_h_l_7
T_24_7_sp4_v_t_37
T_21_7_sp4_h_l_0
T_21_7_lc_trk_g0_5
T_21_7_wire_logic_cluster/lc_4/in_1

T_24_12_wire_logic_cluster/lc_5/out
T_24_5_sp12_v_t_22
T_24_6_sp4_v_t_44
T_21_6_sp4_h_l_9
T_21_6_lc_trk_g1_4
T_21_6_input_2_3
T_21_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n31380
T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n31468
T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_38
T_18_16_sp4_h_l_8
T_21_16_sp4_v_t_45
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n31476
T_20_14_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_40
T_17_13_sp4_h_l_11
T_18_13_lc_trk_g3_3
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

T_20_14_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_45
T_17_10_sp4_h_l_2
T_18_10_lc_trk_g2_2
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n31_adj_3078
T_6_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n31_adj_3088
T_15_7_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g3_0
T_16_8_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_8
T_17_7_sp4_v_t_45
T_17_9_lc_trk_g2_0
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_15_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_0
T_19_7_sp4_v_t_40
T_19_11_sp4_v_t_45
T_19_13_lc_trk_g2_0
T_19_13_input_2_4
T_19_13_wire_logic_cluster/lc_4/in_2

T_15_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_8
T_17_7_sp4_v_t_45
T_18_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n31_adj_3140
T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_7_sp4_v_t_40
T_18_11_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_7_sp4_v_t_40
T_17_9_lc_trk_g0_5
T_17_9_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n31_adj_3311
T_23_9_wire_logic_cluster/lc_0/out
T_23_7_sp4_v_t_45
T_23_11_lc_trk_g1_0
T_23_11_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n32
T_14_3_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g2_1
T_14_3_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n32591
T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n32592
T_21_18_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g0_7
T_21_18_wire_logic_cluster/lc_0/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_3
T_18_15_lc_trk_g0_6
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

T_21_18_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_7_sp4_v_t_38
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_5/in_1

T_21_18_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_7_sp4_v_t_38
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n32593
T_12_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_4
T_17_22_sp4_h_l_0
T_20_18_sp4_v_t_43
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n32_adj_3062
T_12_7_wire_logic_cluster/lc_6/out
T_11_7_sp12_h_l_0
T_18_7_sp4_h_l_9
T_21_7_sp4_v_t_44
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n32_adj_3076
T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n32_adj_3128
T_14_6_wire_logic_cluster/lc_7/out
T_14_1_sp12_v_t_22
T_14_10_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n32_adj_3151
T_14_4_wire_logic_cluster/lc_5/out
T_13_4_sp4_h_l_2
T_16_4_sp4_v_t_42
T_16_8_sp4_v_t_38
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n32_adj_3228
T_14_6_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_42
T_15_9_sp4_h_l_1
T_16_9_lc_trk_g3_1
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n32_adj_3241
T_13_5_wire_logic_cluster/lc_3/out
T_13_4_sp12_v_t_22
T_13_11_sp4_v_t_38
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n32_adj_3269
T_12_3_wire_logic_cluster/lc_6/out
T_3_3_sp12_h_l_0
T_14_3_sp12_v_t_23
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n32_adj_3284
T_14_3_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_40
T_14_6_sp4_v_t_45
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n32_adj_3310_cascade_
T_23_11_wire_logic_cluster/lc_0/ltout
T_23_11_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n32_adj_3335
T_14_5_wire_logic_cluster/lc_3/out
T_15_5_sp4_h_l_6
T_14_5_sp4_v_t_43
T_15_9_sp4_h_l_0
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n33
T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_14_2_sp12_v_t_22
T_14_3_lc_trk_g3_6
T_14_3_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n33887
Net : c0.n33888
Net : c0.n33889
Net : c0.n33890
Net : c0.n33891
Net : c0.n33892
Net : c0.n33893
T_18_14_wire_logic_cluster/lc_6/cout
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n33_adj_3077
T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_8_6_sp4_v_t_38
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n33_adj_3315
T_24_11_wire_logic_cluster/lc_0/out
T_21_11_sp12_h_l_0
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n34
T_14_3_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g1_3
T_14_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n34_adj_3075_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n34_adj_3313
T_21_10_wire_logic_cluster/lc_4/out
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n34_adj_3340
T_18_5_wire_logic_cluster/lc_3/out
T_18_4_lc_trk_g0_3
T_18_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n34_adj_3356_cascade_
T_15_6_wire_logic_cluster/lc_3/ltout
T_15_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n35082
T_21_2_wire_logic_cluster/lc_0/out
T_18_2_sp12_h_l_0
T_23_2_lc_trk_g0_4
T_23_2_wire_logic_cluster/lc_3/in_3

T_21_2_wire_logic_cluster/lc_0/out
T_18_2_sp12_h_l_0
T_24_2_lc_trk_g1_7
T_24_2_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n35097
T_7_3_wire_logic_cluster/lc_0/out
T_4_3_sp12_h_l_0
T_9_3_lc_trk_g0_4
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

T_7_3_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_41
T_9_4_sp4_h_l_10
T_11_4_lc_trk_g2_7
T_11_4_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n35105_cascade_
T_20_2_wire_logic_cluster/lc_3/ltout
T_20_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n35114
T_12_5_wire_logic_cluster/lc_0/out
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_4/in_3

T_12_5_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_4/in_3

T_12_5_wire_logic_cluster/lc_0/out
T_13_2_sp4_v_t_41
T_10_2_sp4_h_l_10
T_10_2_lc_trk_g1_7
T_10_2_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_0/out
T_13_2_sp4_v_t_41
T_10_2_sp4_h_l_10
T_14_2_sp4_h_l_10
T_14_2_lc_trk_g0_7
T_14_2_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n35114_cascade_
T_12_5_wire_logic_cluster/lc_0/ltout
T_12_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n35120
T_27_7_wire_logic_cluster/lc_4/out
T_27_8_lc_trk_g1_4
T_27_8_input_2_1
T_27_8_wire_logic_cluster/lc_1/in_2

T_27_7_wire_logic_cluster/lc_4/out
T_28_7_lc_trk_g0_4
T_28_7_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n35122
T_10_6_wire_logic_cluster/lc_5/out
T_2_6_sp12_h_l_1
T_10_6_lc_trk_g1_2
T_10_6_wire_logic_cluster/lc_2/in_3

T_10_6_wire_logic_cluster/lc_5/out
T_10_5_lc_trk_g1_5
T_10_5_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n35122_cascade_
T_10_6_wire_logic_cluster/lc_5/ltout
T_10_6_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n35138
T_11_3_wire_logic_cluster/lc_5/out
T_12_2_sp4_v_t_43
T_13_6_sp4_h_l_6
T_13_6_lc_trk_g0_3
T_13_6_input_2_3
T_13_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n35138_cascade_
T_11_3_wire_logic_cluster/lc_5/ltout
T_11_3_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n35142
T_9_2_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g1_2
T_9_1_input_2_7
T_9_1_wire_logic_cluster/lc_7/in_2

T_9_2_wire_logic_cluster/lc_2/out
T_10_2_lc_trk_g0_2
T_10_2_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_10_1_sp4_v_t_37
T_10_3_lc_trk_g2_0
T_10_3_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_12_2_sp4_v_t_44
T_12_3_lc_trk_g3_4
T_12_3_input_2_1
T_12_3_wire_logic_cluster/lc_1/in_2

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_13_2_sp4_h_l_9
T_14_2_lc_trk_g3_1
T_14_2_input_2_2
T_14_2_wire_logic_cluster/lc_2/in_2

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_12_2_sp4_v_t_44
T_12_4_lc_trk_g2_1
T_12_4_input_2_3
T_12_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n35149
T_12_5_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g1_1
T_13_5_input_2_6
T_13_5_wire_logic_cluster/lc_6/in_2

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_0_span4_vert_35
T_13_3_lc_trk_g0_3
T_13_3_input_2_1
T_13_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n35157
T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_12_7_sp4_h_l_8
T_13_7_lc_trk_g3_0
T_13_7_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n35157_cascade_
T_11_11_wire_logic_cluster/lc_4/ltout
T_11_11_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n35166
T_9_2_wire_logic_cluster/lc_3/out
T_9_2_sp4_h_l_11
T_11_2_lc_trk_g3_6
T_11_2_wire_logic_cluster/lc_4/in_3

T_9_2_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g2_3
T_10_3_wire_logic_cluster/lc_6/in_1

T_9_2_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g2_3
T_10_3_wire_logic_cluster/lc_1/in_0

T_9_2_wire_logic_cluster/lc_3/out
T_10_0_span4_vert_34
T_11_3_sp4_h_l_4
T_11_3_lc_trk_g0_1
T_11_3_wire_logic_cluster/lc_0/in_1

T_9_2_wire_logic_cluster/lc_3/out
T_10_1_sp4_v_t_39
T_11_5_sp4_h_l_8
T_12_5_lc_trk_g2_0
T_12_5_wire_logic_cluster/lc_1/in_1

T_9_2_wire_logic_cluster/lc_3/out
T_10_1_sp4_v_t_39
T_11_5_sp4_h_l_8
T_12_5_lc_trk_g2_0
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n35168
T_11_3_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_0/in_1

T_11_3_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n35168_cascade_
T_11_3_wire_logic_cluster/lc_2/ltout
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n35175
T_9_13_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_43
T_11_10_sp4_h_l_6
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_2/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_43
T_11_10_sp4_h_l_6
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_2_sp12_v_t_22
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n35187
T_9_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g1_3
T_10_3_wire_logic_cluster/lc_7/in_3

T_9_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g1_3
T_10_3_input_2_2
T_10_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n35192
T_12_3_wire_logic_cluster/lc_5/out
T_4_3_sp12_h_l_1
T_15_0_span12_vert_5
T_15_0_span4_vert_36
T_14_2_lc_trk_g1_1
T_14_2_wire_logic_cluster/lc_1/in_3

T_12_3_wire_logic_cluster/lc_5/out
T_4_3_sp12_h_l_1
T_15_0_span12_vert_5
T_15_0_span4_vert_36
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_1/in_1

T_12_3_wire_logic_cluster/lc_5/out
T_12_1_sp4_v_t_39
T_9_1_sp4_h_l_8
T_10_1_lc_trk_g2_0
T_10_1_input_2_0
T_10_1_wire_logic_cluster/lc_0/in_2

T_12_3_wire_logic_cluster/lc_5/out
T_12_1_sp4_v_t_39
T_9_1_sp4_h_l_8
T_10_1_lc_trk_g2_0
T_10_1_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n35211
T_19_3_wire_logic_cluster/lc_3/out
T_19_3_sp4_h_l_11
T_21_3_lc_trk_g3_6
T_21_3_wire_logic_cluster/lc_0/in_1

T_19_3_wire_logic_cluster/lc_3/out
T_19_3_sp4_h_l_11
T_21_3_lc_trk_g3_6
T_21_3_wire_logic_cluster/lc_3/in_0

T_19_3_wire_logic_cluster/lc_3/out
T_20_2_sp4_v_t_39
T_20_5_lc_trk_g0_7
T_20_5_input_2_3
T_20_5_wire_logic_cluster/lc_3/in_2

T_19_3_wire_logic_cluster/lc_3/out
T_20_2_sp4_v_t_39
T_20_6_lc_trk_g0_2
T_20_6_wire_logic_cluster/lc_3/in_1

T_19_3_wire_logic_cluster/lc_3/out
T_19_3_sp4_h_l_11
T_23_3_sp4_h_l_7
T_26_3_sp4_v_t_37
T_26_5_lc_trk_g3_0
T_26_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n35222
T_26_11_wire_logic_cluster/lc_4/out
T_25_11_sp4_h_l_0
T_24_11_lc_trk_g1_0
T_24_11_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_19_11_sp12_h_l_0
T_21_11_lc_trk_g0_7
T_21_11_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n35224
T_24_10_wire_logic_cluster/lc_3/out
T_23_11_lc_trk_g0_3
T_23_11_wire_logic_cluster/lc_2/in_3

T_24_10_wire_logic_cluster/lc_3/out
T_25_7_sp4_v_t_47
T_26_11_sp4_h_l_4
T_26_11_lc_trk_g1_1
T_26_11_wire_logic_cluster/lc_4/in_0

T_24_10_wire_logic_cluster/lc_3/out
T_25_7_sp4_v_t_47
T_26_11_sp4_h_l_4
T_22_11_sp4_h_l_4
T_21_11_lc_trk_g1_4
T_21_11_input_2_7
T_21_11_wire_logic_cluster/lc_7/in_2

T_24_10_wire_logic_cluster/lc_3/out
T_25_7_sp4_v_t_47
T_26_11_sp4_h_l_4
T_22_11_sp4_h_l_4
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_input_2_2
T_20_11_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n35227
T_9_6_wire_logic_cluster/lc_7/out
T_7_6_sp12_h_l_1
T_13_6_lc_trk_g0_6
T_13_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_39
T_11_3_sp4_h_l_7
T_10_3_lc_trk_g1_7
T_10_3_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_39
T_11_3_sp4_h_l_7
T_10_3_lc_trk_g1_7
T_10_3_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_7_6_sp12_h_l_1
T_9_6_sp4_h_l_2
T_8_2_sp4_v_t_42
T_9_2_sp4_h_l_0
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n35243
T_13_1_wire_logic_cluster/lc_7/out
T_14_2_lc_trk_g2_7
T_14_2_wire_logic_cluster/lc_6/in_3

T_13_1_wire_logic_cluster/lc_7/out
T_13_0_span12_vert_14
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n35245
T_12_2_wire_logic_cluster/lc_6/out
T_12_2_sp4_h_l_1
T_14_2_lc_trk_g3_4
T_14_2_wire_logic_cluster/lc_6/in_1

T_12_2_wire_logic_cluster/lc_6/out
T_11_1_lc_trk_g3_6
T_11_1_input_2_1
T_11_1_wire_logic_cluster/lc_1/in_2

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_sp4_h_l_1
T_15_0_span4_vert_18
T_14_1_lc_trk_g3_2
T_14_1_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n35260
T_13_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n35260_cascade_
T_13_2_wire_logic_cluster/lc_1/ltout
T_13_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n35271
T_11_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_7/in_0

T_11_2_wire_logic_cluster/lc_2/out
T_11_2_sp4_h_l_9
T_14_0_span4_vert_14
T_15_2_sp4_h_l_3
T_14_0_span4_vert_21
T_13_1_lc_trk_g3_5
T_13_1_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n35271_cascade_
T_11_2_wire_logic_cluster/lc_2/ltout
T_11_2_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n35273
T_10_6_wire_logic_cluster/lc_2/out
T_10_0_span12_vert_15
T_10_2_lc_trk_g3_4
T_10_2_wire_logic_cluster/lc_7/in_0

T_10_6_wire_logic_cluster/lc_2/out
T_10_0_span12_vert_15
T_10_0_span4_vert_41
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n35302
T_10_3_wire_logic_cluster/lc_5/out
T_11_3_sp4_h_l_10
T_14_3_sp4_v_t_38
T_14_4_lc_trk_g3_6
T_14_4_wire_logic_cluster/lc_4/in_3

T_10_3_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_43
T_12_6_sp4_h_l_0
T_12_6_lc_trk_g1_5
T_12_6_input_2_6
T_12_6_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n35306
T_29_6_wire_logic_cluster/lc_2/out
T_29_5_sp4_v_t_36
T_26_5_sp4_h_l_1
T_27_5_lc_trk_g3_1
T_27_5_wire_logic_cluster/lc_4/in_0

T_29_6_wire_logic_cluster/lc_2/out
T_27_6_sp4_h_l_1
T_26_6_sp4_v_t_42
T_26_7_lc_trk_g3_2
T_26_7_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n35319
T_9_5_wire_logic_cluster/lc_4/out
T_10_5_sp12_h_l_0
T_11_5_lc_trk_g0_4
T_11_5_wire_logic_cluster/lc_5/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_10_5_sp12_h_l_0
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n35346
T_26_6_wire_logic_cluster/lc_7/out
T_26_6_sp4_h_l_3
T_25_6_sp4_v_t_44
T_24_7_lc_trk_g3_4
T_24_7_wire_logic_cluster/lc_6/in_1

T_26_6_wire_logic_cluster/lc_7/out
T_24_6_sp4_h_l_11
T_23_6_sp4_v_t_46
T_23_7_lc_trk_g2_6
T_23_7_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n35365
T_26_10_wire_logic_cluster/lc_5/out
T_18_10_sp12_h_l_1
T_24_10_lc_trk_g0_6
T_24_10_wire_logic_cluster/lc_5/in_3

T_26_10_wire_logic_cluster/lc_5/out
T_25_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_11_lc_trk_g3_7
T_24_11_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n35365_cascade_
T_26_10_wire_logic_cluster/lc_5/ltout
T_26_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n35414
T_13_5_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g3_6
T_13_5_wire_logic_cluster/lc_2/in_3

T_13_5_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g2_6
T_14_6_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n35414_cascade_
T_13_5_wire_logic_cluster/lc_6/ltout
T_13_5_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n35692
T_26_9_wire_logic_cluster/lc_7/out
T_24_9_sp12_h_l_1
T_28_9_lc_trk_g0_2
T_28_9_wire_logic_cluster/lc_7/in_1

T_26_9_wire_logic_cluster/lc_7/out
T_26_9_sp4_h_l_3
T_25_5_sp4_v_t_38
T_24_8_lc_trk_g2_6
T_24_8_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n35745
T_10_6_wire_logic_cluster/lc_6/out
T_10_5_sp4_v_t_44
T_11_5_sp4_h_l_9
T_12_5_lc_trk_g2_1
T_12_5_wire_logic_cluster/lc_2/in_3

T_10_6_wire_logic_cluster/lc_6/out
T_10_5_sp4_v_t_44
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_input_2_6
T_9_1_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_6/out
T_8_6_sp4_h_l_9
T_11_2_sp4_v_t_38
T_12_2_sp4_h_l_8
T_12_2_lc_trk_g0_5
T_12_2_wire_logic_cluster/lc_6/in_3

T_10_6_wire_logic_cluster/lc_6/out
T_8_6_sp4_h_l_9
T_7_2_sp4_v_t_44
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_0/in_3

T_10_6_wire_logic_cluster/lc_6/out
T_8_6_sp4_h_l_9
T_11_2_sp4_v_t_38
T_12_2_sp4_h_l_8
T_13_2_lc_trk_g2_0
T_13_2_wire_logic_cluster/lc_7/in_1

T_10_6_wire_logic_cluster/lc_6/out
T_10_5_sp4_v_t_44
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_44
T_11_1_sp4_h_l_2
T_13_1_lc_trk_g3_7
T_13_1_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n36197
T_14_4_wire_logic_cluster/lc_3/out
T_14_0_span12_vert_13
T_14_6_lc_trk_g3_2
T_14_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n36197_cascade_
T_14_4_wire_logic_cluster/lc_3/ltout
T_14_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n36270_cascade_
T_20_21_wire_logic_cluster/lc_2/ltout
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n36371
T_24_3_wire_logic_cluster/lc_5/out
T_25_3_sp4_h_l_10
T_28_3_sp4_v_t_38
T_28_5_lc_trk_g3_3
T_28_5_wire_logic_cluster/lc_7/in_1

T_24_3_wire_logic_cluster/lc_5/out
T_24_0_span12_vert_14
T_25_8_sp12_h_l_1
T_28_8_lc_trk_g1_1
T_28_8_wire_logic_cluster/lc_3/in_1

T_24_3_wire_logic_cluster/lc_5/out
T_25_3_sp4_h_l_10
T_28_3_sp4_v_t_38
T_28_7_sp4_v_t_46
T_29_11_sp4_h_l_5
T_25_11_sp4_h_l_8
T_26_11_lc_trk_g2_0
T_26_11_input_2_6
T_26_11_wire_logic_cluster/lc_6/in_2

T_24_3_wire_logic_cluster/lc_5/out
T_25_3_sp4_h_l_10
T_28_3_sp4_v_t_38
T_28_7_sp4_v_t_46
T_29_11_sp4_h_l_5
T_25_11_sp4_h_l_8
T_26_11_lc_trk_g2_0
T_26_11_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n36373
T_19_5_wire_logic_cluster/lc_6/out
T_18_5_sp12_h_l_0
T_26_5_lc_trk_g1_3
T_26_5_wire_logic_cluster/lc_4/in_0

T_19_5_wire_logic_cluster/lc_6/out
T_18_5_sp12_h_l_0
T_23_5_sp4_h_l_7
T_26_1_sp4_v_t_42
T_26_4_lc_trk_g1_2
T_26_4_wire_logic_cluster/lc_4/in_3

T_19_5_wire_logic_cluster/lc_6/out
T_18_5_sp12_h_l_0
T_23_5_sp4_h_l_7
T_26_1_sp4_v_t_42
T_26_4_lc_trk_g1_2
T_26_4_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n36375
T_10_5_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_45
T_11_0_span4_vert_46
T_10_2_lc_trk_g0_0
T_10_2_wire_logic_cluster/lc_1/in_1

T_10_5_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_45
T_11_0_span4_vert_46
T_12_4_sp4_h_l_11
T_13_4_lc_trk_g3_3
T_13_4_wire_logic_cluster/lc_5/in_1

T_10_5_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_14_2_sp4_v_t_42
T_13_3_lc_trk_g3_2
T_13_3_input_2_3
T_13_3_wire_logic_cluster/lc_3/in_2

T_10_5_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_37
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g1_0
T_12_2_wire_logic_cluster/lc_6/in_1

T_10_5_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_37
T_12_2_sp4_h_l_5
T_15_0_span4_vert_22
T_14_2_lc_trk_g2_3
T_14_2_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n36377
T_24_7_wire_logic_cluster/lc_7/out
T_24_8_lc_trk_g0_7
T_24_8_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n36382
T_28_6_wire_logic_cluster/lc_5/out
T_27_6_sp4_h_l_2
T_30_6_sp4_v_t_39
T_30_7_lc_trk_g3_7
T_30_7_wire_logic_cluster/lc_7/in_3

T_28_6_wire_logic_cluster/lc_5/out
T_27_6_sp4_h_l_2
T_26_6_sp4_v_t_45
T_26_9_lc_trk_g0_5
T_26_9_wire_logic_cluster/lc_0/in_3

T_28_6_wire_logic_cluster/lc_5/out
T_27_6_sp4_h_l_2
T_26_6_sp4_v_t_45
T_23_10_sp4_h_l_8
T_24_10_lc_trk_g3_0
T_24_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n36387
T_10_2_wire_logic_cluster/lc_1/out
T_10_2_lc_trk_g1_1
T_10_2_wire_logic_cluster/lc_5/in_3

T_10_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_1/in_3

T_10_2_wire_logic_cluster/lc_1/out
T_9_2_sp4_h_l_10
T_12_0_span4_vert_23
T_12_1_lc_trk_g1_7
T_12_1_wire_logic_cluster/lc_2/in_0

T_10_2_wire_logic_cluster/lc_1/out
T_9_2_sp4_h_l_10
T_12_0_span4_vert_23
T_12_1_lc_trk_g1_7
T_12_1_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n36387_cascade_
T_10_2_wire_logic_cluster/lc_1/ltout
T_10_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n36389
T_9_3_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g2_5
T_10_2_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g2_5
T_10_2_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g2_5
T_10_2_wire_logic_cluster/lc_2/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_10_2_sp4_v_t_43
T_10_0_span4_vert_20
T_10_1_lc_trk_g0_4
T_10_1_wire_logic_cluster/lc_7/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_10_2_sp4_v_t_43
T_7_2_sp4_h_l_0
T_11_2_sp4_h_l_8
T_11_2_lc_trk_g0_5
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

T_9_3_wire_logic_cluster/lc_5/out
T_9_3_sp12_h_l_1
T_13_3_sp4_h_l_4
T_12_3_sp4_v_t_47
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n36393
T_23_10_wire_logic_cluster/lc_6/out
T_23_10_lc_trk_g2_6
T_23_10_wire_logic_cluster/lc_3/in_3

T_23_10_wire_logic_cluster/lc_6/out
T_21_10_sp4_h_l_9
T_20_10_sp4_v_t_38
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n36396
T_24_8_wire_logic_cluster/lc_5/out
T_24_6_sp4_v_t_39
T_21_10_sp4_h_l_2
T_20_10_lc_trk_g1_2
T_20_10_input_2_1
T_20_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n36396_cascade_
T_24_8_wire_logic_cluster/lc_5/ltout
T_24_8_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n36401
T_11_10_wire_logic_cluster/lc_3/out
T_11_7_sp4_v_t_46
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_11
T_10_6_sp4_v_t_41
T_10_2_sp4_v_t_41
T_9_5_lc_trk_g3_1
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_11
T_10_6_sp4_v_t_41
T_10_2_sp4_v_t_41
T_10_0_span4_vert_17
T_9_2_lc_trk_g1_4
T_9_2_input_2_3
T_9_2_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n36401_cascade_
T_11_10_wire_logic_cluster/lc_3/ltout
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n36408
T_9_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_7_4_sp4_h_l_11
T_11_4_sp4_h_l_11
T_12_4_lc_trk_g2_3
T_12_4_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_7_4_sp4_h_l_11
T_11_4_sp4_h_l_11
T_12_4_lc_trk_g2_3
T_12_4_wire_logic_cluster/lc_2/in_3

T_9_4_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_46
T_10_3_sp4_h_l_11
T_11_3_lc_trk_g2_3
T_11_3_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_9_4_sp4_h_l_3
T_12_4_sp4_v_t_38
T_11_6_lc_trk_g0_3
T_11_6_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_7_4_sp4_h_l_11
T_11_4_sp4_h_l_11
T_14_4_sp4_v_t_46
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n36410
T_28_6_wire_logic_cluster/lc_1/out
T_28_7_lc_trk_g0_1
T_28_7_wire_logic_cluster/lc_6/in_1

T_28_6_wire_logic_cluster/lc_1/out
T_28_3_sp12_v_t_22
T_28_8_lc_trk_g3_6
T_28_8_wire_logic_cluster/lc_4/in_3

T_28_6_wire_logic_cluster/lc_1/out
T_28_3_sp4_v_t_42
T_29_7_sp4_h_l_1
T_30_7_lc_trk_g3_1
T_30_7_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n36416
T_28_5_wire_logic_cluster/lc_3/out
T_29_2_sp4_v_t_47
T_29_4_lc_trk_g3_2
T_29_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n36416_cascade_
T_28_5_wire_logic_cluster/lc_3/ltout
T_28_5_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n36424
T_27_2_wire_logic_cluster/lc_4/out
T_28_1_sp4_v_t_41
T_28_5_lc_trk_g0_4
T_28_5_wire_logic_cluster/lc_7/in_3

T_27_2_wire_logic_cluster/lc_4/out
T_28_1_sp4_v_t_41
T_28_5_sp4_v_t_37
T_28_8_lc_trk_g1_5
T_28_8_wire_logic_cluster/lc_3/in_3

T_27_2_wire_logic_cluster/lc_4/out
T_28_1_sp4_v_t_41
T_28_5_sp4_v_t_37
T_28_9_sp4_v_t_37
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n36431
T_9_4_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_5/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_10_5_lc_trk_g2_0
T_10_5_wire_logic_cluster/lc_5/in_3

T_9_4_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_23
T_9_1_lc_trk_g3_7
T_9_1_wire_logic_cluster/lc_1/in_3

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_12_0_span4_vert_46
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_4/in_3

T_9_4_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_44
T_10_6_sp4_v_t_44
T_10_7_lc_trk_g2_4
T_10_7_wire_logic_cluster/lc_6/in_0

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_12_0_span4_vert_40
T_11_1_lc_trk_g3_0
T_11_1_input_2_5
T_11_1_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36438
T_20_11_wire_logic_cluster/lc_2/out
T_21_11_lc_trk_g1_2
T_21_11_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_23_11_lc_trk_g1_3
T_23_11_input_2_0
T_23_11_wire_logic_cluster/lc_0/in_2

T_20_11_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_45
T_21_9_lc_trk_g3_5
T_21_9_input_2_4
T_21_9_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n36440
T_12_5_wire_logic_cluster/lc_2/out
T_13_4_lc_trk_g3_2
T_13_4_input_2_5
T_13_4_wire_logic_cluster/lc_5/in_2

T_12_5_wire_logic_cluster/lc_2/out
T_12_3_sp12_v_t_23
T_13_3_sp12_h_l_0
T_14_3_lc_trk_g0_4
T_14_3_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_2/out
T_12_1_sp4_v_t_41
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_1

T_12_5_wire_logic_cluster/lc_2/out
T_13_1_sp4_v_t_40
T_13_2_lc_trk_g3_0
T_13_2_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n36442
T_27_11_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g1_0
T_27_10_wire_logic_cluster/lc_5/in_0

T_27_11_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g1_0
T_27_10_wire_logic_cluster/lc_1/in_0

T_27_11_wire_logic_cluster/lc_0/out
T_26_10_lc_trk_g2_0
T_26_10_wire_logic_cluster/lc_0/in_0

T_27_11_wire_logic_cluster/lc_0/out
T_27_7_sp4_v_t_37
T_27_8_lc_trk_g3_5
T_27_8_wire_logic_cluster/lc_1/in_1

T_27_11_wire_logic_cluster/lc_0/out
T_24_11_sp12_h_l_0
T_23_0_span12_vert_20
T_23_10_lc_trk_g3_3
T_23_10_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n36447
T_26_7_wire_logic_cluster/lc_2/out
T_26_4_sp4_v_t_44
T_27_8_sp4_h_l_9
T_28_8_lc_trk_g2_1
T_28_8_wire_logic_cluster/lc_1/in_0

T_26_7_wire_logic_cluster/lc_2/out
T_27_6_sp4_v_t_37
T_27_9_lc_trk_g0_5
T_27_9_wire_logic_cluster/lc_3/in_0

T_26_7_wire_logic_cluster/lc_2/out
T_27_6_sp4_v_t_37
T_28_10_sp4_h_l_6
T_27_10_lc_trk_g0_6
T_27_10_wire_logic_cluster/lc_4/in_0

T_26_7_wire_logic_cluster/lc_2/out
T_26_4_sp4_v_t_44
T_23_8_sp4_h_l_2
T_23_8_lc_trk_g1_7
T_23_8_wire_logic_cluster/lc_0/in_0

T_26_7_wire_logic_cluster/lc_2/out
T_26_4_sp4_v_t_44
T_23_8_sp4_h_l_2
T_19_8_sp4_h_l_10
T_21_8_lc_trk_g3_7
T_21_8_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n36451
T_27_10_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g2_2
T_27_10_wire_logic_cluster/lc_1/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_10_sp4_h_l_9
T_23_10_sp4_h_l_9
T_23_10_lc_trk_g1_4
T_23_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n36454
T_11_4_wire_logic_cluster/lc_2/out
T_6_4_sp12_h_l_0
T_14_4_lc_trk_g1_3
T_14_4_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_2/out
T_11_2_sp12_v_t_23
T_12_2_sp12_h_l_0
T_13_2_lc_trk_g1_4
T_13_2_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n36456
T_11_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g1_5
T_11_3_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_17
T_11_1_lc_trk_g3_1
T_11_1_input_2_2
T_11_1_wire_logic_cluster/lc_2/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_17
T_11_1_lc_trk_g3_1
T_11_1_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_17
T_11_1_lc_trk_g3_1
T_11_1_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n36462
T_27_3_wire_logic_cluster/lc_1/out
T_27_4_lc_trk_g0_1
T_27_4_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_1/out
T_27_0_span12_vert_22
T_27_11_lc_trk_g3_2
T_27_11_wire_logic_cluster/lc_0/in_1

T_27_3_wire_logic_cluster/lc_1/out
T_27_0_span12_vert_22
T_16_12_sp12_h_l_1
T_26_12_sp4_h_l_10
T_29_8_sp4_v_t_41
T_28_10_lc_trk_g1_4
T_28_10_wire_logic_cluster/lc_4/in_3

T_27_3_wire_logic_cluster/lc_1/out
T_27_0_span12_vert_22
T_16_12_sp12_h_l_1
T_26_12_sp4_h_l_10
T_25_8_sp4_v_t_47
T_24_9_lc_trk_g3_7
T_24_9_wire_logic_cluster/lc_3/in_3

T_27_3_wire_logic_cluster/lc_1/out
T_27_0_span12_vert_22
T_16_12_sp12_h_l_1
T_26_12_sp4_h_l_10
T_25_8_sp4_v_t_47
T_24_9_lc_trk_g3_7
T_24_9_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n36467
T_27_5_wire_logic_cluster/lc_4/out
T_27_6_lc_trk_g1_4
T_27_6_wire_logic_cluster/lc_4/in_1

T_27_5_wire_logic_cluster/lc_4/out
T_27_6_lc_trk_g1_4
T_27_6_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n36467_cascade_
T_27_5_wire_logic_cluster/lc_4/ltout
T_27_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36469
T_10_1_wire_logic_cluster/lc_3/out
T_10_1_lc_trk_g0_3
T_10_1_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n36474_cascade_
T_10_1_wire_logic_cluster/lc_5/ltout
T_10_1_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n36476
T_12_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_1/in_1

T_12_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_6/in_0

T_12_4_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g3_3
T_13_5_input_2_4
T_13_5_wire_logic_cluster/lc_4/in_2

T_12_4_wire_logic_cluster/lc_3/out
T_13_0_span4_vert_42
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_0/in_3

T_12_4_wire_logic_cluster/lc_3/out
T_13_0_span4_vert_42
T_13_4_sp4_v_t_42
T_13_6_lc_trk_g3_7
T_13_6_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n36476_cascade_
T_12_4_wire_logic_cluster/lc_3/ltout
T_12_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n36482
T_29_4_wire_logic_cluster/lc_4/out
T_29_0_span12_vert_15
T_29_6_lc_trk_g3_4
T_29_6_wire_logic_cluster/lc_2/in_3

T_29_4_wire_logic_cluster/lc_4/out
T_28_4_sp4_h_l_0
T_27_4_sp4_v_t_43
T_27_7_lc_trk_g0_3
T_27_7_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n36485
T_9_2_wire_logic_cluster/lc_4/out
T_10_2_sp4_h_l_8
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_3/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_10_2_sp4_h_l_8
T_12_2_lc_trk_g2_5
T_12_2_input_2_1
T_12_2_wire_logic_cluster/lc_1/in_2

T_9_2_wire_logic_cluster/lc_4/out
T_10_2_sp12_h_l_0
T_14_2_lc_trk_g0_3
T_14_2_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_2_2_sp12_h_l_0
T_13_2_sp12_v_t_23
T_13_7_lc_trk_g3_7
T_13_7_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n36485_cascade_
T_9_2_wire_logic_cluster/lc_4/ltout
T_9_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36491
T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_41
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_44
T_10_3_sp4_v_t_40
T_10_4_lc_trk_g3_0
T_10_4_input_2_1
T_10_4_wire_logic_cluster/lc_1/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_37
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_8
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_37
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_8
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_44
T_10_3_sp4_v_t_40
T_10_0_span4_vert_29
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_37
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_8
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_37
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_8
T_12_5_lc_trk_g2_5
T_12_5_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_44
T_10_3_sp4_v_t_40
T_10_0_span4_vert_25
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_41
T_6_3_sp4_h_l_10
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_9
T_11_3_lc_trk_g2_1
T_11_3_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_9
T_13_0_span4_vert_27
T_13_1_lc_trk_g3_3
T_13_1_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n36493
T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_3/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_10_6_lc_trk_g0_4
T_10_6_wire_logic_cluster/lc_5/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_10_5_sp4_h_l_0
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_10_5_sp4_h_l_0
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n36495
T_11_1_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_40
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_7/in_3

T_11_1_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_40
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_1/in_1

T_11_1_wire_logic_cluster/lc_4/out
T_12_0_span4_vert_41
T_12_3_lc_trk_g1_1
T_12_3_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n36499
T_10_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_6/in_0

T_10_7_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_41
T_10_4_lc_trk_g3_1
T_10_4_wire_logic_cluster/lc_1/in_3

T_10_7_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_40
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_0/in_3

T_10_7_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_40
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n36499_cascade_
T_10_7_wire_logic_cluster/lc_2/ltout
T_10_7_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n36503
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g0_2
T_9_4_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g0_2
T_10_5_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_12
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_12
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_5/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_12
T_9_2_lc_trk_g2_3
T_9_2_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_sp4_h_l_4
T_14_5_sp4_h_l_4
T_13_5_lc_trk_g1_4
T_13_5_wire_logic_cluster/lc_1/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_sp4_h_l_4
T_14_5_sp4_h_l_4
T_13_1_sp4_v_t_41
T_12_4_lc_trk_g3_1
T_12_4_input_2_6
T_12_4_wire_logic_cluster/lc_6/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_sp4_h_l_4
T_14_5_sp4_h_l_4
T_13_1_sp4_v_t_41
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_sp4_h_l_4
T_14_5_sp4_h_l_4
T_13_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_input_2_4
T_12_2_wire_logic_cluster/lc_4/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_10_5_sp4_h_l_4
T_14_5_sp4_h_l_4
T_13_1_sp4_v_t_41
T_13_2_lc_trk_g2_1
T_13_2_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n36509
T_10_2_wire_logic_cluster/lc_2/out
T_10_2_sp4_h_l_9
T_12_2_lc_trk_g2_4
T_12_2_wire_logic_cluster/lc_3/in_3

T_10_2_wire_logic_cluster/lc_2/out
T_10_2_sp4_h_l_9
T_12_2_lc_trk_g2_4
T_12_2_wire_logic_cluster/lc_7/in_3

T_10_2_wire_logic_cluster/lc_2/out
T_10_2_sp4_h_l_9
T_12_2_lc_trk_g2_4
T_12_2_wire_logic_cluster/lc_1/in_1

T_10_2_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_5/in_3

T_10_2_wire_logic_cluster/lc_2/out
T_8_2_sp4_h_l_1
T_7_2_sp4_v_t_42
T_6_5_lc_trk_g3_2
T_6_5_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n36522
T_30_7_wire_logic_cluster/lc_7/out
T_28_7_sp4_h_l_11
T_28_7_lc_trk_g0_6
T_28_7_wire_logic_cluster/lc_7/in_1

T_30_7_wire_logic_cluster/lc_7/out
T_20_7_sp12_h_l_1
T_22_7_sp4_h_l_2
T_21_7_sp4_v_t_45
T_21_11_lc_trk_g0_0
T_21_11_wire_logic_cluster/lc_7/in_1

T_30_7_wire_logic_cluster/lc_7/out
T_20_7_sp12_h_l_1
T_22_7_sp4_h_l_2
T_21_7_sp4_v_t_45
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_1/in_1

T_30_7_wire_logic_cluster/lc_7/out
T_20_7_sp12_h_l_1
T_22_7_sp4_h_l_2
T_21_7_sp4_v_t_45
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_2/in_0

T_30_7_wire_logic_cluster/lc_7/out
T_20_7_sp12_h_l_1
T_22_7_sp4_h_l_2
T_21_7_sp4_v_t_45
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n36526
T_10_2_wire_logic_cluster/lc_4/out
T_11_2_sp12_h_l_0
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_3/in_1

T_10_2_wire_logic_cluster/lc_4/out
T_11_2_sp12_h_l_0
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_7/in_1

T_10_2_wire_logic_cluster/lc_4/out
T_11_2_sp12_h_l_0
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_1/in_3

T_10_2_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_5/in_1

T_10_2_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_1/in_3

T_10_2_wire_logic_cluster/lc_4/out
T_11_2_sp12_h_l_0
T_10_2_sp4_h_l_1
T_13_2_sp4_v_t_43
T_13_5_lc_trk_g0_3
T_13_5_wire_logic_cluster/lc_2/in_1

T_10_2_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_36
T_12_4_sp4_h_l_7
T_14_4_lc_trk_g3_2
T_14_4_wire_logic_cluster/lc_1/in_0

T_10_2_wire_logic_cluster/lc_4/out
T_11_2_sp12_h_l_0
T_10_2_sp4_h_l_1
T_13_2_sp4_v_t_43
T_13_5_lc_trk_g0_3
T_13_5_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n36536
T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g2_4
T_12_3_input_2_0
T_12_3_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n36536_cascade_
T_12_3_wire_logic_cluster/lc_4/ltout
T_12_3_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36539
T_10_1_wire_logic_cluster/lc_7/out
T_10_0_span4_vert_30
T_10_3_lc_trk_g1_6
T_10_3_wire_logic_cluster/lc_7/in_0

T_10_1_wire_logic_cluster/lc_7/out
T_10_0_span4_vert_30
T_10_3_lc_trk_g1_6
T_10_3_wire_logic_cluster/lc_3/in_0

T_10_1_wire_logic_cluster/lc_7/out
T_10_1_sp4_h_l_3
T_13_1_sp4_v_t_38
T_12_4_lc_trk_g2_6
T_12_4_wire_logic_cluster/lc_0/in_0

T_10_1_wire_logic_cluster/lc_7/out
T_10_1_sp4_h_l_3
T_13_1_sp4_v_t_45
T_13_3_lc_trk_g3_0
T_13_3_wire_logic_cluster/lc_4/in_3

T_10_1_wire_logic_cluster/lc_7/out
T_10_1_sp4_h_l_3
T_13_1_sp4_v_t_38
T_12_4_lc_trk_g2_6
T_12_4_wire_logic_cluster/lc_4/in_0

T_10_1_wire_logic_cluster/lc_7/out
T_10_1_sp4_h_l_3
T_13_1_sp4_v_t_38
T_12_4_lc_trk_g2_6
T_12_4_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n36547
T_10_1_wire_logic_cluster/lc_4/out
T_11_1_lc_trk_g1_4
T_11_1_wire_logic_cluster/lc_6/in_1

T_10_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_7/in_0

T_10_1_wire_logic_cluster/lc_4/out
T_11_1_sp12_h_l_0
T_14_1_lc_trk_g1_0
T_14_1_wire_logic_cluster/lc_4/in_3

T_10_1_wire_logic_cluster/lc_4/out
T_11_1_sp12_h_l_0
T_14_1_sp4_h_l_5
T_13_1_sp4_v_t_46
T_12_3_lc_trk_g2_3
T_12_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n36547_cascade_
T_10_1_wire_logic_cluster/lc_4/ltout
T_10_1_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36550
T_12_4_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g1_1
T_12_5_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n36554
T_26_7_wire_logic_cluster/lc_6/out
T_27_6_sp4_v_t_45
T_27_10_lc_trk_g0_0
T_27_10_wire_logic_cluster/lc_3/in_1

T_26_7_wire_logic_cluster/lc_6/out
T_26_7_sp4_h_l_1
T_25_7_sp4_v_t_36
T_24_10_lc_trk_g2_4
T_24_10_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n36574
T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_11_2_sp4_h_l_0
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_11_2_sp4_h_l_0
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_3/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_4_lc_trk_g1_4
T_11_4_input_2_1
T_11_4_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n36586
T_13_2_wire_logic_cluster/lc_7/out
T_13_2_lc_trk_g1_7
T_13_2_input_2_0
T_13_2_wire_logic_cluster/lc_0/in_2

T_13_2_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_47
T_14_5_lc_trk_g1_2
T_14_5_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n36588
T_28_8_wire_logic_cluster/lc_1/out
T_28_9_lc_trk_g1_1
T_28_9_wire_logic_cluster/lc_0/in_0

T_28_8_wire_logic_cluster/lc_1/out
T_27_8_sp4_h_l_10
T_23_8_sp4_h_l_10
T_22_4_sp4_v_t_47
T_21_7_lc_trk_g3_7
T_21_7_wire_logic_cluster/lc_6/in_0

T_28_8_wire_logic_cluster/lc_1/out
T_27_8_sp4_h_l_10
T_23_8_sp4_h_l_10
T_22_4_sp4_v_t_47
T_21_7_lc_trk_g3_7
T_21_7_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n36594
T_11_5_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g1_0
T_11_5_wire_logic_cluster/lc_6/in_3

T_11_5_wire_logic_cluster/lc_0/out
T_11_5_sp4_h_l_5
T_10_5_sp4_v_t_46
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_0/out
T_11_5_sp4_h_l_5
T_10_1_sp4_v_t_40
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n36599
T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g1_6
T_10_6_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g1_6
T_10_6_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_40
T_10_0_span4_vert_40
T_9_1_lc_trk_g3_0
T_9_1_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_0_6_span12_horz_3
T_11_0_span12_vert_11
T_11_2_lc_trk_g3_0
T_11_2_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_0_6_span12_horz_3
T_11_0_span12_vert_11
T_11_1_lc_trk_g2_3
T_11_1_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_0_6_span12_horz_3
T_11_0_span12_vert_11
T_11_1_lc_trk_g2_3
T_11_1_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n36599_cascade_
T_9_6_wire_logic_cluster/lc_6/ltout
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n36607
T_10_6_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_6/in_3

T_10_6_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_47
T_10_5_lc_trk_g2_7
T_10_5_wire_logic_cluster/lc_6/in_3

T_10_6_wire_logic_cluster/lc_1/out
T_11_6_sp4_h_l_2
T_13_6_lc_trk_g2_7
T_13_6_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n36607_cascade_
T_10_6_wire_logic_cluster/lc_1/ltout
T_10_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n36621
T_9_2_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g0_6
T_9_1_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_6/out
T_8_2_sp12_h_l_0
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_6/out
T_8_2_sp12_h_l_0
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_6/in_0

T_9_2_wire_logic_cluster/lc_6/out
T_8_2_sp12_h_l_0
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_7/in_3

T_9_2_wire_logic_cluster/lc_6/out
T_8_2_sp12_h_l_0
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_1/in_3

T_9_2_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_24
T_11_3_sp4_h_l_0
T_12_3_lc_trk_g2_0
T_12_3_wire_logic_cluster/lc_5/in_3

T_9_2_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_24
T_11_3_sp4_h_l_0
T_15_3_sp4_h_l_8
T_14_0_span4_vert_32
T_13_1_lc_trk_g0_3
T_13_1_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n36624
T_10_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_7
T_11_1_sp4_v_t_36
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_0/in_0

T_10_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_7
T_12_5_sp4_h_l_10
T_15_1_sp4_v_t_41
T_14_3_lc_trk_g1_4
T_14_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n36627
T_23_2_wire_logic_cluster/lc_4/out
T_24_2_sp12_h_l_0
T_27_2_lc_trk_g1_0
T_27_2_wire_logic_cluster/lc_4/in_3

T_23_2_wire_logic_cluster/lc_4/out
T_24_2_sp12_h_l_0
T_29_2_sp4_h_l_7
T_28_2_sp4_v_t_36
T_28_4_lc_trk_g3_1
T_28_4_wire_logic_cluster/lc_3/in_3

T_23_2_wire_logic_cluster/lc_4/out
T_24_2_sp12_h_l_0
T_29_2_sp4_h_l_7
T_28_2_sp4_v_t_36
T_27_6_lc_trk_g1_1
T_27_6_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n36631
T_12_4_wire_logic_cluster/lc_7/out
T_13_1_sp4_v_t_39
T_12_2_lc_trk_g2_7
T_12_2_wire_logic_cluster/lc_0/in_3

T_12_4_wire_logic_cluster/lc_7/out
T_13_1_sp4_v_t_39
T_10_1_sp4_h_l_2
T_10_1_lc_trk_g0_7
T_10_1_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_7/out
T_13_1_sp4_v_t_39
T_10_1_sp4_h_l_2
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n36633
T_9_1_wire_logic_cluster/lc_2/out
T_10_1_lc_trk_g0_2
T_10_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_4_1_sp12_h_l_0
T_11_1_lc_trk_g1_0
T_11_1_input_2_7
T_11_1_wire_logic_cluster/lc_7/in_2

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_sp4_h_l_9
T_12_1_sp4_v_t_44
T_12_2_lc_trk_g3_4
T_12_2_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_4_1_sp12_h_l_0
T_15_1_sp12_v_t_23
T_15_0_span4_vert_34
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n36637
T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_12_1_sp4_v_t_42
T_12_3_lc_trk_g2_7
T_12_3_wire_logic_cluster/lc_1/in_0

T_9_1_wire_logic_cluster/lc_1/out
T_8_1_sp4_h_l_10
T_11_1_sp4_v_t_38
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_2
T_10_2_sp12_h_l_1
T_14_2_lc_trk_g1_2
T_14_2_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n36637_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n36641
T_12_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g0_3
T_12_2_wire_logic_cluster/lc_2/in_1

T_12_2_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g2_3
T_13_3_wire_logic_cluster/lc_6/in_3

T_12_2_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g2_3
T_13_3_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n36643
T_21_3_wire_logic_cluster/lc_1/out
T_21_0_span12_vert_6
T_22_4_sp12_h_l_1
T_28_4_sp4_h_l_6
T_28_4_lc_trk_g0_3
T_28_4_wire_logic_cluster/lc_2/in_3

T_21_3_wire_logic_cluster/lc_1/out
T_21_0_span12_vert_6
T_22_4_sp12_h_l_1
T_28_4_sp4_h_l_6
T_27_0_span4_vert_46
T_27_4_sp4_v_t_46
T_27_6_lc_trk_g2_3
T_27_6_wire_logic_cluster/lc_3/in_0

T_21_3_wire_logic_cluster/lc_1/out
T_21_0_span12_vert_6
T_22_4_sp12_h_l_1
T_30_4_sp4_h_l_8
T_29_4_sp4_v_t_45
T_28_6_lc_trk_g0_3
T_28_6_input_2_5
T_28_6_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36653
T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n36653_cascade_
T_9_3_wire_logic_cluster/lc_4/ltout
T_9_3_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n36882
T_12_9_wire_logic_cluster/lc_5/out
T_12_2_sp12_v_t_22
T_12_3_lc_trk_g2_6
T_12_3_wire_logic_cluster/lc_1/in_1

T_12_9_wire_logic_cluster/lc_5/out
T_12_2_sp12_v_t_22
T_12_3_lc_trk_g2_6
T_12_3_input_2_4
T_12_3_wire_logic_cluster/lc_4/in_2

T_12_9_wire_logic_cluster/lc_5/out
T_12_2_sp12_v_t_22
T_0_2_span12_horz_1
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n36886
T_20_19_wire_logic_cluster/lc_1/out
T_20_19_sp4_h_l_7
T_24_19_sp4_h_l_10
T_20_19_sp4_h_l_1
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36892
T_26_18_wire_logic_cluster/lc_3/out
T_26_14_sp4_v_t_43
T_27_18_sp4_h_l_0
T_27_18_lc_trk_g1_5
T_27_18_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36894
T_19_20_wire_logic_cluster/lc_6/out
T_20_19_sp4_v_t_45
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36896
T_12_22_wire_logic_cluster/lc_3/out
T_6_22_sp12_h_l_1
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36900
T_9_26_wire_logic_cluster/lc_2/out
T_10_26_sp4_h_l_4
T_14_26_sp4_h_l_4
T_17_22_sp4_v_t_41
T_18_22_sp4_h_l_9
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36902
T_27_19_wire_logic_cluster/lc_2/out
T_28_16_sp4_v_t_45
T_28_19_lc_trk_g1_5
T_28_19_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36904
T_27_20_wire_logic_cluster/lc_3/out
T_27_19_sp12_v_t_22
T_27_21_lc_trk_g3_5
T_27_21_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36906
T_26_22_wire_logic_cluster/lc_0/out
T_25_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_22_sp4_v_t_44
T_24_25_lc_trk_g0_4
T_24_25_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36908
T_28_27_wire_logic_cluster/lc_1/out
T_29_27_sp4_h_l_2
T_25_27_sp4_h_l_5
T_28_23_sp4_v_t_40
T_28_25_lc_trk_g3_5
T_28_25_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36910
T_19_20_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_39
T_19_14_sp4_v_t_40
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36912
T_26_25_wire_logic_cluster/lc_3/out
T_27_25_sp4_h_l_6
T_23_25_sp4_h_l_9
T_23_25_lc_trk_g0_4
T_23_25_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36914
T_19_20_wire_logic_cluster/lc_3/out
T_19_19_sp12_v_t_22
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36916
T_26_18_wire_logic_cluster/lc_5/out
T_26_14_sp4_v_t_47
T_27_18_sp4_h_l_4
T_28_18_lc_trk_g2_4
T_28_18_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36918
T_18_20_wire_logic_cluster/lc_7/out
T_8_20_sp12_h_l_1
T_10_20_sp4_h_l_2
T_6_20_sp4_h_l_5
T_7_20_lc_trk_g3_5
T_7_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36920
T_26_25_wire_logic_cluster/lc_6/out
T_26_22_sp4_v_t_36
T_26_23_lc_trk_g2_4
T_26_23_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36922
T_16_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36924
T_12_22_wire_logic_cluster/lc_7/out
T_12_17_sp12_v_t_22
T_12_23_lc_trk_g3_5
T_12_23_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36926
T_10_25_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36928
T_26_19_wire_logic_cluster/lc_1/out
T_27_15_sp4_v_t_38
T_24_19_sp4_h_l_8
T_26_19_lc_trk_g3_5
T_26_19_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36930
T_23_22_wire_logic_cluster/lc_6/out
T_14_22_sp12_h_l_0
T_23_22_lc_trk_g0_4
T_23_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36932
T_24_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_1
T_18_20_sp4_h_l_4
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36934
T_23_22_wire_logic_cluster/lc_5/out
T_22_22_sp4_h_l_2
T_21_22_sp4_v_t_45
T_21_25_lc_trk_g1_5
T_21_25_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36936
T_21_18_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36938
T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_10_11_sp12_h_l_0
T_9_11_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36940
T_12_22_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_38
T_10_22_sp4_h_l_8
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36942
T_11_17_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_39
T_12_12_sp4_v_t_39
T_13_16_sp4_h_l_8
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36944
T_9_26_wire_logic_cluster/lc_1/out
T_5_26_sp12_h_l_1
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36956
T_26_20_wire_logic_cluster/lc_1/out
T_27_16_sp4_v_t_38
T_24_20_sp4_h_l_8
T_26_20_lc_trk_g3_5
T_26_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36962
T_26_22_wire_logic_cluster/lc_7/out
T_26_17_sp12_v_t_22
T_26_18_sp4_v_t_44
T_26_21_lc_trk_g0_4
T_26_21_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n36974
T_11_3_wire_logic_cluster/lc_4/out
T_11_2_lc_trk_g0_4
T_11_2_wire_logic_cluster/lc_5/in_1

T_11_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_1/in_3

T_11_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_4/out
T_9_3_sp4_h_l_5
T_10_3_lc_trk_g2_5
T_10_3_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n36_cascade_
T_17_3_wire_logic_cluster/lc_0/ltout
T_17_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37
T_9_25_wire_logic_cluster/lc_7/out
T_7_25_sp12_h_l_1
T_17_25_sp4_h_l_10
T_20_21_sp4_v_t_47
T_21_21_sp4_h_l_3
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37190
T_7_7_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_40
T_8_4_sp4_h_l_10
T_9_4_lc_trk_g3_2
T_9_4_input_2_7
T_9_4_wire_logic_cluster/lc_7/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_40
T_8_4_sp4_h_l_10
T_11_4_sp4_v_t_47
T_12_8_sp4_h_l_10
T_15_4_sp4_v_t_41
T_14_5_lc_trk_g3_1
T_14_5_input_2_0
T_14_5_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n37190_cascade_
T_7_7_wire_logic_cluster/lc_0/ltout
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37336
T_14_11_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n37436
T_20_14_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37446
T_19_10_wire_logic_cluster/lc_3/out
T_20_9_lc_trk_g3_3
T_20_9_input_2_4
T_20_9_wire_logic_cluster/lc_4/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_2/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_4/in_3

T_19_10_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_7/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_21_9_lc_trk_g2_3
T_21_9_wire_logic_cluster/lc_0/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_20_8_lc_trk_g3_3
T_20_8_input_2_6
T_20_8_wire_logic_cluster/lc_6/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_20_8_lc_trk_g3_3
T_20_8_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_18_8_lc_trk_g0_6
T_18_8_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_20_8_lc_trk_g3_3
T_20_8_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_20_6_sp4_h_l_11
T_19_6_lc_trk_g0_3
T_19_6_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_20_6_sp4_h_l_11
T_19_6_lc_trk_g0_3
T_19_6_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_20_6_sp4_h_l_11
T_19_6_lc_trk_g0_3
T_19_6_wire_logic_cluster/lc_6/in_3

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_19_2_sp4_v_t_43
T_19_4_lc_trk_g3_6
T_19_4_wire_logic_cluster/lc_0/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_24_10_sp4_v_t_46
T_24_11_lc_trk_g2_6
T_24_11_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_24_10_sp4_v_t_46
T_24_11_lc_trk_g2_6
T_24_11_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_8_lc_trk_g1_4
T_23_8_input_2_1
T_23_8_wire_logic_cluster/lc_1/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_8_lc_trk_g1_4
T_23_8_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_8_lc_trk_g1_4
T_23_8_input_2_3
T_23_8_wire_logic_cluster/lc_3/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_19_2_sp4_v_t_43
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_43
T_20_6_sp4_h_l_11
T_16_6_sp4_h_l_11
T_17_6_lc_trk_g2_3
T_17_6_input_2_3
T_17_6_wire_logic_cluster/lc_3/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_17_6_sp4_h_l_3
T_20_2_sp4_v_t_44
T_20_4_lc_trk_g2_1
T_20_4_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_6_lc_trk_g2_4
T_23_6_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_6_lc_trk_g2_4
T_23_6_wire_logic_cluster/lc_6/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_17_6_sp4_h_l_3
T_20_2_sp4_v_t_44
T_20_6_sp4_v_t_40
T_21_6_sp4_h_l_10
T_24_6_sp4_v_t_47
T_24_7_lc_trk_g2_7
T_24_7_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_20_6_sp4_v_t_38
T_17_6_sp4_h_l_3
T_20_2_sp4_v_t_44
T_20_6_sp4_v_t_40
T_21_6_sp4_h_l_10
T_24_6_sp4_v_t_47
T_24_2_sp4_v_t_47
T_24_6_lc_trk_g1_2
T_24_6_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_25_10_sp4_h_l_9
T_28_10_sp4_v_t_44
T_27_11_lc_trk_g3_4
T_27_11_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_25_10_sp4_h_l_9
T_28_10_sp4_v_t_44
T_27_11_lc_trk_g3_4
T_27_11_input_2_7
T_27_11_wire_logic_cluster/lc_7/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_25_10_sp4_h_l_9
T_28_10_sp4_v_t_44
T_27_11_lc_trk_g3_4
T_27_11_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_24_9_sp4_h_l_6
T_27_5_sp4_v_t_37
T_26_8_lc_trk_g2_5
T_26_8_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_1_sp4_v_t_44
T_20_1_sp4_h_l_3
T_16_1_sp4_h_l_3
T_17_1_lc_trk_g3_3
T_17_1_input_2_0
T_17_1_wire_logic_cluster/lc_0/in_2

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_20_9_sp4_h_l_3
T_23_5_sp4_v_t_44
T_23_1_sp4_v_t_44
T_23_0_span4_vert_5
T_23_1_lc_trk_g1_5
T_23_1_input_2_6
T_23_1_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n37451
T_20_8_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g1_3
T_20_8_input_2_2
T_20_8_wire_logic_cluster/lc_2/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_lc_trk_g3_3
T_21_7_wire_logic_cluster/lc_3/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_lc_trk_g3_3
T_21_7_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_lc_trk_g3_3
T_21_7_wire_logic_cluster/lc_4/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_23_8_lc_trk_g0_5
T_23_8_wire_logic_cluster/lc_5/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_23_8_lc_trk_g0_5
T_23_8_wire_logic_cluster/lc_2/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_23_8_lc_trk_g0_5
T_23_8_wire_logic_cluster/lc_6/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_lc_trk_g1_6
T_24_8_wire_logic_cluster/lc_3/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_5_sp4_v_t_47
T_21_9_sp4_v_t_47
T_21_11_lc_trk_g2_2
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_23_7_lc_trk_g3_7
T_23_7_input_2_6
T_23_7_wire_logic_cluster/lc_6/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_23_7_lc_trk_g3_7
T_23_7_wire_logic_cluster/lc_0/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_21_3_sp4_v_t_42
T_21_5_lc_trk_g3_7
T_21_5_wire_logic_cluster/lc_7/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_20_8_sp4_h_l_11
T_23_4_sp4_v_t_40
T_23_6_lc_trk_g2_5
T_23_6_wire_logic_cluster/lc_2/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_20_8_sp4_h_l_11
T_23_4_sp4_v_t_40
T_23_6_lc_trk_g2_5
T_23_6_wire_logic_cluster/lc_5/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_24_7_lc_trk_g3_2
T_24_7_input_2_5
T_24_7_wire_logic_cluster/lc_5/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_5_sp4_v_t_47
T_22_9_sp4_h_l_4
T_24_9_lc_trk_g2_1
T_24_9_wire_logic_cluster/lc_0/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_26_8_sp12_h_l_1
T_27_8_lc_trk_g0_5
T_27_8_input_2_3
T_27_8_wire_logic_cluster/lc_3/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_26_8_sp12_h_l_1
T_27_8_lc_trk_g0_5
T_27_8_wire_logic_cluster/lc_2/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_26_8_sp12_h_l_1
T_28_8_lc_trk_g0_6
T_28_8_wire_logic_cluster/lc_7/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_6_lc_trk_g0_4
T_26_6_wire_logic_cluster/lc_4/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_6_lc_trk_g0_4
T_26_6_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_6_lc_trk_g1_4
T_26_6_wire_logic_cluster/lc_6/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_27_9_lc_trk_g3_5
T_27_9_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_6_lc_trk_g0_4
T_26_6_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_27_9_lc_trk_g3_5
T_27_9_wire_logic_cluster/lc_7/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_27_9_lc_trk_g3_5
T_27_9_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_27_9_lc_trk_g3_5
T_27_9_input_2_6
T_27_9_wire_logic_cluster/lc_6/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_28_8_sp4_h_l_5
T_29_8_lc_trk_g2_5
T_29_8_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_28_8_sp4_h_l_5
T_29_8_lc_trk_g2_5
T_29_8_wire_logic_cluster/lc_7/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_8_sp4_v_t_37
T_28_8_sp4_h_l_5
T_29_8_lc_trk_g2_5
T_29_8_input_2_3
T_29_8_wire_logic_cluster/lc_3/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_21_3_sp4_v_t_42
T_22_3_sp4_h_l_7
T_24_3_lc_trk_g2_2
T_24_3_input_2_0
T_24_3_wire_logic_cluster/lc_0/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_5_lc_trk_g3_1
T_26_5_wire_logic_cluster/lc_7/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_26_5_lc_trk_g3_1
T_26_5_wire_logic_cluster/lc_3/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_8_sp4_v_t_47
T_26_12_lc_trk_g2_2
T_26_12_wire_logic_cluster/lc_0/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_5_lc_trk_g2_1
T_27_5_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_28_6_lc_trk_g2_4
T_28_6_wire_logic_cluster/lc_7/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_8_sp4_v_t_47
T_26_12_lc_trk_g2_2
T_26_12_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_8_sp4_v_t_47
T_26_12_lc_trk_g2_2
T_26_12_input_2_4
T_26_12_wire_logic_cluster/lc_4/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_8_sp4_v_t_47
T_26_12_lc_trk_g2_2
T_26_12_wire_logic_cluster/lc_3/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_5_lc_trk_g2_1
T_27_5_input_2_7
T_27_5_wire_logic_cluster/lc_7/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_28_10_lc_trk_g3_4
T_28_10_wire_logic_cluster/lc_6/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_28_5_lc_trk_g0_2
T_28_5_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_28_5_lc_trk_g0_2
T_28_5_wire_logic_cluster/lc_1/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_0_span4_vert_37
T_27_4_lc_trk_g0_0
T_27_4_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_14_8_sp12_h_l_1
T_24_8_sp4_h_l_10
T_27_4_sp4_v_t_41
T_27_0_span4_vert_37
T_27_4_lc_trk_g0_0
T_27_4_input_2_6
T_27_4_wire_logic_cluster/lc_6/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_28_5_lc_trk_g0_2
T_28_5_wire_logic_cluster/lc_6/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_29_6_lc_trk_g1_4
T_29_6_input_2_5
T_29_6_wire_logic_cluster/lc_5/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_28_5_lc_trk_g0_2
T_28_5_input_2_0
T_28_5_wire_logic_cluster/lc_0/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_10_lc_trk_g1_4
T_29_10_wire_logic_cluster/lc_6/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_10_lc_trk_g1_4
T_29_10_input_2_5
T_29_10_wire_logic_cluster/lc_5/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_28_4_lc_trk_g2_4
T_28_4_wire_logic_cluster/lc_7/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_29_5_lc_trk_g2_1
T_29_5_input_2_3
T_29_5_wire_logic_cluster/lc_3/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_29_4_lc_trk_g3_4
T_29_4_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_29_4_lc_trk_g3_4
T_29_4_input_2_5
T_29_4_wire_logic_cluster/lc_5/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_22_7_sp4_h_l_7
T_26_7_sp4_h_l_7
T_29_3_sp4_v_t_36
T_29_7_sp4_v_t_44
T_29_3_sp4_v_t_44
T_29_4_lc_trk_g3_4
T_29_4_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37451_cascade_
T_20_8_wire_logic_cluster/lc_3/ltout
T_20_8_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37459
T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_26_7_lc_trk_g1_2
T_26_7_wire_logic_cluster/lc_4/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_28_6_sp12_v_t_22
T_28_11_lc_trk_g2_6
T_28_11_wire_logic_cluster/lc_5/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_26_9_lc_trk_g0_6
T_26_9_wire_logic_cluster/lc_3/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_26_9_lc_trk_g0_6
T_26_9_wire_logic_cluster/lc_1/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_23_7_lc_trk_g1_5
T_23_7_wire_logic_cluster/lc_1/in_3

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_24_8_lc_trk_g3_0
T_24_8_wire_logic_cluster/lc_7/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_27_11_lc_trk_g0_6
T_27_11_wire_logic_cluster/lc_3/in_3

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_24_8_lc_trk_g3_0
T_24_8_wire_logic_cluster/lc_1/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_24_8_lc_trk_g3_0
T_24_8_wire_logic_cluster/lc_0/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_24_9_lc_trk_g1_5
T_24_9_wire_logic_cluster/lc_4/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_26_11_lc_trk_g1_6
T_26_11_wire_logic_cluster/lc_0/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_23_8_lc_trk_g3_3
T_23_8_wire_logic_cluster/lc_4/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_21_7_lc_trk_g0_1
T_21_7_input_2_5
T_21_7_wire_logic_cluster/lc_5/in_2

T_28_7_wire_logic_cluster/lc_3/out
T_28_6_sp12_v_t_22
T_28_11_sp4_v_t_40
T_27_13_lc_trk_g0_5
T_27_13_wire_logic_cluster/lc_1/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_27_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_6/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_23_11_lc_trk_g0_6
T_23_11_wire_logic_cluster/lc_7/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_9_lc_trk_g2_0
T_21_9_wire_logic_cluster/lc_3/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_9_lc_trk_g2_0
T_21_9_wire_logic_cluster/lc_1/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_23_11_lc_trk_g0_6
T_23_11_input_2_6
T_23_11_wire_logic_cluster/lc_6/in_2

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_5
T_25_11_sp4_v_t_47
T_24_12_lc_trk_g3_7
T_24_12_wire_logic_cluster/lc_7/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_9_lc_trk_g2_0
T_21_9_wire_logic_cluster/lc_5/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_23_11_sp4_v_t_37
T_23_12_lc_trk_g3_5
T_23_12_input_2_2
T_23_12_wire_logic_cluster/lc_2/in_2

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_7_sp4_v_t_46
T_20_9_lc_trk_g2_3
T_20_9_input_2_1
T_20_9_wire_logic_cluster/lc_1/in_2

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_7/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_6/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_23_11_sp4_v_t_37
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_5/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_7_sp4_v_t_46
T_20_9_lc_trk_g2_3
T_20_9_wire_logic_cluster/lc_0/in_3

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_5
T_25_11_sp4_v_t_47
T_24_13_lc_trk_g0_1
T_24_13_wire_logic_cluster/lc_6/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_input_2_6
T_20_10_wire_logic_cluster/lc_6/in_2

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_0/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_20_11_sp4_h_l_0
T_19_7_sp4_v_t_37
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_5/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_20_11_sp4_h_l_0
T_19_7_sp4_v_t_37
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_7/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_5/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_4/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_20_11_sp4_h_l_0
T_19_7_sp4_v_t_37
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_1/in_3

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_2/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_28_7_sp4_h_l_6
T_27_7_sp4_v_t_43
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_24_11_sp4_h_l_0
T_20_11_sp4_h_l_0
T_19_7_sp4_v_t_37
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_2/in_0

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_13_lc_trk_g2_3
T_21_13_wire_logic_cluster/lc_4/in_3

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_18_11_sp4_h_l_3
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_3/in_1

T_28_7_wire_logic_cluster/lc_3/out
T_22_7_sp12_h_l_1
T_22_7_sp4_h_l_0
T_21_7_sp4_v_t_37
T_21_11_sp4_v_t_38
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n37467
T_19_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_6/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_0/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_7_lc_trk_g2_5
T_18_7_wire_logic_cluster/lc_0/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_7_lc_trk_g2_5
T_18_7_wire_logic_cluster/lc_2/in_3

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_6_sp4_v_t_36
T_19_6_sp4_h_l_1
T_20_6_lc_trk_g2_1
T_20_6_input_2_5
T_20_6_wire_logic_cluster/lc_5/in_2

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_5_lc_trk_g3_1
T_18_5_wire_logic_cluster/lc_6/in_0

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_5_lc_trk_g2_1
T_18_5_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_2_sp4_v_t_40
T_17_6_lc_trk_g1_5
T_17_6_wire_logic_cluster/lc_1/in_3

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_4_lc_trk_g2_2
T_18_4_wire_logic_cluster/lc_6/in_0

T_19_9_wire_logic_cluster/lc_5/out
T_20_5_sp4_v_t_46
T_20_1_sp4_v_t_39
T_20_3_lc_trk_g3_2
T_20_3_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_6_sp4_v_t_36
T_19_6_sp4_h_l_1
T_18_6_sp4_v_t_42
T_18_2_sp4_v_t_42
T_17_4_lc_trk_g0_7
T_17_4_wire_logic_cluster/lc_2/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_20_5_sp4_v_t_46
T_20_1_sp4_v_t_39
T_20_0_span4_vert_2
T_19_1_lc_trk_g1_2
T_19_1_wire_logic_cluster/lc_0/in_3

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_2_sp4_v_t_40
T_19_6_sp4_h_l_11
T_22_2_sp4_v_t_40
T_21_3_lc_trk_g3_0
T_21_3_wire_logic_cluster/lc_6/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_2_sp4_v_t_40
T_19_6_sp4_h_l_11
T_22_2_sp4_v_t_40
T_21_3_lc_trk_g3_0
T_21_3_wire_logic_cluster/lc_5/in_0

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_6_sp4_v_t_36
T_19_6_sp4_h_l_1
T_18_6_sp4_v_t_42
T_18_2_sp4_v_t_42
T_19_2_sp4_h_l_0
T_21_2_lc_trk_g2_5
T_21_2_wire_logic_cluster/lc_4/in_1

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_2_sp4_v_t_40
T_19_6_sp4_h_l_11
T_22_2_sp4_v_t_40
T_22_0_span4_vert_16
T_21_1_lc_trk_g3_0
T_21_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37473
T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_0/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_24_5_lc_trk_g0_0
T_24_5_wire_logic_cluster/lc_1/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_24_5_lc_trk_g0_0
T_24_5_wire_logic_cluster/lc_4/in_0

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_27_1_sp4_v_t_40
T_26_3_lc_trk_g1_5
T_26_3_wire_logic_cluster/lc_3/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_23_3_lc_trk_g2_3
T_23_3_wire_logic_cluster/lc_2/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_23_3_lc_trk_g2_3
T_23_3_wire_logic_cluster/lc_0/in_3

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_20_5_sp4_h_l_1
T_19_5_sp4_v_t_36
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_3/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_27_1_sp4_v_t_40
T_24_1_sp4_h_l_5
T_24_1_lc_trk_g1_0
T_24_1_input_2_5
T_24_1_wire_logic_cluster/lc_5/in_2

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_20_5_sp4_h_l_1
T_19_5_lc_trk_g0_1
T_19_5_wire_logic_cluster/lc_2/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_12_2_sp12_h_l_1
T_18_2_sp4_h_l_6
T_17_2_sp4_v_t_37
T_17_6_lc_trk_g1_0
T_17_6_wire_logic_cluster/lc_2/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_27_1_sp4_v_t_40
T_24_1_sp4_h_l_5
T_20_1_sp4_h_l_5
T_21_1_lc_trk_g2_5
T_21_1_wire_logic_cluster/lc_3/in_0

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_12_2_sp12_h_l_1
T_18_2_sp4_h_l_6
T_17_2_sp4_v_t_43
T_17_5_lc_trk_g0_3
T_17_5_wire_logic_cluster/lc_6/in_3

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_12_2_sp12_h_l_1
T_18_2_sp4_h_l_6
T_17_2_sp4_v_t_43
T_17_5_lc_trk_g0_3
T_17_5_wire_logic_cluster/lc_0/in_1

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_12_2_sp12_h_l_1
T_18_2_sp4_h_l_6
T_17_2_lc_trk_g1_6
T_17_2_wire_logic_cluster/lc_7/in_0

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_12_2_sp12_h_l_1
T_18_2_sp4_h_l_6
T_17_2_lc_trk_g1_6
T_17_2_input_2_5
T_17_2_wire_logic_cluster/lc_5/in_2

T_28_14_wire_logic_cluster/lc_1/out
T_24_14_sp12_h_l_1
T_12_14_sp12_h_l_1
T_23_2_sp12_v_t_22
T_23_1_sp4_v_t_46
T_24_5_sp4_h_l_5
T_27_1_sp4_v_t_40
T_24_1_sp4_h_l_5
T_20_1_sp4_h_l_5
T_19_0_span4_vert_10
T_18_1_lc_trk_g2_2
T_18_1_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37476
T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_26_12_lc_trk_g2_4
T_26_12_wire_logic_cluster/lc_1/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_24_6_lc_trk_g1_4
T_24_6_wire_logic_cluster/lc_6/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_19_6_sp4_v_t_45
T_19_9_lc_trk_g0_5
T_19_9_wire_logic_cluster/lc_3/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_21_6_sp4_v_t_40
T_20_7_lc_trk_g3_0
T_20_7_wire_logic_cluster/lc_0/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_21_2_sp4_v_t_40
T_21_5_lc_trk_g0_0
T_21_5_input_2_6
T_21_5_wire_logic_cluster/lc_6/in_2

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_21_2_sp4_v_t_40
T_21_4_lc_trk_g3_5
T_21_4_wire_logic_cluster/lc_1/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_19_6_sp4_v_t_45
T_20_6_sp4_h_l_8
T_23_2_sp4_v_t_39
T_23_0_span4_vert_23
T_23_1_lc_trk_g0_7
T_23_1_wire_logic_cluster/lc_2/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_21_2_sp4_v_t_40
T_20_3_lc_trk_g3_0
T_20_3_wire_logic_cluster/lc_0/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_17_2_sp4_v_t_40
T_17_5_lc_trk_g1_0
T_17_5_input_2_1
T_17_5_wire_logic_cluster/lc_1/in_2

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_16_6_lc_trk_g1_6
T_16_6_wire_logic_cluster/lc_5/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_19_6_sp4_v_t_45
T_20_6_sp4_h_l_8
T_19_2_sp4_v_t_45
T_18_3_lc_trk_g3_5
T_18_3_wire_logic_cluster/lc_4/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_19_6_sp4_v_t_45
T_20_6_sp4_h_l_8
T_19_2_sp4_v_t_45
T_19_0_span4_vert_22
T_18_1_lc_trk_g3_6
T_18_1_wire_logic_cluster/lc_2/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_17_2_sp4_v_t_40
T_18_2_sp4_h_l_10
T_17_2_lc_trk_g1_2
T_17_2_wire_logic_cluster/lc_3/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_16_6_sp4_h_l_3
T_19_6_sp4_v_t_45
T_20_6_sp4_h_l_8
T_19_2_sp4_v_t_45
T_19_0_span4_vert_22
T_18_1_lc_trk_g3_6
T_18_1_wire_logic_cluster/lc_5/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_17_2_sp4_v_t_40
T_17_0_span4_vert_16
T_16_2_lc_trk_g1_5
T_16_2_input_2_2
T_16_2_wire_logic_cluster/lc_2/in_2

T_26_14_wire_logic_cluster/lc_4/out
T_26_6_sp12_v_t_23
T_15_6_sp12_h_l_0
T_18_6_sp4_h_l_5
T_17_2_sp4_v_t_40
T_17_0_span4_vert_16
T_17_1_lc_trk_g0_0
T_17_1_input_2_4
T_17_1_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37479
T_20_13_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_3/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_9_lc_trk_g1_2
T_20_9_wire_logic_cluster/lc_2/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_17_6_sp4_h_l_7
T_18_6_lc_trk_g3_7
T_18_6_wire_logic_cluster/lc_7/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_2_sp4_v_t_38
T_19_5_lc_trk_g2_6
T_19_5_wire_logic_cluster/lc_4/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_17_6_sp4_h_l_7
T_18_6_lc_trk_g3_7
T_18_6_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_2_sp4_v_t_38
T_19_4_lc_trk_g0_3
T_19_4_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_42
T_21_5_sp4_v_t_42
T_18_5_sp4_h_l_1
T_17_5_lc_trk_g0_1
T_17_5_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_2_sp4_v_t_38
T_17_2_sp4_h_l_9
T_19_2_lc_trk_g2_4
T_19_2_wire_logic_cluster/lc_1/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_2_sp4_v_t_38
T_21_6_sp4_h_l_3
T_24_2_sp4_v_t_44
T_23_4_lc_trk_g0_2
T_23_4_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_20_6_sp4_v_t_42
T_20_2_sp4_v_t_38
T_17_2_sp4_h_l_9
T_19_2_lc_trk_g2_4
T_19_2_wire_logic_cluster/lc_6/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_42
T_21_5_sp4_v_t_42
T_21_1_sp4_v_t_38
T_21_0_span4_vert_6
T_21_1_lc_trk_g1_6
T_21_1_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_42
T_21_5_sp4_v_t_42
T_21_1_sp4_v_t_38
T_21_0_span4_vert_6
T_22_1_sp4_h_l_0
T_23_1_lc_trk_g2_0
T_23_1_wire_logic_cluster/lc_7/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_42
T_21_5_sp4_v_t_42
T_21_1_sp4_v_t_38
T_21_0_span4_vert_6
T_22_1_sp4_h_l_0
T_24_1_lc_trk_g2_5
T_24_1_input_2_1
T_24_1_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37485
T_19_8_wire_logic_cluster/lc_1/out
T_19_7_lc_trk_g1_1
T_19_7_wire_logic_cluster/lc_1/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_17_4_sp4_v_t_47
T_17_7_lc_trk_g0_7
T_17_7_wire_logic_cluster/lc_2/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_18_6_lc_trk_g0_2
T_18_6_input_2_4
T_18_6_wire_logic_cluster/lc_4/in_2

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_21_4_sp4_v_t_47
T_21_6_lc_trk_g3_2
T_21_6_wire_logic_cluster/lc_4/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_21_4_sp4_v_t_47
T_21_6_lc_trk_g3_2
T_21_6_wire_logic_cluster/lc_0/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_21_4_sp4_v_t_47
T_21_6_lc_trk_g3_2
T_21_6_wire_logic_cluster/lc_1/in_0

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_18_4_lc_trk_g1_5
T_18_4_wire_logic_cluster/lc_1/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_20_4_sp4_h_l_11
T_20_4_lc_trk_g1_6
T_20_4_wire_logic_cluster/lc_1/in_0

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_18_4_lc_trk_g1_5
T_18_4_wire_logic_cluster/lc_7/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_18_4_lc_trk_g1_5
T_18_4_wire_logic_cluster/lc_3/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_17_4_sp4_v_t_47
T_17_0_span4_vert_43
T_17_4_lc_trk_g0_6
T_17_4_wire_logic_cluster/lc_5/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_47
T_19_1_lc_trk_g2_7
T_19_1_input_2_5
T_19_1_wire_logic_cluster/lc_5/in_2

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_17_4_sp4_v_t_47
T_14_4_sp4_h_l_10
T_15_4_lc_trk_g2_2
T_15_4_input_2_0
T_15_4_wire_logic_cluster/lc_0/in_2

T_19_8_wire_logic_cluster/lc_1/out
T_18_8_sp4_h_l_10
T_17_4_sp4_v_t_47
T_14_4_sp4_h_l_10
T_17_0_span4_vert_47
T_16_3_lc_trk_g3_7
T_16_3_wire_logic_cluster/lc_6/in_0

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_18_1_lc_trk_g3_0
T_18_1_wire_logic_cluster/lc_7/in_0

T_19_8_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_39
T_19_0_span4_vert_40
T_20_4_sp4_h_l_11
T_23_0_span4_vert_46
T_23_1_lc_trk_g2_6
T_23_1_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37488
T_21_6_wire_logic_cluster/lc_6/out
T_20_6_lc_trk_g2_6
T_20_6_wire_logic_cluster/lc_7/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_lc_trk_g2_6
T_20_6_input_2_0
T_20_6_wire_logic_cluster/lc_0/in_2

T_21_6_wire_logic_cluster/lc_6/out
T_12_6_sp12_h_l_0
T_19_6_lc_trk_g1_0
T_19_6_wire_logic_cluster/lc_2/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_21_3_sp4_v_t_36
T_21_4_lc_trk_g3_4
T_21_4_wire_logic_cluster/lc_2/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_21_3_sp4_v_t_36
T_20_4_lc_trk_g2_4
T_20_4_wire_logic_cluster/lc_7/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_9_lc_trk_g0_1
T_19_9_wire_logic_cluster/lc_0/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_9_lc_trk_g0_1
T_19_9_wire_logic_cluster/lc_4/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_2_sp4_v_t_42
T_19_3_lc_trk_g2_2
T_19_3_wire_logic_cluster/lc_4/in_0

T_21_6_wire_logic_cluster/lc_6/out
T_21_3_sp4_v_t_36
T_18_7_sp4_h_l_1
T_17_7_lc_trk_g0_1
T_17_7_input_2_3
T_17_7_wire_logic_cluster/lc_3/in_2

T_21_6_wire_logic_cluster/lc_6/out
T_21_3_sp4_v_t_36
T_18_7_sp4_h_l_1
T_17_3_sp4_v_t_43
T_17_4_lc_trk_g2_3
T_17_4_input_2_3
T_17_4_wire_logic_cluster/lc_3/in_2

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_5/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_3/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_2_sp4_v_t_41
T_18_3_lc_trk_g3_1
T_18_3_wire_logic_cluster/lc_5/in_1

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_2_sp4_v_t_42
T_19_0_span4_vert_23
T_19_1_lc_trk_g0_7
T_19_1_wire_logic_cluster/lc_2/in_3

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_sp4_h_l_4
T_19_6_sp4_v_t_41
T_19_2_sp4_v_t_42
T_19_0_span4_vert_23
T_19_1_lc_trk_g0_7
T_19_1_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37488_cascade_
T_21_6_wire_logic_cluster/lc_6/ltout
T_21_6_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37491
T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp12_v_t_23
T_17_12_lc_trk_g2_3
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_36
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n37497
T_10_5_wire_logic_cluster/lc_0/out
T_10_3_sp4_v_t_45
T_10_7_lc_trk_g0_0
T_10_7_input_2_6
T_10_7_wire_logic_cluster/lc_6/in_2

T_10_5_wire_logic_cluster/lc_0/out
T_10_3_sp4_v_t_45
T_10_0_span4_vert_35
T_10_1_lc_trk_g2_3
T_10_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37502_cascade_
T_9_6_wire_logic_cluster/lc_5/ltout
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n37505_cascade_
T_19_1_wire_logic_cluster/lc_6/ltout
T_19_1_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37510
T_23_4_wire_logic_cluster/lc_6/out
T_21_4_sp4_h_l_9
T_20_4_sp4_v_t_44
T_20_6_lc_trk_g3_1
T_20_6_input_2_2
T_20_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37510_cascade_
T_23_4_wire_logic_cluster/lc_6/ltout
T_23_4_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37514_cascade_
T_16_5_wire_logic_cluster/lc_6/ltout
T_16_5_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37518_cascade_
T_27_5_wire_logic_cluster/lc_0/ltout
T_27_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37521
T_9_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_5
T_10_6_lc_trk_g2_5
T_10_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_0/out
T_10_4_sp4_v_t_44
T_11_4_sp4_h_l_2
T_13_4_lc_trk_g2_7
T_13_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n37521_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37526_cascade_
T_27_8_wire_logic_cluster/lc_5/ltout
T_27_8_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n37530
T_29_6_wire_logic_cluster/lc_1/out
T_29_6_lc_trk_g3_1
T_29_6_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n37530_cascade_
T_29_6_wire_logic_cluster/lc_1/ltout
T_29_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37533
T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_8_7_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n37536_cascade_
T_15_3_wire_logic_cluster/lc_1/ltout
T_15_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37539
T_21_4_wire_logic_cluster/lc_3/out
T_21_0_span12_vert_13
T_21_6_lc_trk_g2_2
T_21_6_input_2_2
T_21_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37539_cascade_
T_21_4_wire_logic_cluster/lc_3/ltout
T_21_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37547
T_18_7_wire_logic_cluster/lc_4/out
T_18_3_sp4_v_t_45
T_18_5_lc_trk_g2_0
T_18_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37547_cascade_
T_18_7_wire_logic_cluster/lc_4/ltout
T_18_7_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37550
T_28_8_wire_logic_cluster/lc_5/out
T_27_8_lc_trk_g2_5
T_27_8_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n37553
T_11_2_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g2_7
T_11_2_wire_logic_cluster/lc_0/in_1

T_11_2_wire_logic_cluster/lc_7/out
T_12_1_lc_trk_g2_7
T_12_1_input_2_5
T_12_1_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37556
T_23_4_wire_logic_cluster/lc_4/out
T_23_3_lc_trk_g1_4
T_23_3_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n37559
T_20_2_wire_logic_cluster/lc_6/out
T_20_2_lc_trk_g2_6
T_20_2_wire_logic_cluster/lc_3/in_3

T_20_2_wire_logic_cluster/lc_6/out
T_19_3_lc_trk_g0_6
T_19_3_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n37559_cascade_
T_20_2_wire_logic_cluster/lc_6/ltout
T_20_2_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37562
T_18_5_wire_logic_cluster/lc_0/out
T_19_6_lc_trk_g2_0
T_19_6_wire_logic_cluster/lc_1/in_1

T_18_5_wire_logic_cluster/lc_0/out
T_19_3_sp4_v_t_44
T_19_7_lc_trk_g0_1
T_19_7_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n37565
T_24_6_wire_logic_cluster/lc_7/out
T_24_6_lc_trk_g2_7
T_24_6_wire_logic_cluster/lc_0/in_3

T_24_6_wire_logic_cluster/lc_7/out
T_22_6_sp4_h_l_11
T_21_6_lc_trk_g1_3
T_21_6_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n37569
T_24_2_wire_logic_cluster/lc_2/out
T_19_2_sp12_h_l_0
T_27_2_lc_trk_g0_3
T_27_2_wire_logic_cluster/lc_4/in_1

T_24_2_wire_logic_cluster/lc_2/out
T_25_0_span4_vert_32
T_26_3_sp4_h_l_2
T_27_3_lc_trk_g2_2
T_27_3_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37572
T_28_8_wire_logic_cluster/lc_4/out
T_28_9_lc_trk_g1_4
T_28_9_wire_logic_cluster/lc_7/in_0

T_28_8_wire_logic_cluster/lc_4/out
T_27_8_sp4_h_l_0
T_26_8_sp4_v_t_43
T_26_9_lc_trk_g3_3
T_26_9_wire_logic_cluster/lc_7/in_3

T_28_8_wire_logic_cluster/lc_4/out
T_27_8_sp4_h_l_0
T_26_8_sp4_v_t_43
T_23_8_sp4_h_l_6
T_23_8_lc_trk_g0_3
T_23_8_wire_logic_cluster/lc_0/in_3

T_28_8_wire_logic_cluster/lc_4/out
T_28_0_span12_vert_23
T_17_12_sp12_h_l_0
T_22_12_sp4_h_l_7
T_21_8_sp4_v_t_37
T_20_9_lc_trk_g2_5
T_20_9_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n37575
T_16_4_wire_logic_cluster/lc_0/out
T_17_1_sp4_v_t_41
T_18_5_sp4_h_l_4
T_20_5_lc_trk_g2_1
T_20_5_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37575_cascade_
T_16_4_wire_logic_cluster/lc_0/ltout
T_16_4_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37578
T_28_8_wire_logic_cluster/lc_6/out
T_29_5_sp4_v_t_37
T_26_9_sp4_h_l_0
T_26_9_lc_trk_g1_5
T_26_9_wire_logic_cluster/lc_7/in_1

T_28_8_wire_logic_cluster/lc_6/out
T_29_5_sp4_v_t_37
T_26_9_sp4_h_l_0
T_25_5_sp4_v_t_37
T_24_7_lc_trk_g0_0
T_24_7_wire_logic_cluster/lc_6/in_0

T_28_8_wire_logic_cluster/lc_6/out
T_29_5_sp4_v_t_37
T_26_9_sp4_h_l_0
T_25_5_sp4_v_t_37
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_3
T_20_9_lc_trk_g2_6
T_20_9_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n37581
T_13_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g0_2
T_13_6_input_2_0
T_13_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n37588
T_16_4_wire_logic_cluster/lc_4/out
T_15_4_sp4_h_l_0
T_18_4_sp4_v_t_37
T_18_5_lc_trk_g3_5
T_18_5_wire_logic_cluster/lc_5/in_3

T_16_4_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_40
T_16_7_sp4_v_t_45
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n37591
T_10_9_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_42
T_11_11_sp4_v_t_38
T_11_7_sp4_v_t_38
T_10_8_lc_trk_g2_6
T_10_8_input_2_6
T_10_8_wire_logic_cluster/lc_6/in_2

T_10_9_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_42
T_11_11_sp4_v_t_38
T_11_7_sp4_v_t_38
T_11_3_sp4_v_t_38
T_10_7_lc_trk_g1_3
T_10_7_wire_logic_cluster/lc_1/in_3

T_10_9_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_42
T_11_11_sp4_v_t_38
T_11_7_sp4_v_t_38
T_11_3_sp4_v_t_38
T_10_7_lc_trk_g1_3
T_10_7_input_2_4
T_10_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37594
T_26_4_wire_logic_cluster/lc_6/out
T_26_0_span12_vert_19
T_26_7_lc_trk_g2_7
T_26_7_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37594_cascade_
T_26_4_wire_logic_cluster/lc_6/ltout
T_26_4_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37597
T_6_10_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n37600
T_6_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n37604
T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_2/out
T_11_9_sp12_v_t_23
T_11_13_lc_trk_g2_0
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37604_cascade_
T_11_11_wire_logic_cluster/lc_2/ltout
T_11_11_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37609
T_23_10_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g0_2
T_23_11_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37609_cascade_
T_23_10_wire_logic_cluster/lc_2/ltout
T_23_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37612
T_26_10_wire_logic_cluster/lc_4/out
T_26_10_lc_trk_g2_4
T_26_10_wire_logic_cluster/lc_6/in_0

T_26_10_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g0_4
T_27_10_wire_logic_cluster/lc_5/in_3

T_26_10_wire_logic_cluster/lc_4/out
T_24_10_sp4_h_l_5
T_24_10_lc_trk_g0_0
T_24_10_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37616
T_18_1_wire_logic_cluster/lc_6/out
T_18_2_lc_trk_g1_6
T_18_2_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n37619
T_7_10_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n37619_cascade_
T_7_10_wire_logic_cluster/lc_0/ltout
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37622
T_16_8_wire_logic_cluster/lc_3/out
T_16_5_sp4_v_t_46
T_16_6_lc_trk_g3_6
T_16_6_wire_logic_cluster/lc_6/in_1

T_16_8_wire_logic_cluster/lc_3/out
T_16_5_sp4_v_t_46
T_17_5_sp4_h_l_4
T_20_5_sp4_v_t_44
T_19_6_lc_trk_g3_4
T_19_6_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37631_cascade_
T_24_2_wire_logic_cluster/lc_3/ltout
T_24_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37634
T_10_7_wire_logic_cluster/lc_1/out
T_10_7_lc_trk_g2_1
T_10_7_wire_logic_cluster/lc_6/in_1

T_10_7_wire_logic_cluster/lc_1/out
T_10_4_sp12_v_t_22
T_10_5_lc_trk_g2_6
T_10_5_wire_logic_cluster/lc_3/in_3

T_10_7_wire_logic_cluster/lc_1/out
T_10_0_span12_vert_14
T_10_0_span4_vert_31
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n37638
T_9_3_wire_logic_cluster/lc_0/out
T_10_3_lc_trk_g1_0
T_10_3_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_0/out
T_10_3_lc_trk_g0_0
T_10_3_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n37642
T_12_4_wire_logic_cluster/lc_2/out
T_7_4_sp12_h_l_0
T_14_4_lc_trk_g1_0
T_14_4_wire_logic_cluster/lc_3/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_13_0_span4_vert_40
T_13_2_lc_trk_g2_5
T_13_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37647
T_29_5_wire_logic_cluster/lc_5/out
T_29_6_lc_trk_g0_5
T_29_6_wire_logic_cluster/lc_0/in_3

T_29_5_wire_logic_cluster/lc_5/out
T_28_6_lc_trk_g1_5
T_28_6_wire_logic_cluster/lc_5/in_1

T_29_5_wire_logic_cluster/lc_5/out
T_30_4_sp4_v_t_43
T_30_7_lc_trk_g0_3
T_30_7_wire_logic_cluster/lc_7/in_0

T_29_5_wire_logic_cluster/lc_5/out
T_30_4_sp4_v_t_43
T_27_8_sp4_h_l_11
T_28_8_lc_trk_g2_3
T_28_8_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n37651_cascade_
T_14_6_wire_logic_cluster/lc_3/ltout
T_14_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37660
T_11_12_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_sp4_h_l_11
T_7_12_sp4_h_l_11
T_6_8_sp4_v_t_46
T_5_11_lc_trk_g3_6
T_5_11_input_2_7
T_5_11_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37664
T_17_4_wire_logic_cluster/lc_0/out
T_17_3_lc_trk_g1_0
T_17_3_wire_logic_cluster/lc_7/in_0

T_17_4_wire_logic_cluster/lc_0/out
T_17_3_lc_trk_g1_0
T_17_3_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37664_cascade_
T_17_4_wire_logic_cluster/lc_0/ltout
T_17_4_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37667
T_13_5_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g2_0
T_14_4_input_2_0
T_14_4_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n37670
T_9_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_8
T_10_10_lc_trk_g1_5
T_10_10_input_2_2
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37670_cascade_
T_9_10_wire_logic_cluster/lc_4/ltout
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37673
T_17_2_wire_logic_cluster/lc_6/out
T_18_2_lc_trk_g0_6
T_18_2_wire_logic_cluster/lc_3/in_1

T_17_2_wire_logic_cluster/lc_6/out
T_16_2_sp12_h_l_0
T_20_2_lc_trk_g0_3
T_20_2_wire_logic_cluster/lc_4/in_3

T_17_2_wire_logic_cluster/lc_6/out
T_16_2_sp12_h_l_0
T_21_2_sp4_h_l_7
T_20_0_span4_vert_18
T_20_1_lc_trk_g1_2
T_20_1_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n37678
T_26_10_wire_logic_cluster/lc_3/out
T_20_10_sp12_h_l_1
T_28_10_lc_trk_g1_2
T_28_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n37681
T_24_10_wire_logic_cluster/lc_2/out
T_25_7_sp4_v_t_45
T_26_11_sp4_h_l_2
T_26_11_lc_trk_g0_7
T_26_11_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37681_cascade_
T_24_10_wire_logic_cluster/lc_2/ltout
T_24_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37689
T_27_6_wire_logic_cluster/lc_6/out
T_27_7_lc_trk_g1_6
T_27_7_wire_logic_cluster/lc_7/in_0

T_27_6_wire_logic_cluster/lc_6/out
T_26_7_lc_trk_g1_6
T_26_7_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n37697
T_26_8_wire_logic_cluster/lc_1/out
T_26_6_sp4_v_t_47
T_26_10_lc_trk_g1_2
T_26_10_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n37697_cascade_
T_26_8_wire_logic_cluster/lc_1/ltout
T_26_8_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37700
T_24_1_wire_logic_cluster/lc_2/out
T_24_2_lc_trk_g0_2
T_24_2_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37703
T_13_2_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g0_5
T_12_3_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37708
T_26_8_wire_logic_cluster/lc_4/out
T_26_6_sp4_v_t_37
T_26_10_lc_trk_g1_0
T_26_10_wire_logic_cluster/lc_6/in_1

T_26_8_wire_logic_cluster/lc_4/out
T_26_6_sp4_v_t_37
T_27_10_sp4_h_l_6
T_27_10_lc_trk_g0_3
T_27_10_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37711
T_26_11_wire_logic_cluster/lc_3/out
T_26_11_sp4_h_l_11
T_25_7_sp4_v_t_41
T_24_10_lc_trk_g3_1
T_24_10_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_3/out
T_26_11_sp4_h_l_11
T_25_7_sp4_v_t_41
T_24_10_lc_trk_g3_1
T_24_10_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n37714
T_12_10_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37729
T_23_10_wire_logic_cluster/lc_7/out
T_23_10_lc_trk_g3_7
T_23_10_wire_logic_cluster/lc_2/in_0

T_23_10_wire_logic_cluster/lc_7/out
T_13_10_sp12_h_l_1
T_21_10_lc_trk_g1_2
T_21_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37732
T_18_5_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_12
T_18_2_lc_trk_g2_3
T_18_2_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37732_cascade_
T_18_5_wire_logic_cluster/lc_2/ltout
T_18_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37735
T_23_3_wire_logic_cluster/lc_1/out
T_24_0_span4_vert_27
T_23_1_lc_trk_g0_3
T_23_1_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37742
T_10_9_wire_logic_cluster/lc_5/out
T_10_5_sp4_v_t_47
T_10_1_sp4_v_t_47
T_10_4_lc_trk_g1_7
T_10_4_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37745
T_14_8_wire_logic_cluster/lc_6/out
T_12_8_sp4_h_l_9
T_15_4_sp4_v_t_44
T_14_6_lc_trk_g0_2
T_14_6_input_2_6
T_14_6_wire_logic_cluster/lc_6/in_2

T_14_8_wire_logic_cluster/lc_6/out
T_14_5_sp4_v_t_36
T_13_6_lc_trk_g2_4
T_13_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37750
T_11_1_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_34
T_11_3_lc_trk_g0_2
T_11_3_wire_logic_cluster/lc_1/in_1

T_11_1_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_34
T_10_3_lc_trk_g2_2
T_10_3_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n37753
T_13_3_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_10
T_13_1_lc_trk_g2_2
T_13_1_wire_logic_cluster/lc_7/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_11_2_sp4_h_l_2
T_11_2_lc_trk_g0_7
T_11_2_wire_logic_cluster/lc_3/in_0

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_11_2_sp4_h_l_2
T_11_2_lc_trk_g0_7
T_11_2_wire_logic_cluster/lc_1/in_0

T_13_3_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_10
T_13_3_sp4_v_t_36
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_0/in_0

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_11_2_sp4_h_l_2
T_10_0_span4_vert_15
T_9_1_lc_trk_g2_7
T_9_1_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n37753_cascade_
T_13_3_wire_logic_cluster/lc_3/ltout
T_13_3_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37755
T_26_10_wire_logic_cluster/lc_0/out
T_26_11_lc_trk_g0_0
T_26_11_wire_logic_cluster/lc_3/in_1

T_26_10_wire_logic_cluster/lc_0/out
T_26_10_sp4_h_l_5
T_22_10_sp4_h_l_5
T_21_6_sp4_v_t_47
T_21_8_lc_trk_g3_2
T_21_8_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n37758
T_26_3_wire_logic_cluster/lc_7/out
T_27_1_sp4_v_t_42
T_28_5_sp4_h_l_7
T_28_5_lc_trk_g1_2
T_28_5_wire_logic_cluster/lc_4/in_1

T_26_3_wire_logic_cluster/lc_7/out
T_25_3_sp4_h_l_6
T_28_3_sp4_v_t_43
T_28_6_lc_trk_g1_3
T_28_6_wire_logic_cluster/lc_0/in_0

T_26_3_wire_logic_cluster/lc_7/out
T_25_3_sp4_h_l_6
T_28_3_sp4_v_t_43
T_28_6_lc_trk_g1_3
T_28_6_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n37763
T_12_4_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_4/in_1

T_12_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_9
T_13_0_span4_vert_38
T_13_1_lc_trk_g3_6
T_13_1_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37766
T_11_6_wire_logic_cluster/lc_6/out
T_10_5_lc_trk_g3_6
T_10_5_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_23
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_23
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n37771
T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp4_v_t_37
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37779
T_9_2_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g0_1
T_9_1_input_2_1
T_9_1_wire_logic_cluster/lc_1/in_2

T_9_2_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_21
T_9_5_lc_trk_g2_5
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37784
T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n37787
T_20_4_wire_logic_cluster/lc_3/out
T_20_0_span12_vert_13
T_20_2_lc_trk_g2_2
T_20_2_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37787_cascade_
T_20_4_wire_logic_cluster/lc_3/ltout
T_20_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37790
T_21_3_wire_logic_cluster/lc_2/out
T_22_3_sp4_h_l_4
T_25_3_sp4_v_t_44
T_24_6_lc_trk_g3_4
T_24_6_wire_logic_cluster/lc_5/in_0

T_21_3_wire_logic_cluster/lc_2/out
T_21_0_span12_vert_8
T_22_5_sp12_h_l_0
T_26_5_lc_trk_g0_3
T_26_5_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37790_cascade_
T_21_3_wire_logic_cluster/lc_2/ltout
T_21_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37794
T_18_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n37794_cascade_
T_18_7_wire_logic_cluster/lc_3/ltout
T_18_7_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n37797
T_20_5_wire_logic_cluster/lc_5/out
T_20_5_lc_trk_g2_5
T_20_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37800
T_20_5_wire_logic_cluster/lc_7/out
T_18_5_sp4_h_l_11
T_22_5_sp4_h_l_7
T_25_1_sp4_v_t_36
T_24_3_lc_trk_g0_1
T_24_3_input_2_1
T_24_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37808
T_17_4_wire_logic_cluster/lc_1/out
T_17_3_lc_trk_g1_1
T_17_3_input_2_0
T_17_3_wire_logic_cluster/lc_0/in_2

T_17_4_wire_logic_cluster/lc_1/out
T_18_0_span4_vert_38
T_17_2_lc_trk_g1_3
T_17_2_wire_logic_cluster/lc_1/in_1

T_17_4_wire_logic_cluster/lc_1/out
T_18_0_span4_vert_38
T_17_2_lc_trk_g1_3
T_17_2_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37811
T_24_6_wire_logic_cluster/lc_1/out
T_23_6_sp4_h_l_10
T_27_6_sp4_h_l_10
T_28_6_lc_trk_g3_2
T_28_6_wire_logic_cluster/lc_1/in_0

T_24_6_wire_logic_cluster/lc_1/out
T_25_3_sp4_v_t_43
T_26_7_sp4_h_l_0
T_28_7_lc_trk_g2_5
T_28_7_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37816
T_20_4_wire_logic_cluster/lc_4/out
T_20_0_span12_vert_15
T_20_6_lc_trk_g2_4
T_20_6_wire_logic_cluster/lc_4/in_0

T_20_4_wire_logic_cluster/lc_4/out
T_21_2_sp4_v_t_36
T_22_6_sp4_h_l_1
T_24_6_lc_trk_g2_4
T_24_6_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37822
T_7_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_10
T_9_2_sp4_v_t_41
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_10
T_9_2_sp4_v_t_41
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n37827
T_16_4_wire_logic_cluster/lc_2/out
T_17_3_lc_trk_g2_2
T_17_3_wire_logic_cluster/lc_1/in_1

T_16_4_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_36
T_17_3_sp4_h_l_1
T_18_3_lc_trk_g2_1
T_18_3_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37830
T_15_5_wire_logic_cluster/lc_6/out
T_6_5_sp12_h_l_0
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n37834
T_12_2_wire_logic_cluster/lc_4/out
T_12_0_span12_vert_11
T_12_6_lc_trk_g3_0
T_12_6_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n37837
T_28_8_wire_logic_cluster/lc_3/out
T_28_0_span12_vert_21
T_28_6_lc_trk_g2_2
T_28_6_input_2_2
T_28_6_wire_logic_cluster/lc_2/in_2

T_28_8_wire_logic_cluster/lc_3/out
T_27_7_lc_trk_g3_3
T_27_7_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n37840
T_26_4_wire_logic_cluster/lc_3/out
T_26_3_sp12_v_t_22
T_26_7_lc_trk_g3_1
T_26_7_wire_logic_cluster/lc_1/in_1

T_26_4_wire_logic_cluster/lc_3/out
T_27_3_sp4_v_t_39
T_27_6_lc_trk_g1_7
T_27_6_input_2_0
T_27_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n37843
T_20_2_wire_logic_cluster/lc_4/out
T_20_3_lc_trk_g1_4
T_20_3_wire_logic_cluster/lc_2/in_1

T_20_2_wire_logic_cluster/lc_4/out
T_21_2_sp12_h_l_0
T_23_2_lc_trk_g0_7
T_23_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37850
T_27_5_wire_logic_cluster/lc_5/out
T_27_6_lc_trk_g1_5
T_27_6_wire_logic_cluster/lc_7/in_3

T_27_5_wire_logic_cluster/lc_5/out
T_27_0_span12_vert_18
T_27_7_lc_trk_g2_6
T_27_7_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n37857
T_26_4_wire_logic_cluster/lc_4/out
T_27_5_lc_trk_g2_4
T_27_5_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n37860
T_24_5_wire_logic_cluster/lc_0/out
T_21_5_sp12_h_l_0
T_29_5_lc_trk_g0_3
T_29_5_input_2_5
T_29_5_wire_logic_cluster/lc_5/in_2

T_24_5_wire_logic_cluster/lc_0/out
T_25_5_sp4_h_l_0
T_28_1_sp4_v_t_37
T_28_4_lc_trk_g1_5
T_28_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n37863_cascade_
T_24_9_wire_logic_cluster/lc_5/ltout
T_24_9_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n37872
T_27_11_wire_logic_cluster/lc_6/out
T_27_5_sp12_v_t_23
T_27_8_lc_trk_g2_3
T_27_8_wire_logic_cluster/lc_6/in_1

T_27_11_wire_logic_cluster/lc_6/out
T_27_5_sp12_v_t_23
T_27_9_sp4_v_t_41
T_27_5_sp4_v_t_42
T_26_8_lc_trk_g3_2
T_26_8_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37875_cascade_
T_10_1_wire_logic_cluster/lc_1/ltout
T_10_1_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37880
T_16_1_wire_logic_cluster/lc_4/out
T_16_2_lc_trk_g1_4
T_16_2_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n37884
T_12_4_wire_logic_cluster/lc_0/out
T_12_5_lc_trk_g0_0
T_12_5_wire_logic_cluster/lc_5/in_1

T_12_4_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g3_0
T_13_5_wire_logic_cluster/lc_4/in_3

T_12_4_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g3_0
T_13_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37886
T_21_7_wire_logic_cluster/lc_7/out
T_20_8_lc_trk_g0_7
T_20_8_wire_logic_cluster/lc_0/in_1

T_21_7_wire_logic_cluster/lc_7/out
T_20_7_sp4_h_l_6
T_24_7_sp4_h_l_6
T_27_7_sp4_v_t_46
T_27_8_lc_trk_g2_6
T_27_8_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n37889
T_14_2_wire_logic_cluster/lc_5/out
T_14_1_lc_trk_g1_5
T_14_1_wire_logic_cluster/lc_5/in_3

T_14_2_wire_logic_cluster/lc_5/out
T_14_0_span4_vert_23
T_14_2_sp4_v_t_47
T_13_6_lc_trk_g2_2
T_13_6_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_5/out
T_14_0_span4_vert_23
T_14_2_sp4_v_t_47
T_11_6_sp4_h_l_3
T_12_6_lc_trk_g2_3
T_12_6_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n37894
T_20_5_wire_logic_cluster/lc_3/out
T_19_5_lc_trk_g2_3
T_19_5_input_2_7
T_19_5_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37897
T_21_5_wire_logic_cluster/lc_0/out
T_20_5_sp4_h_l_8
T_19_1_sp4_v_t_45
T_19_4_lc_trk_g0_5
T_19_4_input_2_5
T_19_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37903
T_18_2_wire_logic_cluster/lc_1/out
T_19_2_lc_trk_g0_1
T_19_2_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n37906
T_20_1_wire_logic_cluster/lc_2/out
T_19_1_lc_trk_g2_2
T_19_1_wire_logic_cluster/lc_3/in_3

T_20_1_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g3_2
T_21_2_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37915
T_15_6_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_42
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_10_5_lc_trk_g1_0
T_10_5_input_2_3
T_10_5_wire_logic_cluster/lc_3/in_2

T_15_6_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_42
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_10_4_lc_trk_g2_5
T_10_4_wire_logic_cluster/lc_4/in_3

T_15_6_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_42
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_10_4_lc_trk_g2_5
T_10_4_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n37919
T_26_9_wire_logic_cluster/lc_6/out
T_24_9_sp4_h_l_9
T_23_9_lc_trk_g0_1
T_23_9_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n37919_cascade_
T_26_9_wire_logic_cluster/lc_6/ltout
T_26_9_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n37925
T_19_9_wire_logic_cluster/lc_2/out
T_19_8_sp4_v_t_36
T_20_8_sp4_h_l_1
T_21_8_lc_trk_g2_1
T_21_8_wire_logic_cluster/lc_0/in_3

T_19_9_wire_logic_cluster/lc_2/out
T_20_6_sp4_v_t_45
T_20_7_lc_trk_g3_5
T_20_7_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n37934
T_11_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_2/in_0

T_11_2_wire_logic_cluster/lc_1/out
T_12_2_sp4_h_l_2
T_13_2_lc_trk_g3_2
T_13_2_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37938
T_9_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_8
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37938_cascade_
T_9_4_wire_logic_cluster/lc_4/ltout
T_9_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37943
T_13_1_wire_logic_cluster/lc_2/out
T_14_0_span4_vert_37
T_13_3_lc_trk_g2_5
T_13_3_wire_logic_cluster/lc_1/in_0

T_13_1_wire_logic_cluster/lc_2/out
T_14_0_span4_vert_37
T_14_4_sp4_v_t_38
T_13_5_lc_trk_g2_6
T_13_5_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n37943_cascade_
T_13_1_wire_logic_cluster/lc_2/ltout
T_13_1_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n37949
T_23_9_wire_logic_cluster/lc_5/out
T_21_9_sp4_h_l_7
T_21_9_lc_trk_g1_2
T_21_9_wire_logic_cluster/lc_4/in_3

T_23_9_wire_logic_cluster/lc_5/out
T_24_8_lc_trk_g2_5
T_24_8_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37952
T_26_11_wire_logic_cluster/lc_6/out
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_6/out
T_26_10_lc_trk_g0_6
T_26_10_input_2_0
T_26_10_wire_logic_cluster/lc_0/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_26_8_sp4_v_t_36
T_26_9_lc_trk_g2_4
T_26_9_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n37955
T_23_6_wire_logic_cluster/lc_1/out
T_23_5_lc_trk_g1_1
T_23_5_input_2_2
T_23_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n37959
T_24_5_wire_logic_cluster/lc_5/out
T_24_5_lc_trk_g0_5
T_24_5_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n37965_cascade_
T_20_9_wire_logic_cluster/lc_5/ltout
T_20_9_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n37969_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37973
T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_10_7_lc_trk_g1_0
T_10_7_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_18
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_7/in_3

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_5_lc_trk_g3_5
T_13_5_wire_logic_cluster/lc_1/in_1

T_12_9_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_18
T_12_5_sp4_v_t_38
T_9_5_sp4_h_l_9
T_10_5_lc_trk_g2_1
T_10_5_wire_logic_cluster/lc_5/in_0

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_25
T_12_1_lc_trk_g0_1
T_12_1_wire_logic_cluster/lc_3/in_0

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_25
T_13_0_span4_vert_1
T_10_1_sp4_h_l_6
T_11_1_lc_trk_g2_6
T_11_1_wire_logic_cluster/lc_5/in_3

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_25
T_13_0_span4_vert_1
T_10_1_sp4_h_l_6
T_10_1_lc_trk_g1_3
T_10_1_wire_logic_cluster/lc_3/in_1

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_25
T_13_0_span4_vert_1
T_10_1_sp4_h_l_6
T_10_1_lc_trk_g1_3
T_10_1_input_2_4
T_10_1_wire_logic_cluster/lc_4/in_2

T_12_9_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_25
T_13_0_span4_vert_1
T_10_1_sp4_h_l_6
T_9_1_lc_trk_g1_6
T_9_1_wire_logic_cluster/lc_1/in_0

T_12_9_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_18
T_12_5_sp4_v_t_38
T_9_5_sp4_h_l_9
T_8_1_sp4_v_t_44
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n37977
T_24_3_wire_logic_cluster/lc_4/out
T_24_3_lc_trk_g3_4
T_24_3_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n37977_cascade_
T_24_3_wire_logic_cluster/lc_4/ltout
T_24_3_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n37984
T_9_5_wire_logic_cluster/lc_5/out
T_10_5_lc_trk_g0_5
T_10_5_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_47
T_9_2_lc_trk_g3_7
T_9_2_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n37991
T_19_10_wire_logic_cluster/lc_6/out
T_19_10_sp4_h_l_1
T_21_10_lc_trk_g3_4
T_21_10_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_sp4_h_l_1
T_23_10_sp4_h_l_4
T_26_10_sp4_v_t_41
T_26_11_lc_trk_g2_1
T_26_11_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n37994_cascade_
T_19_6_wire_logic_cluster/lc_0/ltout
T_19_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n37998
T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_1/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n37_adj_3343
T_16_5_wire_logic_cluster/lc_7/out
T_16_4_lc_trk_g1_7
T_16_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n37_adj_3359
T_16_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g2_4
T_15_5_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38
T_26_20_wire_logic_cluster/lc_2/out
T_21_20_sp12_h_l_0
T_20_20_sp12_v_t_23
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38000
T_10_6_wire_logic_cluster/lc_0/out
T_10_6_lc_trk_g0_0
T_10_6_wire_logic_cluster/lc_7/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_6_6_sp12_v_t_23
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38003
T_7_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_7
T_9_0_span12_vert_19
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38003_cascade_
T_7_10_wire_logic_cluster/lc_6/ltout
T_7_10_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38006
T_24_5_wire_logic_cluster/lc_6/out
T_24_4_lc_trk_g1_6
T_24_4_wire_logic_cluster/lc_6/in_3

T_24_5_wire_logic_cluster/lc_6/out
T_24_4_lc_trk_g1_6
T_24_4_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n38009
T_18_4_wire_logic_cluster/lc_0/out
T_18_0_span12_vert_23
T_18_6_lc_trk_g2_4
T_18_6_wire_logic_cluster/lc_0/in_0

T_18_4_wire_logic_cluster/lc_0/out
T_17_5_lc_trk_g0_0
T_17_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38011
T_26_5_wire_logic_cluster/lc_6/out
T_17_5_sp12_h_l_0
T_23_5_lc_trk_g1_7
T_23_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38021
T_29_8_wire_logic_cluster/lc_0/out
T_30_8_sp4_h_l_0
T_26_8_sp4_h_l_3
T_22_8_sp4_h_l_6
T_21_4_sp4_v_t_46
T_21_7_lc_trk_g1_6
T_21_7_wire_logic_cluster/lc_6/in_1

T_29_8_wire_logic_cluster/lc_0/out
T_30_8_sp4_h_l_0
T_26_8_sp4_h_l_3
T_22_8_sp4_h_l_3
T_21_8_sp4_v_t_38
T_21_11_lc_trk_g1_6
T_21_11_wire_logic_cluster/lc_7/in_0

T_29_8_wire_logic_cluster/lc_0/out
T_30_8_sp4_h_l_0
T_26_8_sp4_h_l_3
T_22_8_sp4_h_l_3
T_21_8_sp4_v_t_44
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_2/in_1

T_29_8_wire_logic_cluster/lc_0/out
T_30_8_sp4_h_l_0
T_26_8_sp4_h_l_3
T_22_8_sp4_h_l_3
T_21_8_sp4_v_t_44
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38024
T_13_11_wire_logic_cluster/lc_0/out
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_8
T_9_11_lc_trk_g0_5
T_9_11_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_8
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g1_1
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38027
T_17_5_wire_logic_cluster/lc_7/out
T_17_2_sp4_v_t_38
T_17_3_lc_trk_g3_6
T_17_3_wire_logic_cluster/lc_0/in_3

T_17_5_wire_logic_cluster/lc_7/out
T_16_5_sp4_h_l_6
T_15_1_sp4_v_t_46
T_15_3_lc_trk_g2_3
T_15_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38030
T_20_3_wire_logic_cluster/lc_3/out
T_20_4_lc_trk_g1_3
T_20_4_wire_logic_cluster/lc_3/in_3

T_20_3_wire_logic_cluster/lc_3/out
T_21_4_lc_trk_g2_3
T_21_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38033
T_10_7_wire_logic_cluster/lc_5/out
T_11_3_sp4_v_t_46
T_10_4_lc_trk_g3_6
T_10_4_wire_logic_cluster/lc_2/in_3

T_10_7_wire_logic_cluster/lc_5/out
T_11_3_sp4_v_t_46
T_11_5_lc_trk_g3_3
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38036
T_19_7_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g2_4
T_18_7_wire_logic_cluster/lc_5/in_3

T_19_7_wire_logic_cluster/lc_4/out
T_19_3_sp4_v_t_45
T_18_5_lc_trk_g0_3
T_18_5_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n38039
T_28_6_wire_logic_cluster/lc_0/out
T_28_4_sp4_v_t_45
T_25_8_sp4_h_l_8
T_26_8_lc_trk_g3_0
T_26_8_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n38042
T_11_2_wire_logic_cluster/lc_4/out
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38042_cascade_
T_11_2_wire_logic_cluster/lc_4/ltout
T_11_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38045_cascade_
T_23_2_wire_logic_cluster/lc_5/ltout
T_23_2_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n38049
T_19_3_wire_logic_cluster/lc_6/out
T_20_3_lc_trk_g1_6
T_20_3_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n38049_cascade_
T_19_3_wire_logic_cluster/lc_6/ltout
T_19_3_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38052
T_20_4_wire_logic_cluster/lc_0/out
T_17_4_sp12_h_l_0
T_26_4_lc_trk_g0_4
T_26_4_wire_logic_cluster/lc_5/in_1

T_20_4_wire_logic_cluster/lc_0/out
T_21_4_sp4_h_l_0
T_24_4_sp4_v_t_37
T_24_6_lc_trk_g3_0
T_24_6_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n38055
T_20_4_wire_logic_cluster/lc_2/out
T_21_1_sp4_v_t_45
T_21_2_lc_trk_g3_5
T_21_2_wire_logic_cluster/lc_7/in_1

T_20_4_wire_logic_cluster/lc_2/out
T_21_1_sp4_v_t_45
T_21_5_sp4_v_t_41
T_21_6_lc_trk_g2_1
T_21_6_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38059
T_14_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g2_6
T_14_2_wire_logic_cluster/lc_5/in_3

T_14_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g3_6
T_14_2_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_6/out
T_14_3_lc_trk_g1_6
T_14_3_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n38062
T_14_10_wire_logic_cluster/lc_5/out
T_15_10_sp4_h_l_10
T_11_10_sp4_h_l_1
T_10_10_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_5/out
T_15_10_sp4_h_l_10
T_11_10_sp4_h_l_1
T_10_10_sp4_v_t_36
T_7_10_sp4_h_l_1
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38065
T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_5/in_0

T_7_12_wire_logic_cluster/lc_4/out
T_6_12_sp4_h_l_0
T_9_8_sp4_v_t_43
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n38071
T_11_11_wire_logic_cluster/lc_3/out
T_5_11_sp12_h_l_1
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38071_cascade_
T_11_11_wire_logic_cluster/lc_3/ltout
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38074
T_23_9_wire_logic_cluster/lc_1/out
T_23_9_lc_trk_g1_1
T_23_9_input_2_0
T_23_9_wire_logic_cluster/lc_0/in_2

T_23_9_wire_logic_cluster/lc_1/out
T_24_9_lc_trk_g0_1
T_24_9_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n38080
T_7_13_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_36
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_36
T_8_14_sp4_h_l_1
T_11_10_sp4_v_t_42
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n38083
T_10_3_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g2_6
T_10_3_input_2_0
T_10_3_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38083_cascade_
T_10_3_wire_logic_cluster/lc_6/ltout
T_10_3_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38086
T_10_3_wire_logic_cluster/lc_2/out
T_10_3_lc_trk_g3_2
T_10_3_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38086_cascade_
T_10_3_wire_logic_cluster/lc_2/ltout
T_10_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38089
T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_14_5_sp4_v_t_39
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_4/in_3

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_14_5_sp4_v_t_39
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n38092
T_13_3_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g1_4
T_13_3_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38092_cascade_
T_13_3_wire_logic_cluster/lc_4/ltout
T_13_3_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38095
T_11_5_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_18
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38095_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n38098
T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g2_1
T_14_4_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38098_cascade_
T_14_4_wire_logic_cluster/lc_1/ltout
T_14_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38101
T_7_12_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_38
T_9_12_sp4_h_l_9
T_9_12_lc_trk_g0_4
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38104
T_28_10_wire_logic_cluster/lc_2/out
T_28_10_sp4_h_l_9
T_27_6_sp4_v_t_44
T_26_8_lc_trk_g2_1
T_26_8_wire_logic_cluster/lc_2/in_1

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_sp4_h_l_9
T_24_10_sp4_h_l_0
T_23_10_sp4_v_t_37
T_23_11_lc_trk_g2_5
T_23_11_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n38104_cascade_
T_28_10_wire_logic_cluster/lc_2/ltout
T_28_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38108
T_23_10_wire_logic_cluster/lc_4/out
T_23_11_lc_trk_g1_4
T_23_11_wire_logic_cluster/lc_2/in_1

T_23_10_wire_logic_cluster/lc_4/out
T_24_10_sp4_h_l_8
T_27_10_sp4_v_t_45
T_26_11_lc_trk_g3_5
T_26_11_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38111
T_29_5_wire_logic_cluster/lc_0/out
T_29_6_lc_trk_g1_0
T_29_6_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38114
T_11_1_wire_logic_cluster/lc_2/out
T_9_1_sp4_h_l_1
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n38117
T_28_10_wire_logic_cluster/lc_5/out
T_28_10_lc_trk_g2_5
T_28_10_wire_logic_cluster/lc_4/in_1

T_28_10_wire_logic_cluster/lc_5/out
T_27_10_lc_trk_g2_5
T_27_10_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38120
T_24_4_wire_logic_cluster/lc_0/out
T_25_0_span4_vert_36
T_22_4_sp4_h_l_6
T_21_0_span4_vert_43
T_21_3_lc_trk_g1_3
T_21_3_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38123
T_21_25_wire_logic_cluster/lc_7/out
T_11_25_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_16_sp4_v_t_42
T_11_16_sp4_h_l_7
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38127
T_27_10_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g3_3
T_27_10_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38127_cascade_
T_27_10_wire_logic_cluster/lc_3/ltout
T_27_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38130
T_17_2_wire_logic_cluster/lc_0/out
T_18_2_lc_trk_g1_0
T_18_2_wire_logic_cluster/lc_4/in_3

T_17_2_wire_logic_cluster/lc_0/out
T_18_2_lc_trk_g1_0
T_18_2_input_2_3
T_18_2_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38133
T_23_4_wire_logic_cluster/lc_3/out
T_23_5_lc_trk_g1_3
T_23_5_wire_logic_cluster/lc_2/in_0

T_23_4_wire_logic_cluster/lc_3/out
T_24_0_span4_vert_42
T_23_1_lc_trk_g3_2
T_23_1_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38136
T_13_4_wire_logic_cluster/lc_5/out
T_13_4_lc_trk_g2_5
T_13_4_wire_logic_cluster/lc_2/in_3

T_13_4_wire_logic_cluster/lc_5/out
T_13_3_sp4_v_t_42
T_10_3_sp4_h_l_7
T_10_3_lc_trk_g0_2
T_10_3_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38136_cascade_
T_13_4_wire_logic_cluster/lc_5/ltout
T_13_4_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n38141
T_26_11_wire_logic_cluster/lc_1/out
T_26_11_lc_trk_g3_1
T_26_11_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_24_11_lc_trk_g1_2
T_24_11_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n38144
T_24_6_wire_logic_cluster/lc_5/out
T_24_6_sp12_h_l_1
T_28_6_lc_trk_g1_2
T_28_6_wire_logic_cluster/lc_0/in_1

T_24_6_wire_logic_cluster/lc_5/out
T_24_6_sp12_h_l_1
T_28_6_lc_trk_g1_2
T_28_6_wire_logic_cluster/lc_2/in_3

T_24_6_wire_logic_cluster/lc_5/out
T_25_6_sp4_h_l_10
T_28_6_sp4_v_t_47
T_27_7_lc_trk_g3_7
T_27_7_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38147
T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_7_sp4_v_t_47
T_11_7_sp4_h_l_3
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_9_sp4_v_t_45
T_10_5_sp4_v_t_41
T_11_5_sp4_h_l_4
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_9_sp4_v_t_45
T_10_5_sp4_v_t_41
T_11_5_sp4_h_l_4
T_7_5_sp4_h_l_7
T_10_1_sp4_v_t_36
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_9_sp4_v_t_45
T_10_5_sp4_v_t_41
T_11_5_sp4_h_l_4
T_7_5_sp4_h_l_7
T_10_1_sp4_v_t_36
T_9_2_lc_trk_g2_4
T_9_2_input_2_4
T_9_2_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_7_sp4_v_t_47
T_10_3_sp4_v_t_43
T_11_3_sp4_h_l_6
T_13_3_lc_trk_g3_3
T_13_3_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_7_sp4_v_t_47
T_10_3_sp4_v_t_43
T_11_3_sp4_h_l_6
T_13_3_lc_trk_g3_3
T_13_3_input_2_0
T_13_3_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38150
T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp12_h_l_0
T_7_9_sp4_h_l_3
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38150_cascade_
T_7_9_wire_logic_cluster/lc_6/ltout
T_7_9_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38153
T_18_3_wire_logic_cluster/lc_7/out
T_17_3_lc_trk_g3_7
T_17_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38156
T_20_5_wire_logic_cluster/lc_6/out
T_20_6_lc_trk_g1_6
T_20_6_wire_logic_cluster/lc_2/in_1

T_20_5_wire_logic_cluster/lc_6/out
T_19_6_lc_trk_g0_6
T_19_6_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38160
T_28_5_wire_logic_cluster/lc_2/out
T_28_6_lc_trk_g0_2
T_28_6_wire_logic_cluster/lc_1/in_3

T_28_5_wire_logic_cluster/lc_2/out
T_28_5_sp4_h_l_9
T_27_5_sp4_v_t_38
T_26_7_lc_trk_g0_3
T_26_7_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38163
T_10_10_wire_logic_cluster/lc_1/out
T_6_10_sp12_h_l_1
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_0/in_0

T_10_10_wire_logic_cluster/lc_1/out
T_11_8_sp4_v_t_46
T_8_8_sp4_h_l_5
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38167
T_7_5_wire_logic_cluster/lc_0/out
T_4_5_sp12_h_l_0
T_12_5_lc_trk_g1_3
T_12_5_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_4_5_sp12_h_l_0
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_4_5_sp12_h_l_0
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_36
T_12_0_span4_vert_9
T_11_1_lc_trk_g2_1
T_11_1_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_4_5_sp12_h_l_0
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_36
T_12_0_span4_vert_9
T_11_1_lc_trk_g2_1
T_11_1_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_4_5_sp12_h_l_0
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_36
T_12_0_span4_vert_9
T_11_1_lc_trk_g2_1
T_11_1_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38175
T_11_1_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_13
T_13_2_sp4_h_l_0
T_13_2_lc_trk_g1_5
T_13_2_wire_logic_cluster/lc_3/in_1

T_11_1_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_29
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38178
T_27_6_wire_logic_cluster/lc_7/out
T_17_6_sp12_h_l_1
T_23_6_sp4_h_l_6
T_22_6_sp4_v_t_43
T_21_8_lc_trk_g1_6
T_21_8_wire_logic_cluster/lc_0/in_1

T_27_6_wire_logic_cluster/lc_7/out
T_25_6_sp4_h_l_11
T_21_6_sp4_h_l_11
T_20_6_sp4_v_t_46
T_20_8_lc_trk_g2_3
T_20_8_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n38185
T_24_4_wire_logic_cluster/lc_5/out
T_25_4_sp4_h_l_10
T_26_4_lc_trk_g2_2
T_26_4_wire_logic_cluster/lc_7/in_1

T_24_4_wire_logic_cluster/lc_5/out
T_25_4_sp4_h_l_10
T_29_4_sp4_h_l_10
T_28_4_lc_trk_g1_2
T_28_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38188
T_26_5_wire_logic_cluster/lc_0/out
T_27_5_sp4_h_l_0
T_28_5_lc_trk_g2_0
T_28_5_wire_logic_cluster/lc_3/in_1

T_26_5_wire_logic_cluster/lc_0/out
T_27_5_sp4_h_l_0
T_28_5_lc_trk_g2_0
T_28_5_wire_logic_cluster/lc_2/in_0

T_26_5_wire_logic_cluster/lc_0/out
T_27_5_sp4_h_l_0
T_29_5_lc_trk_g3_5
T_29_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38191
T_24_9_wire_logic_cluster/lc_2/out
T_25_8_sp4_v_t_37
T_26_8_sp4_h_l_0
T_27_8_lc_trk_g2_0
T_27_8_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38191_cascade_
T_24_9_wire_logic_cluster/lc_2/ltout
T_24_9_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38194
T_27_9_wire_logic_cluster/lc_4/out
T_28_9_lc_trk_g0_4
T_28_9_wire_logic_cluster/lc_3/in_3

T_27_9_wire_logic_cluster/lc_4/out
T_26_10_lc_trk_g0_4
T_26_10_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38201
T_20_1_wire_logic_cluster/lc_0/out
T_19_1_lc_trk_g3_0
T_19_1_wire_logic_cluster/lc_3/in_0

T_20_1_wire_logic_cluster/lc_0/out
T_20_0_span4_vert_32
T_20_3_sp4_v_t_41
T_19_4_lc_trk_g3_1
T_19_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38204
T_10_4_wire_logic_cluster/lc_0/out
T_11_4_sp4_h_l_0
T_14_0_span4_vert_43
T_14_3_lc_trk_g0_3
T_14_3_input_2_1
T_14_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n38206
T_27_10_wire_logic_cluster/lc_5/out
T_26_9_lc_trk_g2_5
T_26_9_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_5/out
T_26_9_lc_trk_g2_5
T_26_9_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n38209
T_23_7_wire_logic_cluster/lc_2/out
T_23_4_sp4_v_t_44
T_20_8_sp4_h_l_2
T_21_8_lc_trk_g2_2
T_21_8_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38212
T_12_3_wire_logic_cluster/lc_1/out
T_13_0_span4_vert_43
T_14_4_sp4_h_l_0
T_14_4_lc_trk_g0_5
T_14_4_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38212_cascade_
T_12_3_wire_logic_cluster/lc_1/ltout
T_12_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38215
T_28_4_wire_logic_cluster/lc_2/out
T_28_3_lc_trk_g1_2
T_28_3_wire_logic_cluster/lc_6/in_1

T_28_4_wire_logic_cluster/lc_2/out
T_29_5_lc_trk_g3_2
T_29_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38218
T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38218_cascade_
T_14_6_wire_logic_cluster/lc_1/ltout
T_14_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38221
T_12_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g0_1
T_12_2_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38221_cascade_
T_12_2_wire_logic_cluster/lc_1/ltout
T_12_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38224_cascade_
T_9_4_wire_logic_cluster/lc_1/ltout
T_9_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38227
T_13_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g1_1
T_13_4_input_2_4
T_13_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38227_cascade_
T_13_5_wire_logic_cluster/lc_1/ltout
T_13_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38230
T_18_3_wire_logic_cluster/lc_1/out
T_18_3_sp4_h_l_7
T_20_3_lc_trk_g2_2
T_20_3_input_2_4
T_20_3_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38233
T_7_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_4
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_4
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_42
T_9_7_sp4_h_l_1
T_12_3_sp4_v_t_36
T_12_6_lc_trk_g0_4
T_12_6_input_2_0
T_12_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38236
T_10_2_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_46
T_11_1_sp4_h_l_4
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_5/in_3

T_10_2_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_46
T_11_1_sp4_h_l_4
T_13_1_lc_trk_g3_1
T_13_1_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n38239
T_23_10_wire_logic_cluster/lc_0/out
T_23_7_sp4_v_t_40
T_20_11_sp4_h_l_10
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n38239_cascade_
T_23_10_wire_logic_cluster/lc_0/ltout
T_23_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n38242
T_10_7_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_37
T_11_0_span4_vert_38
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_7/in_1

T_10_7_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_36
T_10_0_span4_vert_36
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n38248
T_27_10_wire_logic_cluster/lc_4/out
T_26_11_lc_trk_g1_4
T_26_11_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_4/out
T_26_11_lc_trk_g1_4
T_26_11_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n38251
T_10_7_wire_logic_cluster/lc_3/out
T_10_6_lc_trk_g0_3
T_10_6_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_3
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38254
T_23_1_wire_logic_cluster/lc_4/out
T_23_0_span4_vert_40
T_23_4_lc_trk_g1_5
T_23_4_wire_logic_cluster/lc_7/in_3

T_23_1_wire_logic_cluster/lc_4/out
T_24_0_span4_vert_9
T_24_1_sp4_v_t_37
T_24_5_lc_trk_g1_0
T_24_5_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n38257
T_17_6_wire_logic_cluster/lc_4/out
T_17_0_span12_vert_19
T_17_3_lc_trk_g2_7
T_17_3_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n38260
T_10_6_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_3/in_3

T_10_6_wire_logic_cluster/lc_4/out
T_9_6_sp4_h_l_0
T_12_2_sp4_v_t_37
T_13_2_sp4_h_l_5
T_12_2_lc_trk_g1_5
T_12_2_input_2_0
T_12_2_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38260_cascade_
T_10_6_wire_logic_cluster/lc_4/ltout
T_10_6_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38263
T_21_25_wire_logic_cluster/lc_6/out
T_12_25_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_1_sp12_v_t_23
T_11_6_lc_trk_g3_7
T_11_6_wire_logic_cluster/lc_3/in_3

T_21_25_wire_logic_cluster/lc_6/out
T_12_25_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_1_sp12_v_t_23
T_11_1_sp4_v_t_45
T_11_5_sp4_v_t_46
T_10_6_lc_trk_g3_6
T_10_6_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38266
T_21_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g2_2
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38266_cascade_
T_21_10_wire_logic_cluster/lc_2/ltout
T_21_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38270
T_11_9_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_22
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_12_8_sp4_v_t_39
T_12_4_sp4_v_t_40
T_13_4_sp4_h_l_5
T_14_4_lc_trk_g3_5
T_14_4_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n38273
T_23_3_wire_logic_cluster/lc_3/out
T_23_4_lc_trk_g1_3
T_23_4_wire_logic_cluster/lc_2/in_0

T_23_3_wire_logic_cluster/lc_3/out
T_23_0_span12_vert_10
T_23_1_lc_trk_g2_2
T_23_1_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38276
T_20_1_wire_logic_cluster/lc_3/out
T_19_1_lc_trk_g3_3
T_19_1_wire_logic_cluster/lc_7/in_1

T_20_1_wire_logic_cluster/lc_3/out
T_21_0_span4_vert_23
T_22_2_sp4_h_l_10
T_23_2_lc_trk_g2_2
T_23_2_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38279
T_20_1_wire_logic_cluster/lc_4/out
T_20_2_lc_trk_g1_4
T_20_2_wire_logic_cluster/lc_4/in_1

T_20_1_wire_logic_cluster/lc_4/out
T_20_2_lc_trk_g1_4
T_20_2_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38282
T_16_2_wire_logic_cluster/lc_5/out
T_17_2_sp4_h_l_10
T_18_2_lc_trk_g3_2
T_18_2_wire_logic_cluster/lc_6/in_1

T_16_2_wire_logic_cluster/lc_5/out
T_17_2_sp4_h_l_10
T_20_2_sp4_v_t_47
T_19_5_lc_trk_g3_7
T_19_5_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n38285
T_21_5_wire_logic_cluster/lc_5/out
T_20_5_sp4_h_l_2
T_19_5_sp4_v_t_39
T_19_6_lc_trk_g3_7
T_19_6_wire_logic_cluster/lc_5/in_3

T_21_5_wire_logic_cluster/lc_5/out
T_21_4_sp4_v_t_42
T_22_4_sp4_h_l_7
T_25_4_sp4_v_t_42
T_24_6_lc_trk_g0_7
T_24_6_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38288
T_24_4_wire_logic_cluster/lc_3/out
T_24_4_lc_trk_g1_3
T_24_4_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n38293
T_6_5_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_38
T_7_6_sp4_h_l_9
T_11_6_sp4_h_l_9
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_7/out
T_4_5_sp12_h_l_1
T_15_0_span12_vert_9
T_15_0_span4_vert_16
T_14_2_lc_trk_g1_5
T_14_2_input_2_4
T_14_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38296
T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_0/out
T_9_6_sp12_v_t_23
T_9_12_lc_trk_g3_4
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38299
T_13_4_wire_logic_cluster/lc_0/out
T_10_4_sp12_h_l_0
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_2/in_1

T_13_4_wire_logic_cluster/lc_0/out
T_14_2_sp4_v_t_44
T_14_6_lc_trk_g1_1
T_14_6_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38302
T_11_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_14
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n38305
T_23_6_wire_logic_cluster/lc_7/out
T_23_7_lc_trk_g0_7
T_23_7_wire_logic_cluster/lc_3/in_0

T_23_6_wire_logic_cluster/lc_7/out
T_23_5_sp4_v_t_46
T_23_9_lc_trk_g0_3
T_23_9_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n38308
T_12_10_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_5/in_1

T_12_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38311
T_27_9_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g1_3
T_27_10_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n38311_cascade_
T_27_9_wire_logic_cluster/lc_3/ltout
T_27_9_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38314_cascade_
T_13_4_wire_logic_cluster/lc_2/ltout
T_13_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38318
T_28_4_wire_logic_cluster/lc_3/out
T_29_3_sp4_v_t_39
T_29_6_lc_trk_g0_7
T_29_6_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n38318_cascade_
T_28_4_wire_logic_cluster/lc_3/ltout
T_28_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38321
T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_16_lc_trk_g2_3
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38324
T_11_13_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_44
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n38327
T_20_6_wire_logic_cluster/lc_3/out
T_21_3_sp4_v_t_47
T_22_7_sp4_h_l_4
T_24_7_lc_trk_g2_1
T_24_7_wire_logic_cluster/lc_7/in_0

T_20_6_wire_logic_cluster/lc_3/out
T_21_6_sp4_h_l_6
T_25_6_sp4_h_l_9
T_27_6_lc_trk_g2_4
T_27_6_wire_logic_cluster/lc_6/in_0

T_20_6_wire_logic_cluster/lc_3/out
T_21_6_sp4_h_l_6
T_25_6_sp4_h_l_9
T_27_6_lc_trk_g2_4
T_27_6_wire_logic_cluster/lc_1/in_3

T_20_6_wire_logic_cluster/lc_3/out
T_21_3_sp4_v_t_47
T_22_7_sp4_h_l_4
T_26_7_sp4_h_l_4
T_26_7_lc_trk_g0_1
T_26_7_wire_logic_cluster/lc_2/in_1

T_20_6_wire_logic_cluster/lc_3/out
T_21_6_sp4_h_l_6
T_25_6_sp4_h_l_9
T_28_6_sp4_v_t_44
T_28_7_lc_trk_g2_4
T_28_7_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38330
T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp12_v_t_22
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_2
T_10_8_lc_trk_g3_7
T_10_8_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38333
T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g0_3
T_12_3_wire_logic_cluster/lc_0/in_1

T_12_3_wire_logic_cluster/lc_3/out
T_13_0_span4_vert_47
T_12_1_lc_trk_g3_7
T_12_1_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n38339_cascade_
T_23_9_wire_logic_cluster/lc_2/ltout
T_23_9_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38342
T_28_7_wire_logic_cluster/lc_1/out
T_28_3_sp4_v_t_39
T_28_7_sp4_v_t_39
T_27_10_lc_trk_g2_7
T_27_10_wire_logic_cluster/lc_3/in_0

T_28_7_wire_logic_cluster/lc_1/out
T_29_5_sp4_v_t_46
T_26_9_sp4_h_l_4
T_26_9_lc_trk_g0_1
T_26_9_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n38349
T_24_7_wire_logic_cluster/lc_6/out
T_24_8_lc_trk_g0_6
T_24_8_wire_logic_cluster/lc_4/in_0

T_24_7_wire_logic_cluster/lc_6/out
T_22_7_sp4_h_l_9
T_21_7_lc_trk_g1_1
T_21_7_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38352
T_13_2_wire_logic_cluster/lc_4/out
T_6_2_sp12_h_l_0
T_10_2_lc_trk_g1_3
T_10_2_wire_logic_cluster/lc_0/in_0

T_13_2_wire_logic_cluster/lc_4/out
T_12_2_sp4_h_l_0
T_15_2_sp4_v_t_40
T_14_6_lc_trk_g1_5
T_14_6_input_2_0
T_14_6_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n38355
T_13_6_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g3_5
T_14_5_wire_logic_cluster/lc_0/in_0

T_13_6_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_46
T_14_3_lc_trk_g2_6
T_14_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38358_cascade_
T_11_4_wire_logic_cluster/lc_6/ltout
T_11_4_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n38361
T_21_5_wire_logic_cluster/lc_2/out
T_21_1_sp4_v_t_41
T_20_3_lc_trk_g0_4
T_20_3_wire_logic_cluster/lc_4/in_0

T_21_5_wire_logic_cluster/lc_2/out
T_21_1_sp4_v_t_41
T_20_2_lc_trk_g3_1
T_20_2_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n38364
T_11_11_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_20
T_11_1_sp4_v_t_43
T_10_4_lc_trk_g3_3
T_10_4_input_2_2
T_10_4_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_41
T_12_4_sp4_v_t_42
T_9_4_sp4_h_l_7
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_41
T_12_4_sp4_v_t_42
T_9_4_sp4_h_l_7
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38367
T_21_10_wire_logic_cluster/lc_3/out
T_21_10_sp4_h_l_11
T_24_10_sp4_v_t_41
T_23_11_lc_trk_g3_1
T_23_11_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n38367_cascade_
T_21_10_wire_logic_cluster/lc_3/ltout
T_21_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38370
T_23_2_wire_logic_cluster/lc_0/out
T_23_3_lc_trk_g1_0
T_23_3_wire_logic_cluster/lc_4/in_3

T_23_2_wire_logic_cluster/lc_0/out
T_20_2_sp12_h_l_0
T_20_2_lc_trk_g1_3
T_20_2_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38373
T_21_5_wire_logic_cluster/lc_3/out
T_21_0_span12_vert_14
T_21_3_lc_trk_g3_2
T_21_3_wire_logic_cluster/lc_4/in_1

T_21_5_wire_logic_cluster/lc_3/out
T_22_2_sp4_v_t_47
T_23_2_sp4_h_l_10
T_23_2_lc_trk_g1_7
T_23_2_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n38376
T_19_6_wire_logic_cluster/lc_3/out
T_20_2_sp4_v_t_42
T_19_4_lc_trk_g0_7
T_19_4_wire_logic_cluster/lc_5/in_0

T_19_6_wire_logic_cluster/lc_3/out
T_20_2_sp4_v_t_42
T_21_2_sp4_h_l_0
T_24_2_sp4_v_t_37
T_23_5_lc_trk_g2_5
T_23_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38379
T_14_1_wire_logic_cluster/lc_4/out
T_13_1_sp4_h_l_0
T_12_1_sp4_v_t_37
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n38379_cascade_
T_14_1_wire_logic_cluster/lc_4/ltout
T_14_1_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38382
T_10_3_wire_logic_cluster/lc_7/out
T_8_3_sp12_h_l_1
T_14_3_lc_trk_g0_6
T_14_3_wire_logic_cluster/lc_3/in_1

T_10_3_wire_logic_cluster/lc_7/out
T_8_3_sp12_h_l_1
T_14_3_sp4_h_l_6
T_13_3_sp4_v_t_43
T_13_4_lc_trk_g2_3
T_13_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n38385
T_21_3_wire_logic_cluster/lc_3/out
T_21_3_sp4_h_l_11
T_25_3_sp4_h_l_11
T_28_3_sp4_v_t_46
T_27_5_lc_trk_g2_3
T_27_5_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38385_cascade_
T_21_3_wire_logic_cluster/lc_3/ltout
T_21_3_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38388
T_11_10_wire_logic_cluster/lc_4/out
T_9_10_sp4_h_l_5
T_8_6_sp4_v_t_47
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_36
T_12_4_sp4_v_t_36
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n38391
T_27_7_wire_logic_cluster/lc_7/out
T_17_7_sp12_h_l_1
T_23_7_lc_trk_g0_6
T_23_7_wire_logic_cluster/lc_3/in_3

T_27_7_wire_logic_cluster/lc_7/out
T_17_7_sp12_h_l_1
T_21_7_lc_trk_g1_2
T_21_7_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n38394
T_21_1_wire_logic_cluster/lc_7/out
T_19_1_sp12_h_l_1
T_23_1_lc_trk_g1_2
T_23_1_wire_logic_cluster/lc_0/in_3

T_21_1_wire_logic_cluster/lc_7/out
T_22_0_span4_vert_47
T_19_4_sp4_h_l_3
T_19_4_lc_trk_g0_6
T_19_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n38397
T_10_2_wire_logic_cluster/lc_5/out
T_10_0_span12_vert_13
T_10_4_lc_trk_g2_6
T_10_4_wire_logic_cluster/lc_2/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_11_2_sp4_h_l_10
T_14_2_sp4_v_t_38
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38400
T_13_6_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g0_4
T_13_6_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n38400_cascade_
T_13_6_wire_logic_cluster/lc_4/ltout
T_13_6_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38403
T_21_1_wire_logic_cluster/lc_4/out
T_21_0_span4_vert_40
T_21_3_lc_trk_g1_0
T_21_3_wire_logic_cluster/lc_7/in_0

T_21_1_wire_logic_cluster/lc_4/out
T_21_0_span4_vert_40
T_22_4_sp4_h_l_11
T_25_4_sp4_v_t_46
T_24_6_lc_trk_g2_3
T_24_6_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n38412
T_9_6_wire_logic_cluster/lc_3/out
T_3_6_sp12_h_l_1
T_12_6_lc_trk_g0_5
T_12_6_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_42
T_10_4_lc_trk_g2_7
T_10_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n38415
T_13_6_wire_logic_cluster/lc_0/out
T_13_0_span12_vert_11
T_13_1_lc_trk_g2_3
T_13_1_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38415_cascade_
T_13_6_wire_logic_cluster/lc_0/ltout
T_13_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n38418
T_14_2_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g1_1
T_14_3_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_14_1_lc_trk_g1_1
T_14_1_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n38421
T_13_4_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_0/in_3

T_13_4_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_37
T_14_0_span4_vert_3
T_14_1_lc_trk_g1_3
T_14_1_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38424
T_11_1_wire_logic_cluster/lc_3/out
T_12_1_lc_trk_g0_3
T_12_1_wire_logic_cluster/lc_1/in_0

T_11_1_wire_logic_cluster/lc_3/out
T_5_1_sp12_h_l_1
T_13_1_lc_trk_g1_2
T_13_1_input_2_1
T_13_1_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n38427_cascade_
T_24_6_wire_logic_cluster/lc_2/ltout
T_24_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38430
T_20_2_wire_logic_cluster/lc_2/out
T_20_2_lc_trk_g1_2
T_20_2_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n38433
T_20_7_wire_logic_cluster/lc_5/out
T_20_6_lc_trk_g0_5
T_20_6_wire_logic_cluster/lc_2/in_3

T_20_7_wire_logic_cluster/lc_5/out
T_20_3_sp4_v_t_47
T_19_4_lc_trk_g3_7
T_19_4_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n38436
T_10_1_wire_logic_cluster/lc_2/out
T_5_1_sp12_h_l_0
T_14_1_lc_trk_g1_4
T_14_1_wire_logic_cluster/lc_5/in_0

T_10_1_wire_logic_cluster/lc_2/out
T_10_0_span12_vert_20
T_10_7_lc_trk_g3_0
T_10_7_wire_logic_cluster/lc_7/in_0

T_10_1_wire_logic_cluster/lc_2/out
T_5_1_sp12_h_l_0
T_10_1_sp4_h_l_7
T_13_1_sp4_v_t_37
T_13_5_sp4_v_t_37
T_13_6_lc_trk_g2_5
T_13_6_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38440
T_13_1_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_39
T_14_3_lc_trk_g1_7
T_14_3_input_2_2
T_14_3_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38440_cascade_
T_13_1_wire_logic_cluster/lc_3/ltout
T_13_1_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n38443
T_13_2_wire_logic_cluster/lc_2/out
T_13_0_span12_vert_23
T_13_5_lc_trk_g3_7
T_13_5_wire_logic_cluster/lc_7/in_3

T_13_2_wire_logic_cluster/lc_2/out
T_13_0_span12_vert_7
T_2_4_sp12_h_l_0
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n38446
T_10_2_wire_logic_cluster/lc_3/out
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_3/in_1

T_10_2_wire_logic_cluster/lc_3/out
T_11_2_sp4_h_l_6
T_14_2_sp4_v_t_43
T_14_3_lc_trk_g2_3
T_14_3_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n38452
T_12_3_wire_logic_cluster/lc_2/out
T_7_3_sp12_h_l_0
T_14_3_lc_trk_g0_0
T_14_3_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n38452_cascade_
T_12_3_wire_logic_cluster/lc_2/ltout
T_12_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38458
T_19_13_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n38458_cascade_
T_19_13_wire_logic_cluster/lc_4/ltout
T_19_13_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n38511
T_21_6_wire_logic_cluster/lc_3/out
T_21_5_lc_trk_g0_3
T_21_5_wire_logic_cluster/lc_4/in_1

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_19_5_lc_trk_g1_7
T_19_5_wire_logic_cluster/lc_3/in_1

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_21_2_lc_trk_g2_7
T_21_2_input_2_1
T_21_2_wire_logic_cluster/lc_1/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_21_2_lc_trk_g2_7
T_21_2_wire_logic_cluster/lc_2/in_3

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_21_1_lc_trk_g3_2
T_21_1_input_2_5
T_21_1_wire_logic_cluster/lc_5/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_21_1_lc_trk_g3_2
T_21_1_wire_logic_cluster/lc_6/in_3

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_21_1_lc_trk_g3_2
T_21_1_input_2_1
T_21_1_wire_logic_cluster/lc_1/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_20_1_lc_trk_g3_7
T_20_1_wire_logic_cluster/lc_5/in_1

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_20_1_lc_trk_g3_7
T_20_1_wire_logic_cluster/lc_6/in_0

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_20_1_lc_trk_g3_7
T_20_1_wire_logic_cluster/lc_1/in_1

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_15_1_sp4_h_l_3
T_19_1_sp4_h_l_3
T_20_1_lc_trk_g2_3
T_20_1_input_2_7
T_20_1_wire_logic_cluster/lc_7/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_22_2_sp4_v_t_42
T_19_2_sp4_h_l_7
T_19_2_lc_trk_g1_2
T_19_2_input_2_5
T_19_2_wire_logic_cluster/lc_5/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_22_2_sp4_v_t_42
T_19_2_sp4_h_l_7
T_19_2_lc_trk_g1_2
T_19_2_wire_logic_cluster/lc_2/in_3

T_21_6_wire_logic_cluster/lc_3/out
T_22_2_sp4_v_t_42
T_19_2_sp4_h_l_7
T_18_2_sp4_v_t_36
T_17_4_lc_trk_g1_1
T_17_4_wire_logic_cluster/lc_6/in_0

T_21_6_wire_logic_cluster/lc_3/out
T_22_5_sp4_v_t_39
T_19_5_sp4_h_l_2
T_22_1_sp4_v_t_39
T_22_0_span4_vert_2
T_19_1_sp4_h_l_7
T_15_1_sp4_h_l_3
T_19_1_sp4_h_l_3
T_19_1_lc_trk_g1_6
T_19_1_wire_logic_cluster/lc_4/in_1

T_21_6_wire_logic_cluster/lc_3/out
T_21_3_sp4_v_t_46
T_18_3_sp4_h_l_11
T_17_0_span4_vert_28
T_16_3_lc_trk_g1_4
T_16_3_input_2_3
T_16_3_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38552
T_20_21_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_43
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_42
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_0/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_42
T_21_13_sp4_v_t_47
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_11_sp4_v_t_46
T_17_15_sp4_h_l_11
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n38612_cascade_
T_21_17_wire_logic_cluster/lc_1/ltout
T_21_17_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38729_cascade_
T_12_1_wire_logic_cluster/lc_2/ltout
T_12_1_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n38815
T_24_11_wire_logic_cluster/lc_4/out
T_24_10_lc_trk_g1_4
T_24_10_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n38834_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n38_adj_3314
T_23_11_wire_logic_cluster/lc_1/out
T_19_11_sp12_h_l_1
T_21_11_lc_trk_g0_6
T_21_11_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38_adj_3342
T_16_2_wire_logic_cluster/lc_6/out
T_17_1_sp4_v_t_45
T_16_4_lc_trk_g3_5
T_16_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n38_adj_3358
T_15_6_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n39
T_10_4_wire_logic_cluster/lc_5/out
T_10_4_lc_trk_g1_5
T_10_4_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n39233
T_11_4_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_input_2_5
T_10_3_wire_logic_cluster/lc_5/in_2

T_11_4_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_42
T_11_5_sp4_v_t_47
T_10_7_lc_trk_g2_2
T_10_7_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_42
T_11_5_sp4_v_t_47
T_12_9_sp4_h_l_4
T_15_5_sp4_v_t_47
T_14_6_lc_trk_g3_7
T_14_6_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n39248
T_11_3_wire_logic_cluster/lc_3/out
T_11_3_sp4_h_l_11
T_13_3_lc_trk_g2_6
T_13_3_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_10_2_lc_trk_g2_3
T_10_2_wire_logic_cluster/lc_3/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_10_2_lc_trk_g2_3
T_10_2_wire_logic_cluster/lc_5/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_12_2_sp4_v_t_39
T_12_5_lc_trk_g0_7
T_12_5_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n39251
T_10_3_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_41
T_10_1_lc_trk_g3_1
T_10_1_wire_logic_cluster/lc_0/in_0

T_10_3_wire_logic_cluster/lc_0/out
T_9_3_sp4_h_l_8
T_12_0_span4_vert_26
T_12_2_lc_trk_g0_7
T_12_2_wire_logic_cluster/lc_3/in_0

T_10_3_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_41
T_12_4_sp4_h_l_4
T_15_0_span4_vert_41
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/in_1

T_10_3_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_41
T_12_4_sp4_h_l_4
T_15_0_span4_vert_41
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n39311
T_12_2_wire_logic_cluster/lc_2/out
T_13_1_lc_trk_g3_2
T_13_1_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n39350
T_27_10_wire_logic_cluster/lc_1/out
T_26_10_lc_trk_g2_1
T_26_10_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_1/out
T_23_10_sp12_h_l_1
T_24_10_lc_trk_g0_5
T_24_10_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n39366_cascade_
T_24_10_wire_logic_cluster/lc_4/ltout
T_24_10_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n39413_cascade_
T_27_4_wire_logic_cluster/lc_1/ltout
T_27_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n39454_cascade_
T_24_2_wire_logic_cluster/lc_1/ltout
T_24_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n39499
T_27_7_wire_logic_cluster/lc_2/out
T_28_7_lc_trk_g1_2
T_28_7_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n39499_cascade_
T_27_7_wire_logic_cluster/lc_2/ltout
T_27_7_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n39579_cascade_
T_15_5_wire_logic_cluster/lc_3/ltout
T_15_5_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n39594
T_11_10_wire_logic_cluster/lc_5/out
T_11_3_sp12_v_t_22
T_11_5_lc_trk_g3_5
T_11_5_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_9_10_sp4_h_l_7
T_8_6_sp4_v_t_42
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_10_0_span12_vert_18
T_10_1_lc_trk_g2_2
T_10_1_wire_logic_cluster/lc_3/in_3

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_10_0_span12_vert_18
T_10_0_span4_vert_33
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_10_0_span12_vert_18
T_10_1_lc_trk_g2_2
T_10_1_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_10_0_span12_vert_18
T_10_0_span4_vert_33
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n39747
T_23_2_wire_logic_cluster/lc_2/out
T_23_0_span12_vert_7
T_24_4_sp12_h_l_0
T_28_4_lc_trk_g1_3
T_28_4_wire_logic_cluster/lc_1/in_1

T_23_2_wire_logic_cluster/lc_2/out
T_23_0_span12_vert_7
T_24_4_sp12_h_l_0
T_23_4_sp4_h_l_1
T_26_4_sp4_v_t_43
T_26_8_lc_trk_g1_6
T_26_8_wire_logic_cluster/lc_4/in_1

T_23_2_wire_logic_cluster/lc_2/out
T_23_0_span12_vert_7
T_24_4_sp12_h_l_0
T_23_4_sp4_h_l_1
T_26_4_sp4_v_t_43
T_26_8_sp4_v_t_44
T_26_11_lc_trk_g0_4
T_26_11_wire_logic_cluster/lc_6/in_0

T_23_2_wire_logic_cluster/lc_2/out
T_23_0_span12_vert_7
T_24_4_sp12_h_l_0
T_29_4_sp4_h_l_7
T_28_4_sp4_v_t_36
T_28_8_sp4_v_t_44
T_28_10_lc_trk_g2_1
T_28_10_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n39919
T_27_6_wire_logic_cluster/lc_0/out
T_27_6_lc_trk_g3_0
T_27_6_wire_logic_cluster/lc_6/in_1

T_27_6_wire_logic_cluster/lc_0/out
T_27_6_lc_trk_g3_0
T_27_6_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n39919_cascade_
T_27_6_wire_logic_cluster/lc_0/ltout
T_27_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n39920
T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_0/in_1

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_5/in_0

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n39920_cascade_
T_13_2_wire_logic_cluster/lc_3/ltout
T_13_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n39938
T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_8_6_sp12_h_l_1
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_46
T_9_7_sp4_h_l_4
T_10_7_lc_trk_g3_4
T_10_7_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n39985
T_20_11_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n39_adj_3134_cascade_
T_23_19_wire_logic_cluster/lc_3/ltout
T_23_19_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n39_adj_3232_cascade_
T_20_21_wire_logic_cluster/lc_0/ltout
T_20_21_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n39_adj_3344
T_18_4_wire_logic_cluster/lc_5/out
T_16_4_sp4_h_l_7
T_16_4_lc_trk_g1_2
T_16_4_input_2_3
T_16_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n3_adj_3143
T_23_21_wire_logic_cluster/lc_7/out
T_23_20_sp4_v_t_46
T_23_24_sp4_v_t_39
T_23_28_sp4_v_t_40
T_22_32_lc_trk_g1_5
T_22_32_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3160
T_18_12_wire_logic_cluster/lc_2/out
T_16_12_sp4_h_l_1
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n3_adj_3162
T_21_29_wire_logic_cluster/lc_0/out
T_21_27_sp4_v_t_45
T_22_31_sp4_h_l_8
T_22_31_lc_trk_g1_5
T_22_31_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3164
T_23_29_wire_logic_cluster/lc_3/out
T_23_20_sp12_v_t_22
T_23_29_sp4_v_t_36
T_22_30_lc_trk_g2_4
T_22_30_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3166
T_23_27_wire_logic_cluster/lc_6/out
T_23_25_sp4_v_t_41
T_20_29_sp4_h_l_9
T_22_29_lc_trk_g2_4
T_22_29_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3168
T_23_27_wire_logic_cluster/lc_3/out
T_23_18_sp12_v_t_22
T_23_27_sp4_v_t_36
T_22_28_lc_trk_g2_4
T_22_28_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3170
T_23_26_wire_logic_cluster/lc_2/out
T_23_24_sp12_v_t_23
T_23_24_sp4_v_t_45
T_22_27_lc_trk_g3_5
T_22_27_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3172
T_21_15_wire_logic_cluster/lc_2/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_22_22_sp4_v_t_41
T_22_26_lc_trk_g0_4
T_22_26_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3174
T_23_21_wire_logic_cluster/lc_5/out
T_23_19_sp4_v_t_39
T_23_23_sp4_v_t_40
T_22_25_lc_trk_g1_5
T_22_25_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3176
T_23_23_wire_logic_cluster/lc_3/out
T_23_14_sp12_v_t_22
T_23_23_sp4_v_t_36
T_22_24_lc_trk_g2_4
T_22_24_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3178
T_23_21_wire_logic_cluster/lc_2/out
T_23_20_sp4_v_t_36
T_22_23_lc_trk_g2_4
T_22_23_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3180
T_24_19_wire_logic_cluster/lc_6/out
T_25_18_sp4_v_t_45
T_22_22_sp4_h_l_1
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3182
T_24_20_wire_logic_cluster/lc_7/out
T_23_20_sp4_h_l_6
T_22_20_sp4_v_t_37
T_22_21_lc_trk_g3_5
T_22_21_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3184
T_23_20_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g3_5
T_22_20_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3186
T_23_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_38
T_20_19_sp4_h_l_9
T_22_19_lc_trk_g2_4
T_22_19_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3188
T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_22_15_sp4_v_t_44
T_22_18_lc_trk_g0_4
T_22_18_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3190
T_23_17_wire_logic_cluster/lc_1/out
T_19_17_sp12_h_l_1
T_23_17_sp4_h_l_4
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3192
T_23_20_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_41
T_23_14_sp4_v_t_41
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3194
T_21_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3196
T_23_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g2_4
T_22_14_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3198
T_24_15_wire_logic_cluster/lc_0/out
T_25_13_sp4_v_t_44
T_22_13_sp4_h_l_9
T_22_13_lc_trk_g0_4
T_22_13_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3200
T_23_12_wire_logic_cluster/lc_1/out
T_19_12_sp12_h_l_1
T_23_12_sp4_h_l_4
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3202
T_23_14_wire_logic_cluster/lc_5/out
T_23_14_sp12_h_l_1
T_23_14_sp4_h_l_0
T_22_10_sp4_v_t_37
T_22_11_lc_trk_g3_5
T_22_11_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3204
T_23_14_wire_logic_cluster/lc_3/out
T_23_10_sp4_v_t_43
T_20_10_sp4_h_l_0
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3206
T_21_9_wire_logic_cluster/lc_6/out
T_22_6_sp4_v_t_37
T_22_9_lc_trk_g1_5
T_22_9_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3208
T_24_12_wire_logic_cluster/lc_4/out
T_24_4_sp12_v_t_23
T_24_8_sp4_v_t_41
T_21_8_sp4_h_l_4
T_22_8_lc_trk_g2_4
T_22_8_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3210
T_20_7_wire_logic_cluster/lc_2/out
T_21_7_sp4_h_l_4
T_22_7_lc_trk_g2_4
T_22_7_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3212
T_23_13_wire_logic_cluster/lc_6/out
T_23_13_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_5_sp4_v_t_44
T_22_6_lc_trk_g2_4
T_22_6_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3214
T_23_13_wire_logic_cluster/lc_3/out
T_23_9_sp4_v_t_43
T_23_5_sp4_v_t_39
T_23_1_sp4_v_t_40
T_22_5_lc_trk_g1_5
T_22_5_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3216
T_24_12_wire_logic_cluster/lc_6/out
T_24_6_sp12_v_t_23
T_24_4_sp4_v_t_47
T_21_4_sp4_h_l_4
T_22_4_lc_trk_g2_4
T_22_4_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3218
T_24_14_wire_logic_cluster/lc_7/out
T_22_14_sp12_h_l_1
T_21_2_sp12_v_t_22
T_21_3_sp4_v_t_44
T_22_3_sp4_h_l_9
T_22_3_lc_trk_g0_4
T_22_3_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n3_adj_3220
T_27_17_wire_logic_cluster/lc_2/out
T_27_7_sp12_v_t_23
T_27_7_sp4_v_t_45
T_24_7_sp4_h_l_8
T_23_3_sp4_v_t_45
T_23_0_span4_vert_32
T_22_2_lc_trk_g3_5
T_22_2_wire_logic_cluster/lc_5/s_r

End 

Net : c0.n4
T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_8_4_sp4_v_t_40
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_8_4_sp4_v_t_40
T_9_8_sp4_h_l_5
T_10_8_lc_trk_g3_5
T_10_8_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_43
T_7_5_sp4_v_t_43
T_8_5_sp4_h_l_6
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_43
T_7_5_sp4_v_t_43
T_8_5_sp4_h_l_6
T_10_5_lc_trk_g2_3
T_10_5_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_43
T_7_5_sp4_v_t_43
T_8_5_sp4_h_l_6
T_10_5_lc_trk_g2_3
T_10_5_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n40
T_9_4_wire_logic_cluster/lc_2/out
T_10_4_lc_trk_g1_2
T_10_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n40025
T_9_5_wire_logic_cluster/lc_3/out
T_10_5_lc_trk_g0_3
T_10_5_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_47
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_47
T_7_2_sp4_h_l_4
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_47
T_7_2_sp4_h_l_4
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_5/in_0

T_9_5_wire_logic_cluster/lc_3/out
T_10_5_sp4_h_l_6
T_13_1_sp4_v_t_43
T_12_4_lc_trk_g3_3
T_12_4_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_3/out
T_10_5_sp4_h_l_6
T_13_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n40025_cascade_
T_9_5_wire_logic_cluster/lc_3/ltout
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n40035
T_21_8_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g3_5
T_21_8_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n40061_cascade_
T_11_6_wire_logic_cluster/lc_2/ltout
T_11_6_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40077
T_20_5_wire_logic_cluster/lc_2/out
T_20_4_sp4_v_t_36
T_19_7_lc_trk_g2_4
T_19_7_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n40109
T_12_5_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g3_4
T_13_6_wire_logic_cluster/lc_2/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_1_sp4_v_t_44
T_13_3_lc_trk_g3_1
T_13_3_input_2_6
T_13_3_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n40110
T_19_2_wire_logic_cluster/lc_0/out
T_20_2_sp4_h_l_0
T_24_2_sp4_h_l_0
T_27_2_sp4_v_t_40
T_26_4_lc_trk_g0_5
T_26_4_input_2_5
T_26_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40122
T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_2/in_1

T_12_4_wire_logic_cluster/lc_4/out
T_13_4_sp4_h_l_8
T_14_4_lc_trk_g3_0
T_14_4_wire_logic_cluster/lc_2/in_1

T_12_4_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g3_4
T_13_3_wire_logic_cluster/lc_4/in_1

T_12_4_wire_logic_cluster/lc_4/out
T_13_3_sp4_v_t_41
T_10_3_sp4_h_l_10
T_10_3_lc_trk_g0_7
T_10_3_wire_logic_cluster/lc_0/in_3

T_12_4_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_36
T_14_2_sp4_h_l_6
T_14_2_lc_trk_g1_3
T_14_2_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n40122_cascade_
T_12_4_wire_logic_cluster/lc_4/ltout
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40219_cascade_
T_21_11_wire_logic_cluster/lc_2/ltout
T_21_11_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40241
T_23_9_wire_logic_cluster/lc_3/out
T_24_10_lc_trk_g2_3
T_24_10_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n40244_cascade_
T_24_3_wire_logic_cluster/lc_3/ltout
T_24_3_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n40258
T_20_7_wire_logic_cluster/lc_3/out
T_21_8_lc_trk_g3_3
T_21_8_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n40364
T_18_13_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_45
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n40379_cascade_
T_24_10_wire_logic_cluster/lc_5/ltout
T_24_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n40381
T_19_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g1_0
T_20_11_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n40399
T_16_5_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n40401_cascade_
T_15_5_wire_logic_cluster/lc_4/ltout
T_15_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40403_cascade_
T_24_16_wire_logic_cluster/lc_4/ltout
T_24_16_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40414
T_15_11_wire_logic_cluster/lc_5/out
T_15_9_sp4_v_t_39
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n40425
T_15_12_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n40449
T_11_14_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_36
T_13_12_sp4_h_l_6
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n40450
T_15_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n40451
T_15_13_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n40467
T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp4_h_l_4
T_13_10_sp4_v_t_41
T_14_10_sp4_h_l_4
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n40468_cascade_
T_14_11_wire_logic_cluster/lc_6/ltout
T_14_11_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n40469
T_14_11_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_7/in_3

End 

Net : c0.n40473
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n40474
T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g1_4
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40475_cascade_
T_12_14_wire_logic_cluster/lc_3/ltout
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n40578
T_14_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_15_12_sp4_h_l_3
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n40623
T_20_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n40636
T_16_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g3_0
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40656_cascade_
T_17_13_wire_logic_cluster/lc_6/ltout
T_17_13_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n40658
T_13_11_wire_logic_cluster/lc_6/out
T_13_11_sp4_h_l_1
T_16_11_sp4_v_t_36
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n40659
T_14_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n40669
T_12_11_wire_logic_cluster/lc_3/out
T_6_11_sp12_h_l_1
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n40746_cascade_
T_16_10_wire_logic_cluster/lc_5/ltout
T_16_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n40752
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n40763
T_13_11_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n40790_cascade_
T_14_12_wire_logic_cluster/lc_2/ltout
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40792_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40794_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40796
T_20_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n40798
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n40800
T_14_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n40802
T_13_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_41
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n40804
T_16_12_wire_logic_cluster/lc_3/out
T_10_12_sp12_h_l_1
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n40806
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_sp4_h_l_1
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n40808_cascade_
T_13_15_wire_logic_cluster/lc_4/ltout
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40813
T_17_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g2_2
T_16_12_input_2_2
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n40814_cascade_
T_16_12_wire_logic_cluster/lc_2/ltout
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40815_cascade_
T_13_10_wire_logic_cluster/lc_2/ltout
T_13_10_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40816_cascade_
T_13_10_wire_logic_cluster/lc_3/ltout
T_13_10_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n40817
T_16_15_wire_logic_cluster/lc_7/out
T_6_15_sp12_h_l_1
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n40818_cascade_
T_14_15_wire_logic_cluster/lc_2/ltout
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n40819_cascade_
T_13_12_wire_logic_cluster/lc_4/ltout
T_13_12_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40820
T_13_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_39
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n40821
T_16_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g1_6
T_17_10_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n40822
T_17_10_wire_logic_cluster/lc_6/out
T_17_10_sp4_h_l_1
T_20_10_sp4_v_t_36
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n40823
T_15_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n40825
T_16_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n40827
T_12_14_wire_logic_cluster/lc_5/out
T_4_14_sp12_h_l_1
T_15_14_sp12_v_t_22
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n40829_cascade_
T_15_15_wire_logic_cluster/lc_5/ltout
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n40833
T_15_12_wire_logic_cluster/lc_0/out
T_15_8_sp12_v_t_23
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n40834
T_15_10_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n40835_cascade_
T_12_14_wire_logic_cluster/lc_4/ltout
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n40837
T_14_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n40851
T_6_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_40
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_40
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_7_6_sp4_h_l_2
T_10_2_sp4_v_t_45
T_9_4_lc_trk_g2_0
T_9_4_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_7_6_sp4_h_l_2
T_10_2_sp4_v_t_45
T_9_4_lc_trk_g2_0
T_9_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n40851_cascade_
T_6_9_wire_logic_cluster/lc_2/ltout
T_6_9_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n4095
T_19_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/in_1

T_19_14_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n40_adj_3124
T_20_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n40_adj_3133
T_23_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n40_adj_3341
T_17_3_wire_logic_cluster/lc_1/out
T_16_4_lc_trk_g0_1
T_16_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n41
T_10_7_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_38
T_11_4_sp4_h_l_8
T_10_4_lc_trk_g0_0
T_10_4_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n41030
T_12_9_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_44
T_13_11_sp4_v_t_44
T_13_12_lc_trk_g2_4
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n41033
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n41036_cascade_
T_15_10_wire_logic_cluster/lc_0/ltout
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41039_cascade_
T_15_10_wire_logic_cluster/lc_1/ltout
T_15_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n41042
T_17_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n41045_cascade_
T_17_10_wire_logic_cluster/lc_5/ltout
T_17_10_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n41048
T_16_10_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41051
T_16_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n41060
T_14_9_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n41063
T_14_8_wire_logic_cluster/lc_2/out
T_14_6_sp12_v_t_23
T_14_14_sp4_v_t_37
T_11_14_sp4_h_l_6
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n41066_cascade_
T_17_11_wire_logic_cluster/lc_0/ltout
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41069
T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n41072_cascade_
T_15_15_wire_logic_cluster/lc_2/ltout
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n41075
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n41078_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n41081_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n41084
T_12_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n41087
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n41090
T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_input_2_1
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41093_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n41096_cascade_
T_13_13_wire_logic_cluster/lc_0/ltout
T_13_13_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41099
T_13_13_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n41102
T_14_7_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g0_3
T_14_8_input_2_1
T_14_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41105
T_14_8_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n41114_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n41117
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n41451
T_14_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n41453
T_18_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_1
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n41_adj_3132
T_23_21_wire_logic_cluster/lc_1/out
T_23_17_sp4_v_t_39
T_23_19_lc_trk_g2_2
T_23_19_input_2_6
T_23_19_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n41_adj_3354
T_26_19_wire_logic_cluster/lc_0/out
T_26_19_sp4_h_l_5
T_22_19_sp4_h_l_5
T_21_19_sp4_v_t_46
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n42_adj_3130
T_23_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n42_adj_3295
T_23_22_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_41
T_21_23_sp4_h_l_4
T_20_19_sp4_v_t_41
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n42_cascade_
T_10_4_wire_logic_cluster/lc_2/ltout
T_10_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n43
T_10_1_wire_logic_cluster/lc_0/out
T_10_0_span12_vert_16
T_10_4_lc_trk_g2_3
T_10_4_wire_logic_cluster/lc_4/in_1

T_10_1_wire_logic_cluster/lc_0/out
T_10_0_span12_vert_16
T_10_4_lc_trk_g2_3
T_10_4_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n43_adj_3100_cascade_
T_12_6_wire_logic_cluster/lc_0/ltout
T_12_6_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n43_adj_3131
T_21_18_wire_logic_cluster/lc_1/out
T_20_18_sp4_h_l_10
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g2_7
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n44
T_10_4_wire_logic_cluster/lc_1/out
T_10_4_lc_trk_g1_1
T_10_4_wire_logic_cluster/lc_4/in_0

T_10_4_wire_logic_cluster/lc_1/out
T_10_4_lc_trk_g1_1
T_10_4_input_2_0
T_10_4_wire_logic_cluster/lc_0/in_2

End 

Net : c0.n44_adj_3099
T_12_6_wire_logic_cluster/lc_2/out
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n44_adj_3129
T_24_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n45
T_14_1_wire_logic_cluster/lc_1/out
T_10_1_sp12_h_l_1
T_12_1_lc_trk_g0_6
T_12_1_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n45_adj_3135
T_21_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_8
T_23_15_sp4_v_t_36
T_23_19_lc_trk_g1_1
T_23_19_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n46
T_12_2_wire_logic_cluster/lc_0/out
T_12_1_lc_trk_g1_0
T_12_1_wire_logic_cluster/lc_4/in_3

End 

Net : c0.n46_adj_3304_cascade_
T_20_21_wire_logic_cluster/lc_1/ltout
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n47_cascade_
T_12_1_wire_logic_cluster/lc_3/ltout
T_12_1_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n48
T_10_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n48_adj_3098
T_13_7_wire_logic_cluster/lc_7/out
T_13_4_sp4_v_t_38
T_13_0_span4_vert_46
T_12_1_lc_trk_g3_6
T_12_1_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n48_cascade_
T_10_4_wire_logic_cluster/lc_3/ltout
T_10_4_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n49
T_12_1_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_10
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n4_adj_3081_cascade_
T_18_15_wire_logic_cluster/lc_4/ltout
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n4_adj_3116
T_26_18_wire_logic_cluster/lc_0/out
T_26_18_lc_trk_g0_0
T_26_18_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n4_adj_3127
T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp12_v_t_22
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp12_v_t_22
T_20_16_lc_trk_g2_5
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n4_adj_3250
T_23_13_wire_logic_cluster/lc_7/out
T_23_8_sp12_v_t_22
T_23_18_lc_trk_g3_5
T_23_18_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_13_13_sp12_h_l_1
T_24_13_sp12_v_t_22
T_24_18_lc_trk_g3_6
T_24_18_wire_logic_cluster/lc_7/in_0

End 

Net : c0.n4_adj_3263_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n4_adj_3277
T_20_5_wire_logic_cluster/lc_4/out
T_20_4_lc_trk_g1_4
T_20_4_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n5
T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g0_7
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n50
T_23_19_wire_logic_cluster/lc_6/out
T_23_19_lc_trk_g3_6
T_23_19_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n51_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n54
T_12_1_wire_logic_cluster/lc_4/out
T_13_1_sp12_h_l_0
T_12_1_sp12_v_t_23
T_12_6_lc_trk_g3_7
T_12_6_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n5757
T_24_4_wire_logic_cluster/lc_7/out
T_24_0_span12_vert_21
T_24_2_lc_trk_g3_2
T_24_2_wire_logic_cluster/lc_5/in_0

T_24_4_wire_logic_cluster/lc_7/out
T_24_0_span12_vert_21
T_24_2_lc_trk_g3_2
T_24_2_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n5784
T_23_5_wire_logic_cluster/lc_7/out
T_23_5_lc_trk_g2_7
T_23_5_wire_logic_cluster/lc_0/in_3

T_23_5_wire_logic_cluster/lc_7/out
T_23_4_lc_trk_g1_7
T_23_4_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n5_adj_3125
T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_41
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n5_adj_3147
T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g0_4
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n5_adj_3153_cascade_
T_14_12_wire_logic_cluster/lc_1/ltout
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n5_adj_3157_cascade_
T_15_12_wire_logic_cluster/lc_6/ltout
T_15_12_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n5_adj_3234
T_11_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n5_adj_3267_cascade_
T_16_15_wire_logic_cluster/lc_6/ltout
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n5_adj_3282
T_16_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n5_adj_3283_cascade_
T_13_10_wire_logic_cluster/lc_1/ltout
T_13_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n5_adj_3285
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n5_adj_3338
T_17_5_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_input_2_5
T_17_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n5_adj_3338_cascade_
T_17_5_wire_logic_cluster/lc_2/ltout
T_17_5_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n6
T_13_5_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g0_7
T_13_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n6248
T_26_4_wire_logic_cluster/lc_5/out
T_26_4_lc_trk_g1_5
T_26_4_wire_logic_cluster/lc_2/in_0

T_26_4_wire_logic_cluster/lc_5/out
T_27_3_sp4_v_t_43
T_27_6_lc_trk_g0_3
T_27_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n6248_cascade_
T_26_4_wire_logic_cluster/lc_5/ltout
T_26_4_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n6254
T_23_4_wire_logic_cluster/lc_2/out
T_24_4_lc_trk_g0_2
T_24_4_wire_logic_cluster/lc_5/in_3

T_23_4_wire_logic_cluster/lc_2/out
T_24_4_sp4_h_l_4
T_26_4_lc_trk_g2_1
T_26_4_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n6254_cascade_
T_23_4_wire_logic_cluster/lc_2/ltout
T_23_4_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n6301
T_23_6_wire_logic_cluster/lc_4/out
T_24_6_lc_trk_g0_4
T_24_6_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n63_adj_3091
T_23_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_43
T_24_18_lc_trk_g0_6
T_24_18_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_43
T_24_18_lc_trk_g1_6
T_24_18_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n63_adj_3092
T_23_16_wire_logic_cluster/lc_1/out
T_19_16_sp12_h_l_1
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_3/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_19_16_sp12_h_l_1
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_25_16_sp4_v_t_38
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_25_16_sp4_v_t_38
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_4/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : c0.n6461
T_27_6_wire_logic_cluster/lc_3/out
T_28_3_sp4_v_t_47
T_28_4_lc_trk_g3_7
T_28_4_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n6461_cascade_
T_27_6_wire_logic_cluster/lc_3/ltout
T_27_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n69_cascade_
T_20_2_wire_logic_cluster/lc_0/ltout
T_20_2_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n6_adj_3042
T_13_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n6_adj_3044
T_11_1_wire_logic_cluster/lc_7/out
T_10_1_lc_trk_g2_7
T_10_1_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n6_adj_3054
T_11_12_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_46
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g3_3
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n6_adj_3066
T_20_4_wire_logic_cluster/lc_5/out
T_20_4_lc_trk_g2_5
T_20_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n6_adj_3067
T_11_11_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n6_adj_3072_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n6_adj_3080_cascade_
T_10_6_wire_logic_cluster/lc_3/ltout
T_10_6_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n6_adj_3090
T_17_6_wire_logic_cluster/lc_0/out
T_18_6_lc_trk_g1_0
T_18_6_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n6_adj_3094
T_13_5_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g2_4
T_13_5_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n6_adj_3112_cascade_
T_18_6_wire_logic_cluster/lc_1/ltout
T_18_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n6_adj_3113_cascade_
T_18_2_wire_logic_cluster/lc_4/ltout
T_18_2_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n6_adj_3114_cascade_
T_18_7_wire_logic_cluster/lc_6/ltout
T_18_7_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n6_adj_3115
T_16_4_wire_logic_cluster/lc_6/out
T_17_5_lc_trk_g2_6
T_17_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n6_adj_3121
T_18_2_wire_logic_cluster/lc_6/out
T_18_0_span4_vert_25
T_19_3_sp4_h_l_7
T_20_3_lc_trk_g3_7
T_20_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n6_adj_3138_cascade_
T_20_19_wire_logic_cluster/lc_6/ltout
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : c0.n6_adj_3145_cascade_
T_21_3_wire_logic_cluster/lc_0/ltout
T_21_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n6_adj_3148
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n6_adj_3149
T_24_4_wire_logic_cluster/lc_6/out
T_23_4_sp12_h_l_0
T_26_4_lc_trk_g1_0
T_26_4_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n6_adj_3154_cascade_
T_26_7_wire_logic_cluster/lc_5/ltout
T_26_7_wire_logic_cluster/lc_6/in_2

End 

Net : c0.n6_adj_3159
T_15_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g2_7
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n6_adj_3233
T_28_9_wire_logic_cluster/lc_7/out
T_28_10_lc_trk_g1_7
T_28_10_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n6_adj_3235
T_28_5_wire_logic_cluster/lc_4/out
T_28_6_lc_trk_g0_4
T_28_6_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n6_adj_3237_cascade_
T_26_11_wire_logic_cluster/lc_2/ltout
T_26_11_wire_logic_cluster/lc_3/in_2

End 

Net : c0.n6_adj_3256
T_26_5_wire_logic_cluster/lc_2/out
T_27_2_sp4_v_t_45
T_27_3_lc_trk_g3_5
T_27_3_wire_logic_cluster/lc_1/in_3

End 

Net : c0.n6_adj_3257
T_24_2_wire_logic_cluster/lc_5/out
T_24_2_lc_trk_g0_5
T_24_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.n6_adj_3259_cascade_
T_27_2_wire_logic_cluster/lc_3/ltout
T_27_2_wire_logic_cluster/lc_4/in_2

End 

Net : c0.n6_adj_3268
T_16_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_7/in_1

End 

Net : c0.n6_adj_3312_cascade_
T_21_11_wire_logic_cluster/lc_1/ltout
T_21_11_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n6_adj_3337_cascade_
T_17_2_wire_logic_cluster/lc_1/ltout
T_17_2_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n7
T_15_4_wire_logic_cluster/lc_6/out
T_16_3_sp4_v_t_45
T_13_3_sp4_h_l_8
T_12_3_lc_trk_g0_0
T_12_3_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n7148
T_21_10_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g2_1
T_21_10_wire_logic_cluster/lc_0/in_3

T_21_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n7_adj_3141
T_17_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_6/in_3

End 

Net : c0.n7_adj_3308
T_24_8_wire_logic_cluster/lc_6/out
T_22_8_sp4_h_l_9
T_21_8_lc_trk_g1_1
T_21_8_wire_logic_cluster/lc_0/in_0

End 

Net : c0.n7_adj_3349_cascade_
T_20_5_wire_logic_cluster/lc_1/ltout
T_20_5_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n8
T_20_9_wire_logic_cluster/lc_6/out
T_20_3_sp12_v_t_23
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : c0.n85
T_19_4_wire_logic_cluster/lc_3/out
T_19_5_lc_trk_g0_3
T_19_5_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n86
T_19_4_wire_logic_cluster/lc_5/out
T_19_5_lc_trk_g1_5
T_19_5_wire_logic_cluster/lc_5/in_1

End 

Net : c0.n87
T_21_2_wire_logic_cluster/lc_7/out
T_22_1_sp4_v_t_47
T_19_5_sp4_h_l_10
T_19_5_lc_trk_g0_7
T_19_5_input_2_5
T_19_5_wire_logic_cluster/lc_5/in_2

End 

Net : c0.n88
T_21_3_wire_logic_cluster/lc_4/out
T_21_1_sp4_v_t_37
T_18_5_sp4_h_l_0
T_19_5_lc_trk_g2_0
T_19_5_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n89
T_24_3_wire_logic_cluster/lc_1/out
T_24_0_span12_vert_6
T_13_4_sp12_h_l_1
T_18_4_lc_trk_g0_5
T_18_4_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n8_adj_3071
T_6_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n8_adj_3107
T_21_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_5/in_0

End 

Net : c0.n8_adj_3325
T_23_10_wire_logic_cluster/lc_3/out
T_21_10_sp4_h_l_3
T_20_10_lc_trk_g0_3
T_20_10_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n8_adj_3336
T_24_11_wire_logic_cluster/lc_2/out
T_25_10_sp4_v_t_37
T_22_10_sp4_h_l_0
T_18_10_sp4_h_l_3
T_19_10_lc_trk_g2_3
T_19_10_wire_logic_cluster/lc_3/in_0

End 

Net : c0.n8_adj_3350
T_19_3_wire_logic_cluster/lc_5/out
T_20_2_sp4_v_t_43
T_20_5_lc_trk_g0_3
T_20_5_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n9
T_27_15_wire_logic_cluster/lc_5/out
T_28_14_lc_trk_g3_5
T_28_14_wire_logic_cluster/lc_1/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_26_12_lc_trk_g3_7
T_26_12_wire_logic_cluster/lc_4/in_0

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_26_12_lc_trk_g3_7
T_26_12_wire_logic_cluster/lc_3/in_3

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_13_lc_trk_g1_7
T_24_13_wire_logic_cluster/lc_6/in_0

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_27_7_sp4_v_t_36
T_27_9_lc_trk_g2_1
T_27_9_input_2_7
T_27_9_wire_logic_cluster/lc_7/in_2

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_27_7_sp4_v_t_36
T_27_8_lc_trk_g2_4
T_27_8_wire_logic_cluster/lc_3/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_27_7_sp4_v_t_36
T_27_8_lc_trk_g2_4
T_27_8_wire_logic_cluster/lc_2/in_0

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_22_15_sp4_h_l_7
T_21_11_sp4_v_t_37
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_2/in_3

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_26_11_sp4_h_l_0
T_29_7_sp4_v_t_43
T_29_3_sp4_v_t_43
T_28_5_lc_trk_g1_6
T_28_5_wire_logic_cluster/lc_0/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_23_7_sp4_v_t_47
T_23_8_lc_trk_g3_7
T_23_8_wire_logic_cluster/lc_5/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_23_7_sp4_v_t_47
T_23_3_sp4_v_t_43
T_23_7_lc_trk_g1_6
T_23_7_wire_logic_cluster/lc_0/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_22_15_sp4_h_l_7
T_21_11_sp4_v_t_42
T_21_7_sp4_v_t_42
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_6/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_22_15_sp4_h_l_7
T_21_11_sp4_v_t_42
T_21_7_sp4_v_t_42
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_0/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_22_15_sp4_h_l_7
T_21_11_sp4_v_t_42
T_21_7_sp4_v_t_42
T_21_9_lc_trk_g2_7
T_21_9_wire_logic_cluster/lc_5/in_0

T_27_15_wire_logic_cluster/lc_5/out
T_26_15_sp4_h_l_2
T_25_11_sp4_v_t_42
T_22_15_sp4_h_l_7
T_21_11_sp4_v_t_42
T_18_11_sp4_h_l_1
T_19_11_lc_trk_g2_1
T_19_11_input_2_3
T_19_11_wire_logic_cluster/lc_3/in_2

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_23_7_sp4_v_t_47
T_20_7_sp4_h_l_10
T_19_7_sp4_v_t_41
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_1/in_1

T_27_15_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_23_7_sp4_v_t_47
T_20_7_sp4_h_l_10
T_19_7_sp4_v_t_41
T_19_10_lc_trk_g1_1
T_19_10_input_2_2
T_19_10_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n90
T_24_4_wire_logic_cluster/lc_2/out
T_19_4_sp12_h_l_0
T_18_4_lc_trk_g0_0
T_18_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.n92
T_20_2_wire_logic_cluster/lc_5/out
T_20_2_lc_trk_g3_5
T_20_2_wire_logic_cluster/lc_1/in_1

End 

Net : c0.n93
T_19_5_wire_logic_cluster/lc_7/out
T_19_4_lc_trk_g1_7
T_19_4_input_2_2
T_19_4_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n94
T_19_3_wire_logic_cluster/lc_1/out
T_19_4_lc_trk_g0_1
T_19_4_wire_logic_cluster/lc_2/in_1

End 

Net : c0.n95
T_19_6_wire_logic_cluster/lc_1/out
T_19_2_sp4_v_t_39
T_19_4_lc_trk_g3_2
T_19_4_wire_logic_cluster/lc_2/in_3

End 

Net : c0.n96
T_18_2_wire_logic_cluster/lc_3/out
T_16_2_sp4_h_l_3
T_19_2_sp4_v_t_38
T_19_4_lc_trk_g3_3
T_19_4_wire_logic_cluster/lc_2/in_0

End 

Net : c0.n97
T_18_5_wire_logic_cluster/lc_5/out
T_19_5_lc_trk_g0_5
T_19_5_wire_logic_cluster/lc_6/in_1

End 

Net : c0.n98
T_23_5_wire_logic_cluster/lc_0/out
T_20_5_sp12_h_l_0
T_19_5_lc_trk_g0_0
T_19_5_wire_logic_cluster/lc_6/in_0

End 

Net : c0.n9_adj_3064
T_27_3_wire_logic_cluster/lc_5/out
T_19_3_sp12_h_l_1
T_24_3_lc_trk_g0_5
T_24_3_wire_logic_cluster/lc_0/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_28_2_sp4_v_t_43
T_28_5_lc_trk_g0_3
T_28_5_input_2_5
T_28_5_wire_logic_cluster/lc_5/in_2

T_27_3_wire_logic_cluster/lc_5/out
T_19_3_sp12_h_l_1
T_30_3_sp12_v_t_22
T_30_2_sp4_v_t_46
T_29_4_lc_trk_g2_3
T_29_4_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_19_3_sp12_h_l_1
T_30_3_sp12_v_t_22
T_30_2_sp4_v_t_46
T_29_4_lc_trk_g2_3
T_29_4_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_26_5_lc_trk_g1_2
T_26_5_input_2_7
T_26_5_wire_logic_cluster/lc_7/in_2

T_27_3_wire_logic_cluster/lc_5/out
T_28_2_sp4_v_t_43
T_28_5_lc_trk_g0_3
T_28_5_wire_logic_cluster/lc_1/in_0

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_23_6_lc_trk_g2_2
T_23_6_input_2_2
T_23_6_wire_logic_cluster/lc_2/in_2

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_26_9_lc_trk_g3_4
T_26_9_input_2_3
T_26_9_wire_logic_cluster/lc_3/in_2

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_27_9_sp4_v_t_36
T_27_11_lc_trk_g3_1
T_27_11_wire_logic_cluster/lc_3/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_27_0_span12_vert_14
T_16_8_sp12_h_l_1
T_24_8_lc_trk_g0_2
T_24_8_wire_logic_cluster/lc_3/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_27_0_span12_vert_14
T_16_8_sp12_h_l_1
T_24_8_lc_trk_g0_2
T_24_8_wire_logic_cluster/lc_7/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_24_9_lc_trk_g1_4
T_24_9_wire_logic_cluster/lc_4/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_28_2_sp4_v_t_43
T_28_6_sp4_v_t_39
T_28_10_sp4_v_t_40
T_28_11_lc_trk_g3_0
T_28_11_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_11_lc_trk_g2_7
T_23_11_input_2_7
T_23_11_wire_logic_cluster/lc_7/in_2

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_23_9_sp4_v_t_42
T_20_9_sp4_h_l_1
T_21_9_lc_trk_g2_1
T_21_9_wire_logic_cluster/lc_3/in_0

T_27_3_wire_logic_cluster/lc_5/out
T_27_1_sp4_v_t_39
T_24_5_sp4_h_l_7
T_23_5_sp4_v_t_42
T_24_9_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_12_lc_trk_g1_2
T_23_12_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_5/out
T_27_0_span12_vert_14
T_16_8_sp12_h_l_1
T_19_8_lc_trk_g0_1
T_19_8_input_2_1
T_19_8_wire_logic_cluster/lc_1/in_2

End 

Net : c0.n9_adj_3065
T_27_3_wire_logic_cluster/lc_4/out
T_27_4_lc_trk_g1_4
T_27_4_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_29_3_sp4_v_t_40
T_29_4_lc_trk_g2_0
T_29_4_wire_logic_cluster/lc_1/in_3

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_26_6_lc_trk_g3_5
T_26_6_input_2_4
T_26_6_wire_logic_cluster/lc_4/in_2

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_26_6_lc_trk_g3_5
T_26_6_wire_logic_cluster/lc_5/in_3

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_26_6_lc_trk_g3_5
T_26_6_wire_logic_cluster/lc_6/in_0

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_29_3_sp4_v_t_40
T_29_7_sp4_v_t_40
T_29_8_lc_trk_g3_0
T_29_8_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_27_7_sp4_v_t_41
T_26_9_lc_trk_g1_4
T_26_9_input_2_1
T_26_9_wire_logic_cluster/lc_1/in_2

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_27_7_sp4_v_t_41
T_24_11_sp4_h_l_9
T_26_11_lc_trk_g2_4
T_26_11_input_2_0
T_26_11_wire_logic_cluster/lc_0/in_2

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_21_6_lc_trk_g0_5
T_21_6_wire_logic_cluster/lc_6/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_27_7_sp4_v_t_41
T_27_11_sp4_v_t_37
T_26_12_lc_trk_g2_5
T_26_12_wire_logic_cluster/lc_0/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_18_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_8_lc_trk_g3_0
T_20_8_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_18_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_21_9_lc_trk_g2_5
T_21_9_input_2_1
T_21_9_wire_logic_cluster/lc_1/in_2

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_18_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_9_lc_trk_g1_5
T_20_9_wire_logic_cluster/lc_1/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_27_7_sp4_v_t_41
T_24_11_sp4_h_l_9
T_20_11_sp4_h_l_9
T_19_7_sp4_v_t_44
T_19_10_lc_trk_g1_4
T_19_10_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_4/out
T_28_3_sp4_h_l_8
T_27_3_sp4_v_t_45
T_27_7_sp4_v_t_41
T_24_11_sp4_h_l_9
T_20_11_sp4_h_l_9
T_19_7_sp4_v_t_44
T_19_10_lc_trk_g1_4
T_19_10_input_2_7
T_19_10_wire_logic_cluster/lc_7/in_2

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_18_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_36
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_4/in_1

T_27_3_wire_logic_cluster/lc_4/out
T_26_3_sp4_h_l_0
T_22_3_sp4_h_l_0
T_21_3_sp4_v_t_37
T_18_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_36
T_21_14_lc_trk_g1_4
T_21_14_wire_logic_cluster/lc_4/in_1

End 

Net : c0.n9_adj_3083
T_27_3_wire_logic_cluster/lc_3/out
T_27_4_lc_trk_g0_3
T_27_4_wire_logic_cluster/lc_6/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_5_lc_trk_g3_2
T_27_5_wire_logic_cluster/lc_2/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_28_4_lc_trk_g3_3
T_28_4_wire_logic_cluster/lc_7/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_6_sp12_v_t_22
T_27_9_lc_trk_g2_2
T_27_9_wire_logic_cluster/lc_5/in_3

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_16_6_sp12_h_l_1
T_23_6_lc_trk_g1_1
T_23_6_wire_logic_cluster/lc_5/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_23_7_lc_trk_g0_1
T_23_7_wire_logic_cluster/lc_6/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_16_6_sp12_h_l_1
T_26_6_sp4_h_l_10
T_25_6_sp4_v_t_41
T_24_8_lc_trk_g0_4
T_24_8_wire_logic_cluster/lc_1/in_3

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_16_6_sp12_h_l_1
T_26_6_sp4_h_l_10
T_25_6_sp4_v_t_41
T_24_8_lc_trk_g0_4
T_24_8_input_2_0
T_24_8_wire_logic_cluster/lc_0/in_2

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_23_7_lc_trk_g0_1
T_23_7_wire_logic_cluster/lc_1/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_20_7_sp4_h_l_1
T_21_7_lc_trk_g2_1
T_21_7_input_2_3
T_21_7_wire_logic_cluster/lc_3/in_2

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_20_7_sp4_h_l_1
T_21_7_lc_trk_g2_1
T_21_7_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_6_sp12_v_t_22
T_27_9_sp4_v_t_42
T_26_13_lc_trk_g1_7
T_26_13_wire_logic_cluster/lc_6/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_6_sp12_v_t_22
T_27_9_sp4_v_t_42
T_27_13_sp4_v_t_38
T_26_14_lc_trk_g2_6
T_26_14_wire_logic_cluster/lc_4/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_16_6_sp12_h_l_1
T_26_6_sp4_h_l_10
T_25_6_sp4_v_t_41
T_22_10_sp4_h_l_4
T_21_10_lc_trk_g1_4
T_21_10_wire_logic_cluster/lc_7/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_16_6_sp12_h_l_1
T_26_6_sp4_h_l_10
T_25_6_sp4_v_t_41
T_22_10_sp4_h_l_4
T_21_10_lc_trk_g1_4
T_21_10_wire_logic_cluster/lc_6/in_1

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_20_7_sp4_h_l_1
T_23_7_sp4_v_t_36
T_23_11_sp4_v_t_36
T_23_12_lc_trk_g3_4
T_23_12_wire_logic_cluster/lc_5/in_0

T_27_3_wire_logic_cluster/lc_3/out
T_27_0_span12_vert_10
T_27_3_sp4_v_t_36
T_24_7_sp4_h_l_1
T_20_7_sp4_h_l_1
T_23_7_sp4_v_t_36
T_20_11_sp4_h_l_1
T_21_11_lc_trk_g2_1
T_21_11_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n9_adj_3084
T_24_13_wire_logic_cluster/lc_0/out
T_24_12_lc_trk_g1_0
T_24_12_input_2_7
T_24_12_wire_logic_cluster/lc_7/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_27_13_lc_trk_g3_5
T_27_13_wire_logic_cluster/lc_1/in_3

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_26_12_lc_trk_g0_7
T_26_12_input_2_5
T_26_12_wire_logic_cluster/lc_5/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_24_9_sp4_v_t_40
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_6/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_21_13_sp4_h_l_3
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_3/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_22_13_sp4_v_t_45
T_22_9_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_5/in_0

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_22_13_sp4_v_t_45
T_22_9_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_4/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_24_9_sp4_v_t_40
T_24_5_sp4_v_t_40
T_23_8_lc_trk_g3_0
T_23_8_wire_logic_cluster/lc_4/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_47
T_26_7_lc_trk_g2_2
T_26_7_input_2_4
T_26_7_wire_logic_cluster/lc_4/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_24_9_sp4_v_t_40
T_21_9_sp4_h_l_11
T_20_9_lc_trk_g0_3
T_20_9_wire_logic_cluster/lc_0/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_47
T_26_6_lc_trk_g3_7
T_26_6_input_2_2
T_26_6_wire_logic_cluster/lc_2/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_27_9_sp4_h_l_7
T_30_5_sp4_v_t_36
T_29_8_lc_trk_g2_4
T_29_8_wire_logic_cluster/lc_7/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_47
T_26_1_sp4_v_t_36
T_26_5_lc_trk_g0_1
T_26_5_input_2_3
T_26_5_wire_logic_cluster/lc_3/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_0
T_28_9_sp4_v_t_43
T_28_5_sp4_v_t_44
T_28_6_lc_trk_g3_4
T_28_6_input_2_7
T_28_6_wire_logic_cluster/lc_7/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_27_9_sp4_h_l_7
T_30_5_sp4_v_t_36
T_27_5_sp4_h_l_7
T_28_5_lc_trk_g3_7
T_28_5_input_2_6
T_28_5_wire_logic_cluster/lc_6/in_2

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_27_9_sp4_h_l_7
T_30_5_sp4_v_t_36
T_27_5_sp4_h_l_7
T_30_5_sp4_v_t_37
T_29_6_lc_trk_g2_5
T_29_6_wire_logic_cluster/lc_5/in_0

T_24_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_39
T_27_9_sp4_h_l_7
T_30_5_sp4_v_t_36
T_27_5_sp4_h_l_7
T_29_5_lc_trk_g2_2
T_29_5_wire_logic_cluster/lc_3/in_1

End 

Net : c0.n9_adj_3085
T_27_4_wire_logic_cluster/lc_3/out
T_27_5_lc_trk_g1_3
T_27_5_wire_logic_cluster/lc_7/in_1

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_30_4_sp4_v_t_41
T_29_8_lc_trk_g1_4
T_29_8_wire_logic_cluster/lc_3/in_0

T_27_4_wire_logic_cluster/lc_3/out
T_25_4_sp4_h_l_3
T_24_4_sp4_v_t_38
T_24_7_lc_trk_g0_6
T_24_7_wire_logic_cluster/lc_5/in_1

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_23_4_sp4_h_l_11
T_22_4_sp4_v_t_40
T_21_5_lc_trk_g3_0
T_21_5_wire_logic_cluster/lc_7/in_0

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_30_4_sp4_v_t_41
T_30_8_sp4_v_t_42
T_29_10_lc_trk_g1_7
T_29_10_input_2_6
T_29_10_wire_logic_cluster/lc_6/in_2

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_30_4_sp4_v_t_41
T_30_8_sp4_v_t_42
T_29_10_lc_trk_g1_7
T_29_10_wire_logic_cluster/lc_5/in_1

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_23_4_sp4_h_l_11
T_22_4_sp4_v_t_40
T_21_7_lc_trk_g3_0
T_21_7_wire_logic_cluster/lc_2/in_3

T_27_4_wire_logic_cluster/lc_3/out
T_27_4_sp4_h_l_11
T_23_4_sp4_h_l_11
T_22_4_sp4_v_t_40
T_19_8_sp4_h_l_5
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_4/in_1

T_27_4_wire_logic_cluster/lc_3/out
T_25_4_sp4_h_l_3
T_24_4_sp4_v_t_38
T_21_8_sp4_h_l_3
T_20_8_sp4_v_t_38
T_19_9_lc_trk_g2_6
T_19_9_wire_logic_cluster/lc_5/in_3

End 

Net : c0.n9_adj_3102_cascade_
T_11_6_wire_logic_cluster/lc_1/ltout
T_11_6_wire_logic_cluster/lc_2/in_2

End 

Net : c0.n9_adj_3137
T_17_5_wire_logic_cluster/lc_3/out
T_18_1_sp4_v_t_42
T_17_2_lc_trk_g3_2
T_17_2_wire_logic_cluster/lc_6/in_3

T_17_5_wire_logic_cluster/lc_3/out
T_18_1_sp4_v_t_42
T_18_3_lc_trk_g3_7
T_18_3_wire_logic_cluster/lc_1/in_1

T_17_5_wire_logic_cluster/lc_3/out
T_17_5_sp4_h_l_11
T_20_5_sp4_v_t_41
T_19_7_lc_trk_g1_4
T_19_7_wire_logic_cluster/lc_6/in_1

T_17_5_wire_logic_cluster/lc_3/out
T_17_5_sp4_h_l_11
T_20_5_sp4_v_t_41
T_21_9_sp4_h_l_4
T_24_5_sp4_v_t_47
T_23_6_lc_trk_g3_7
T_23_6_wire_logic_cluster/lc_1/in_1

T_17_5_wire_logic_cluster/lc_3/out
T_17_5_sp4_h_l_11
T_20_5_sp4_v_t_41
T_21_9_sp4_h_l_4
T_24_5_sp4_v_t_47
T_24_1_sp4_v_t_36
T_24_2_lc_trk_g3_4
T_24_2_wire_logic_cluster/lc_0/in_1

End 

Net : c0.n9_adj_3319
T_23_12_wire_logic_cluster/lc_4/out
T_23_4_sp12_v_t_23
T_23_9_lc_trk_g3_7
T_23_9_wire_logic_cluster/lc_3/in_1

End 

Net : c0.r_SM_Main_2_N_2297_0
T_20_17_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_2/in_1

T_20_17_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_37
T_19_15_lc_trk_g0_0
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_37
T_19_15_lc_trk_g0_0
T_19_15_input_2_2
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : c0.rx.n172
T_18_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : c0.rx.n19569
T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_37
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_37
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_5/in_0

End 

Net : c0.rx.n19569_cascade_
T_19_19_wire_logic_cluster/lc_6/ltout
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : c0.rx.n21090
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_input_2_4
T_19_19_wire_logic_cluster/lc_4/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : c0.rx.n220
T_18_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_1/in_1

End 

Net : c0.rx.n221
T_18_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_input_2_7
T_17_18_wire_logic_cluster/lc_7/in_2

End 

Net : c0.rx.n223
T_18_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_47
T_18_18_lc_trk_g2_2
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

End 

Net : c0.rx.n225
T_18_19_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g1_1
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

End 

Net : c0.rx.n31285_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : c0.rx.n31336
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : c0.rx.n32938
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_7/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_7/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_15_18_sp4_h_l_1
T_18_18_sp4_v_t_36
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_sp4_h_l_9
T_20_18_sp4_v_t_39
T_19_19_lc_trk_g2_7
T_19_19_input_2_1
T_19_19_wire_logic_cluster/lc_1/in_2

End 

Net : c0.rx.n32938_cascade_
T_17_18_wire_logic_cluster/lc_2/ltout
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : c0.rx.n33808
Net : c0.rx.n33809
Net : c0.rx.n33810
Net : c0.rx.n33811
Net : c0.rx.n33812
Net : c0.rx.n33813
Net : c0.rx.n33814
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : c0.rx.n35
T_19_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_40
T_19_17_lc_trk_g3_0
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : c0.rx.n37494
T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_7/in_1

End 

Net : c0.rx.n37494_cascade_
T_18_15_wire_logic_cluster/lc_1/ltout
T_18_15_wire_logic_cluster/lc_2/in_2

End 

Net : c0.rx.n37496
T_19_17_wire_logic_cluster/lc_1/out
T_20_17_sp4_h_l_2
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_5/s_r

End 

Net : c0.rx.n39586
T_19_18_wire_logic_cluster/lc_5/out
T_17_18_sp4_h_l_7
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_3/in_3

T_19_18_wire_logic_cluster/lc_5/out
T_17_18_sp4_h_l_7
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_1/in_1

End 

Net : c0.rx.n40667_cascade_
T_18_18_wire_logic_cluster/lc_5/ltout
T_18_18_wire_logic_cluster/lc_6/in_2

End 

Net : c0.rx.n40670
T_18_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_4/in_3

End 

Net : c0.rx.n40673
T_18_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : c0.rx.n40674
T_18_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_2/in_3

End 

Net : c0.rx.n40983
T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : c0.rx.n41108
T_18_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_input_2_7
T_19_18_wire_logic_cluster/lc_7/in_2

End 

Net : c0.rx.n41111
T_19_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_6/in_0

End 

Net : c0.rx.n4152
T_17_17_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_0/in_0

End 

Net : c0.rx.n6
T_18_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : c0.rx.n6_adj_3040_cascade_
T_17_18_wire_logic_cluster/lc_1/ltout
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : c0.rx.r_Clock_Count_0
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_0/in_0

End 

Net : c0.rx.r_Clock_Count_1
T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g2_2
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

End 

Net : c0.rx.r_Clock_Count_2
T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_0/in_1

T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : c0.rx.r_Clock_Count_3
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : c0.rx.r_Clock_Count_4
T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_19_11_sp12_v_t_23
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_19_11_sp12_v_t_23
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_3/in_0

End 

Net : c0.rx.r_Clock_Count_5
T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_7/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_39
T_19_19_sp4_h_l_8
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_6/in_0

End 

Net : c0.rx.r_Clock_Count_6
T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_1/in_0

T_19_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_5/in_0

End 

Net : c0.rx.r_Clock_Count_7
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_6/in_3

T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : c0.rx.r_Rx_Data_R
T_6_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_2
T_10_12_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : c0.rx.r_SM_Main_2_N_2229_0
T_19_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_14_sp12_v_t_22
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

End 

Net : c0.setpoint_19
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_38
T_16_11_sp4_h_l_9
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_6/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_38
T_16_11_sp4_h_l_9
T_15_7_sp4_v_t_44
T_15_3_sp4_v_t_37
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_38
T_16_11_sp4_h_l_9
T_15_7_sp4_v_t_44
T_12_7_sp4_h_l_9
T_11_3_sp4_v_t_39
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_4/in_0

End 

Net : c0.setpoint_21
T_18_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_19_6_sp4_v_t_38
T_16_6_sp4_h_l_9
T_12_6_sp4_h_l_5
T_12_6_lc_trk_g0_0
T_12_6_input_2_2
T_12_6_wire_logic_cluster/lc_2/in_2

T_18_10_wire_logic_cluster/lc_1/out
T_19_6_sp4_v_t_38
T_16_6_sp4_h_l_9
T_12_6_sp4_h_l_5
T_11_2_sp4_v_t_47
T_11_3_lc_trk_g2_7
T_11_3_wire_logic_cluster/lc_6/in_1

End 

Net : c0.setpoint_27
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_1/out
T_15_12_sp12_h_l_1
T_14_0_span12_vert_22
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_4/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_15_12_sp12_h_l_1
T_14_0_span12_vert_22
T_14_4_lc_trk_g3_1
T_14_4_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_1/out
T_15_12_sp12_h_l_1
T_14_0_span12_vert_22
T_14_2_lc_trk_g2_5
T_14_2_wire_logic_cluster/lc_1/in_0

End 

Net : c0.tx.n1
T_19_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_6/in_3

End 

Net : c0.tx.n11412_cascade_
T_20_16_wire_logic_cluster/lc_5/ltout
T_20_16_wire_logic_cluster/lc_6/in_2

End 

Net : c0.tx.n15878
T_19_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_11
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_19_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_11_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_4/cen

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_39
T_14_11_sp4_v_t_39
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_19_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_7_sp4_v_t_39
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_7_sp4_v_t_39
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

End 

Net : c0.tx.n20940_cascade_
T_20_16_wire_logic_cluster/lc_6/ltout
T_20_16_wire_logic_cluster/lc_7/in_2

End 

Net : c0.tx.n21440
T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_19_sp4_v_t_41
T_25_15_sp4_v_t_37
T_25_19_sp4_v_t_45
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_5/s_r

End 

Net : c0.tx.n31283
T_11_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_46
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_46
T_13_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_20_14_sp4_v_t_42
T_19_15_lc_trk_g3_2
T_19_15_wire_logic_cluster/lc_2/in_3

End 

Net : c0.tx.n33815
Net : c0.tx.n33816
Net : c0.tx.n33817
Net : c0.tx.n33818
Net : c0.tx.n33819
Net : c0.tx.n33820
Net : c0.tx.n33821
Net : c0.tx.n40410
T_15_12_wire_logic_cluster/lc_1/out
T_11_12_sp12_h_l_1
T_10_12_sp12_v_t_22
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_7/in_1

End 

Net : c0.tx.n40411
T_13_17_wire_logic_cluster/lc_4/out
T_6_17_sp12_h_l_0
T_10_17_lc_trk_g0_3
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : c0.tx.n40485
T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_12_15_sp4_h_l_3
T_11_15_lc_trk_g0_3
T_11_15_input_2_5
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : c0.tx.n40486
T_12_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_5/in_1

End 

Net : c0.tx.n41024
T_10_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_39
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_5/in_0

End 

Net : c0.tx.n6_cascade_
T_24_20_wire_logic_cluster/lc_5/ltout
T_24_20_wire_logic_cluster/lc_6/in_2

End 

Net : c0.tx.n8_cascade_
T_24_20_wire_logic_cluster/lc_4/ltout
T_24_20_wire_logic_cluster/lc_5/in_2

End 

Net : c0.tx.o_Tx_Serial_N_2325_cascade_
T_11_15_wire_logic_cluster/lc_5/ltout
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : c0.tx.r_Clock_Count_0
T_24_21_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g3_0
T_24_21_wire_logic_cluster/lc_0/in_1

T_24_21_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g0_0
T_24_20_wire_logic_cluster/lc_4/in_0

End 

Net : c0.tx.r_Clock_Count_1
T_24_21_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g3_1
T_24_21_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_20_lc_trk_g0_1
T_24_20_wire_logic_cluster/lc_4/in_1

End 

Net : c0.tx.r_Clock_Count_2
T_24_21_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g1_2
T_24_21_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_2/out
T_24_20_lc_trk_g1_2
T_24_20_wire_logic_cluster/lc_4/in_3

End 

Net : c0.tx.r_Clock_Count_3
T_24_21_wire_logic_cluster/lc_3/out
T_24_21_lc_trk_g1_3
T_24_21_wire_logic_cluster/lc_3/in_1

T_24_21_wire_logic_cluster/lc_3/out
T_24_20_lc_trk_g0_3
T_24_20_wire_logic_cluster/lc_5/in_0

End 

Net : c0.tx.r_Clock_Count_4
T_24_21_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g3_4
T_24_21_wire_logic_cluster/lc_4/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_5/in_3

End 

Net : c0.tx.r_Clock_Count_5
T_24_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_5/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_6/in_3

End 

Net : c0.tx.r_Clock_Count_6
T_24_21_wire_logic_cluster/lc_6/out
T_24_21_lc_trk_g1_6
T_24_21_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_6/out
T_24_20_lc_trk_g0_6
T_24_20_wire_logic_cluster/lc_5/in_1

End 

Net : c0.tx.r_Clock_Count_7
T_24_21_wire_logic_cluster/lc_7/out
T_24_21_lc_trk_g3_7
T_24_21_wire_logic_cluster/lc_7/in_1

T_24_21_wire_logic_cluster/lc_7/out
T_24_20_lc_trk_g1_7
T_24_20_wire_logic_cluster/lc_6/in_0

End 

Net : c0.tx.r_Clock_Count_8
T_24_22_wire_logic_cluster/lc_0/out
T_24_22_lc_trk_g1_0
T_24_22_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_37
T_24_20_lc_trk_g3_0
T_24_20_wire_logic_cluster/lc_6/in_1

End 

Net : c0.tx.r_Tx_Data_0
T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_16_10_sp4_v_t_38
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : c0.tx.r_Tx_Data_1
T_14_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : c0.tx.r_Tx_Data_2
T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_2/in_3

End 

Net : c0.tx.r_Tx_Data_3
T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : c0.tx.r_Tx_Data_4
T_16_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_5
T_15_9_sp4_v_t_40
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : c0.tx.r_Tx_Data_5
T_14_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_1/in_0

End 

Net : c0.tx.r_Tx_Data_6
T_13_14_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_42
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_4/in_0

End 

Net : c0.tx.r_Tx_Data_7
T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_13_13_sp4_v_t_46
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_4/in_3

End 

Net : c0.tx_active
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : c0.tx_transmit_N_1991
T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_19_12_sp4_v_t_46
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : c0.tx_transmit_N_1991_cascade_
T_20_16_wire_logic_cluster/lc_3/ltout
T_20_16_wire_logic_cluster/lc_4/in_2

End 

Net : c0.tx_transmit_N_2121
T_17_3_wire_logic_cluster/lc_7/out
T_18_2_lc_trk_g3_7
T_18_2_wire_logic_cluster/lc_7/in_3

T_17_3_wire_logic_cluster/lc_7/out
T_18_2_lc_trk_g3_7
T_18_2_wire_logic_cluster/lc_5/in_3

End 

Net : c0.tx_transmit_N_2165
T_18_3_wire_logic_cluster/lc_0/out
T_19_3_lc_trk_g1_0
T_19_3_wire_logic_cluster/lc_0/in_1

T_18_3_wire_logic_cluster/lc_0/out
T_19_3_lc_trk_g1_0
T_19_3_wire_logic_cluster/lc_5/in_0

T_18_3_wire_logic_cluster/lc_0/out
T_15_3_sp12_h_l_0
T_23_3_lc_trk_g1_3
T_23_3_wire_logic_cluster/lc_3/in_1

T_18_3_wire_logic_cluster/lc_0/out
T_17_3_sp4_h_l_8
T_21_3_sp4_h_l_4
T_24_0_span4_vert_28
T_24_2_lc_trk_g1_1
T_24_2_input_2_0
T_24_2_wire_logic_cluster/lc_0/in_2

T_18_3_wire_logic_cluster/lc_0/out
T_17_3_sp4_h_l_8
T_21_3_sp4_h_l_4
T_24_0_span4_vert_28
T_24_2_lc_trk_g1_1
T_24_2_wire_logic_cluster/lc_3/in_3

End 

Net : c0.tx_transmit_N_2165_cascade_
T_18_3_wire_logic_cluster/lc_0/ltout
T_18_3_wire_logic_cluster/lc_1/in_2

End 

Net : c0.tx_transmit_N_2168
T_17_5_wire_logic_cluster/lc_5/out
T_18_4_lc_trk_g3_5
T_18_4_wire_logic_cluster/lc_2/in_0

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_20_5_lc_trk_g2_7
T_20_5_wire_logic_cluster/lc_1/in_0

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_1_sp4_v_t_47
T_21_5_lc_trk_g0_2
T_21_5_wire_logic_cluster/lc_3/in_1

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_1_sp4_v_t_47
T_21_4_lc_trk_g1_7
T_21_4_wire_logic_cluster/lc_6/in_0

T_17_5_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_38
T_19_3_sp4_h_l_8
T_23_3_sp4_h_l_8
T_23_3_lc_trk_g1_5
T_23_3_wire_logic_cluster/lc_5/in_3

T_17_5_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_38
T_19_3_sp4_h_l_8
T_23_3_sp4_h_l_8
T_23_3_lc_trk_g1_5
T_23_3_wire_logic_cluster/lc_1/in_3

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_1_sp4_v_t_47
T_22_5_sp4_h_l_4
T_25_1_sp4_v_t_47
T_24_2_lc_trk_g3_7
T_24_2_wire_logic_cluster/lc_0/in_0

End 

Net : control_mode_0
T_17_8_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_sp4_h_l_2
T_15_8_sp4_v_t_39
T_15_11_lc_trk_g1_7
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_17_8_wire_logic_cluster/lc_5/out
T_15_8_sp4_h_l_7
T_11_8_sp4_h_l_7
T_10_8_sp4_v_t_36
T_9_10_lc_trk_g1_1
T_9_10_wire_logic_cluster/lc_3/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_15_8_sp4_h_l_7
T_11_8_sp4_h_l_7
T_10_8_sp4_v_t_36
T_9_10_lc_trk_g1_1
T_9_10_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_sp4_h_l_2
T_12_8_sp4_h_l_5
T_8_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_0/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_sp4_h_l_2
T_12_8_sp4_h_l_5
T_8_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_8_12_sp4_h_l_7
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : control_mode_1
T_13_8_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g0_3
T_13_8_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g3_3
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_3/out
T_13_5_sp4_v_t_46
T_10_9_sp4_h_l_4
T_11_9_lc_trk_g2_4
T_11_9_input_2_4
T_11_9_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_3
T_7_8_sp4_h_l_6
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_0/in_1

T_13_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_3
T_10_8_sp4_v_t_38
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_3/out
T_13_7_sp12_v_t_22
T_2_7_sp12_h_l_1
T_4_7_sp4_h_l_2
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_0/in_1

End 

Net : control_mode_2
T_17_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_6/out
T_17_9_sp4_h_l_1
T_16_9_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_7_9_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_7_9_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_7_9_sp4_h_l_1
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_0/in_3

End 

Net : control_mode_3
T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_14_8_sp4_v_t_42
T_14_12_sp4_v_t_42
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_47
T_11_9_sp4_h_l_4
T_11_9_lc_trk_g0_1
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_47
T_11_9_sp4_h_l_4
T_10_9_sp4_v_t_41
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_47
T_11_9_sp4_h_l_4
T_10_9_sp4_v_t_41
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_47
T_11_9_sp4_h_l_4
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_5/in_3

End 

Net : control_mode_4
T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

T_15_10_wire_logic_cluster/lc_5/out
T_7_10_sp12_h_l_1
T_10_10_lc_trk_g1_1
T_10_10_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_5/out
T_7_10_sp12_h_l_1
T_7_10_sp4_h_l_0
T_10_6_sp4_v_t_43
T_10_9_lc_trk_g0_3
T_10_9_wire_logic_cluster/lc_2/in_1

T_15_10_wire_logic_cluster/lc_5/out
T_7_10_sp12_h_l_1
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : control_mode_5
T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g1_4
T_15_10_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_36
T_17_12_sp4_h_l_1
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_41
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_1
T_10_9_lc_trk_g3_1
T_10_9_input_2_2
T_10_9_wire_logic_cluster/lc_2/in_2

T_15_10_wire_logic_cluster/lc_4/out
T_16_10_sp12_h_l_0
T_4_10_sp12_h_l_0
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_4/in_1

T_15_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_41
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_1
T_5_9_sp4_h_l_4
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : control_mode_6
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_14_10_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : control_mode_7
T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_0/out
T_15_6_sp4_v_t_44
T_14_10_lc_trk_g2_1
T_14_10_input_2_5
T_14_10_wire_logic_cluster/lc_5/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_15_6_sp4_v_t_44
T_16_10_sp4_h_l_9
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_3/in_1

T_14_8_wire_logic_cluster/lc_0/out
T_14_4_sp4_v_t_37
T_14_8_sp4_v_t_45
T_13_11_lc_trk_g3_5
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_15_6_sp4_v_t_44
T_16_10_sp4_h_l_9
T_12_10_sp4_h_l_0
T_11_10_lc_trk_g0_0
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_14_4_sp4_v_t_37
T_14_8_sp4_v_t_45
T_11_12_sp4_h_l_1
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : count_enable
T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_6_16_lc_trk_g1_7
T_6_16_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_6_16_lc_trk_g1_7
T_6_16_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_5_16_sp4_v_t_41
T_5_17_lc_trk_g2_1
T_5_17_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_6_14_lc_trk_g3_3
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_43
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_43
T_4_11_sp4_h_l_11
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_43
T_4_11_sp4_h_l_11
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_8_sp4_v_t_44
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_8_sp4_v_t_44
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_47
T_10_16_sp4_h_l_10
T_6_16_sp4_h_l_10
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_5_8_sp4_v_t_44
T_6_8_sp4_h_l_2
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_1/in_0

End 

Net : count_enable_adj_3386
T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_10_8_lc_trk_g2_1
T_10_8_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_12_sp4_v_t_47
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_12_sp4_v_t_47
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_10_lc_trk_g3_2
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_9_9_sp4_v_t_43
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_9_9_sp4_v_t_43
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_9_9_sp4_v_t_43
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_13_9_sp4_v_t_46
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_9_9_sp4_v_t_43
T_9_13_sp4_v_t_39
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_13_9_sp4_v_t_46
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_input_2_6
T_10_15_wire_logic_cluster/lc_6/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_47
T_7_4_sp4_v_t_47
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_4
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : count_prev_0
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : count_prev_0_adj_3388
T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_7/in_0

T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_4/in_3

End 

Net : data_in_0_0
T_26_15_wire_logic_cluster/lc_7/out
T_26_15_lc_trk_g1_7
T_26_15_wire_logic_cluster/lc_7/in_3

T_26_15_wire_logic_cluster/lc_7/out
T_26_15_lc_trk_g1_7
T_26_15_wire_logic_cluster/lc_1/in_3

End 

Net : data_in_0_1
T_24_17_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g3_0
T_24_17_wire_logic_cluster/lc_0/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g3_0
T_24_17_wire_logic_cluster/lc_6/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_input_2_4
T_24_16_wire_logic_cluster/lc_4/in_2

End 

Net : data_in_0_2
T_24_19_wire_logic_cluster/lc_4/out
T_24_19_lc_trk_g1_4
T_24_19_wire_logic_cluster/lc_4/in_3

T_24_19_wire_logic_cluster/lc_4/out
T_24_11_sp12_v_t_23
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_1/in_0

T_24_19_wire_logic_cluster/lc_4/out
T_24_11_sp12_v_t_23
T_24_13_sp4_v_t_43
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_5/in_1

End 

Net : data_in_0_3
T_24_16_wire_logic_cluster/lc_7/out
T_24_16_lc_trk_g3_7
T_24_16_wire_logic_cluster/lc_7/in_3

T_24_16_wire_logic_cluster/lc_7/out
T_24_16_lc_trk_g3_7
T_24_16_input_2_6
T_24_16_wire_logic_cluster/lc_6/in_2

T_24_16_wire_logic_cluster/lc_7/out
T_24_16_lc_trk_g3_7
T_24_16_wire_logic_cluster/lc_2/in_0

End 

Net : data_in_0_4
T_26_13_wire_logic_cluster/lc_5/out
T_26_13_lc_trk_g1_5
T_26_13_wire_logic_cluster/lc_5/in_3

T_26_13_wire_logic_cluster/lc_5/out
T_26_11_sp4_v_t_39
T_26_15_lc_trk_g0_2
T_26_15_wire_logic_cluster/lc_1/in_1

End 

Net : data_in_0_5
T_23_16_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g1_5
T_23_16_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_5/out
T_24_16_lc_trk_g0_5
T_24_16_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_5/out
T_23_17_lc_trk_g1_5
T_23_17_wire_logic_cluster/lc_3/in_1

End 

Net : data_in_0_6
T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_3/in_1

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g3_3
T_23_16_input_2_0
T_23_16_wire_logic_cluster/lc_0/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g2_3
T_23_16_wire_logic_cluster/lc_7/in_0

End 

Net : data_in_1_0
T_24_15_wire_logic_cluster/lc_6/out
T_24_15_lc_trk_g3_6
T_24_15_wire_logic_cluster/lc_6/in_3

T_24_15_wire_logic_cluster/lc_6/out
T_24_15_lc_trk_g3_6
T_24_15_wire_logic_cluster/lc_5/in_0

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_2/in_3

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp12_h_l_0
T_26_15_lc_trk_g1_0
T_26_15_wire_logic_cluster/lc_7/in_0

End 

Net : data_in_1_1
T_24_16_wire_logic_cluster/lc_1/out
T_24_16_lc_trk_g0_1
T_24_16_wire_logic_cluster/lc_1/in_0

T_24_16_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_0/in_1

T_24_16_wire_logic_cluster/lc_1/out
T_24_16_sp4_h_l_7
T_27_12_sp4_v_t_42
T_26_15_lc_trk_g3_2
T_26_15_input_2_1
T_26_15_wire_logic_cluster/lc_1/in_2

End 

Net : data_in_1_2
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_wire_logic_cluster/lc_5/in_3

T_21_16_wire_logic_cluster/lc_1/out
T_20_16_sp4_h_l_10
T_23_16_sp4_v_t_38
T_23_17_lc_trk_g3_6
T_23_17_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_sp4_h_l_7
T_24_16_sp4_v_t_42
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_4/in_1

End 

Net : data_in_1_3
T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_7/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g0_0
T_24_17_input_2_6
T_24_17_wire_logic_cluster/lc_6/in_2

End 

Net : data_in_1_4
T_24_14_wire_logic_cluster/lc_6/out
T_24_14_lc_trk_g3_6
T_24_14_wire_logic_cluster/lc_6/in_3

T_24_14_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_45
T_26_13_sp4_h_l_1
T_26_13_lc_trk_g0_4
T_26_13_wire_logic_cluster/lc_5/in_1

T_24_14_wire_logic_cluster/lc_6/out
T_24_12_sp4_v_t_41
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_1/in_0

T_24_14_wire_logic_cluster/lc_6/out
T_24_12_sp4_v_t_41
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_0/in_3

End 

Net : data_in_1_5
T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g1_7
T_23_15_wire_logic_cluster/lc_7/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g1_7
T_23_15_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_7/out
T_23_10_sp12_v_t_22
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_23_10_sp12_v_t_22
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_0/in_0

End 

Net : data_in_1_6
T_21_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_46
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_46
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_46
T_22_16_sp4_h_l_4
T_24_16_lc_trk_g3_1
T_24_16_wire_logic_cluster/lc_3/in_3

End 

Net : data_in_1_7
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_42
T_22_15_sp4_h_l_0
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_1/in_3

T_21_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_42
T_22_15_sp4_h_l_0
T_26_15_sp4_h_l_3
T_26_15_lc_trk_g1_6
T_26_15_wire_logic_cluster/lc_1/in_0

End 

Net : data_in_2_0
T_26_15_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g1_3
T_26_15_wire_logic_cluster/lc_3/in_3

T_26_15_wire_logic_cluster/lc_3/out
T_24_15_sp4_h_l_3
T_24_15_lc_trk_g0_6
T_24_15_wire_logic_cluster/lc_6/in_0

T_26_15_wire_logic_cluster/lc_3/out
T_26_12_sp4_v_t_46
T_23_16_sp4_h_l_4
T_24_16_lc_trk_g3_4
T_24_16_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_3/out
T_26_15_sp4_h_l_11
T_25_15_sp4_v_t_46
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_6/in_1

End 

Net : data_in_2_1
T_23_15_wire_logic_cluster/lc_3/out
T_23_15_lc_trk_g0_3
T_23_15_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_1/in_3

T_23_15_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/in_3

End 

Net : data_in_2_2
T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_1/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_6/in_1

T_21_16_wire_logic_cluster/lc_6/out
T_20_16_sp12_h_l_0
T_23_16_lc_trk_g0_0
T_23_16_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_6/out
T_20_16_sp12_h_l_0
T_24_16_lc_trk_g0_3
T_24_16_wire_logic_cluster/lc_2/in_1

End 

Net : data_in_2_3
T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_25_15_sp4_h_l_3
T_24_15_lc_trk_g0_3
T_24_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_25_15_sp4_h_l_3
T_24_15_sp4_v_t_38
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_0/in_1

End 

Net : data_in_2_4
T_27_15_wire_logic_cluster/lc_6/out
T_27_15_lc_trk_g3_6
T_27_15_wire_logic_cluster/lc_6/in_3

T_27_15_wire_logic_cluster/lc_6/out
T_18_15_sp12_h_l_0
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_5/in_3

T_27_15_wire_logic_cluster/lc_6/out
T_27_14_sp4_v_t_44
T_24_14_sp4_h_l_9
T_24_14_lc_trk_g1_4
T_24_14_wire_logic_cluster/lc_6/in_1

T_27_15_wire_logic_cluster/lc_6/out
T_27_12_sp4_v_t_36
T_24_16_sp4_h_l_1
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_6/in_0

End 

Net : data_in_2_5
T_23_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/in_3

T_23_13_wire_logic_cluster/lc_5/out
T_23_11_sp4_v_t_39
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_7/in_0

T_23_13_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_43
T_24_16_sp4_v_t_39
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_6/in_0

T_23_13_wire_logic_cluster/lc_5/out
T_22_13_sp4_h_l_2
T_21_13_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_5/in_1

End 

Net : data_in_2_6
T_23_14_wire_logic_cluster/lc_6/out
T_23_14_lc_trk_g3_6
T_23_14_wire_logic_cluster/lc_6/in_3

T_23_14_wire_logic_cluster/lc_6/out
T_23_8_sp12_v_t_23
T_23_17_lc_trk_g2_7
T_23_17_input_2_3
T_23_17_wire_logic_cluster/lc_3/in_2

T_23_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_47
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_7/in_0

T_23_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_47
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_5/in_0

End 

Net : data_in_2_7
T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_4
T_25_15_sp4_h_l_0
T_26_15_lc_trk_g3_0
T_26_15_wire_logic_cluster/lc_2/in_3

End 

Net : data_in_3_0
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_24_15_lc_trk_g1_5
T_24_15_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_23_15_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_26_15_lc_trk_g0_1
T_26_15_wire_logic_cluster/lc_3/in_0

End 

Net : data_in_3_1
T_23_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g0_2
T_23_14_wire_logic_cluster/lc_2/in_0

T_23_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g3_2
T_23_14_input_2_1
T_23_14_wire_logic_cluster/lc_1/in_2

T_23_14_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_3/in_1

T_23_14_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g0_2
T_23_15_input_2_4
T_23_15_wire_logic_cluster/lc_4/in_2

End 

Net : data_in_3_2
T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g0_1
T_21_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_10_sp12_v_t_22
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_sp4_h_l_7
T_24_13_sp4_v_t_42
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_sp4_h_l_7
T_24_13_sp4_v_t_42
T_23_17_lc_trk_g1_7
T_23_17_wire_logic_cluster/lc_3/in_3

End 

Net : data_in_3_3
T_24_12_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g0_1
T_24_12_wire_logic_cluster/lc_1/in_0

T_24_12_wire_logic_cluster/lc_1/out
T_24_10_sp4_v_t_47
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_1/in_1

T_24_12_wire_logic_cluster/lc_1/out
T_24_10_sp4_v_t_47
T_24_14_sp4_v_t_47
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_4/in_0

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_22_12_sp4_v_t_41
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_1/in_3

End 

Net : data_in_3_4
T_27_15_wire_logic_cluster/lc_3/out
T_27_15_lc_trk_g1_3
T_27_15_wire_logic_cluster/lc_6/in_0

T_27_15_wire_logic_cluster/lc_3/out
T_27_15_lc_trk_g1_3
T_27_15_wire_logic_cluster/lc_3/in_3

T_27_15_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g3_3
T_26_15_wire_logic_cluster/lc_2/in_0

End 

Net : data_in_3_5
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_24_10_sp4_v_t_40
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_24_14_sp4_v_t_40
T_23_15_lc_trk_g3_0
T_23_15_wire_logic_cluster/lc_5/in_0

End 

Net : data_in_3_6
T_24_14_wire_logic_cluster/lc_1/out
T_24_14_lc_trk_g0_1
T_24_14_wire_logic_cluster/lc_1/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_6/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_1/in_3

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_2/in_0

End 

Net : data_in_3_7
T_23_15_wire_logic_cluster/lc_0/out
T_23_15_lc_trk_g1_0
T_23_15_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_6/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g2_0
T_24_16_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_20_15_sp12_h_l_0
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_2/in_3

End 

Net : data_in_frame_1_0
T_17_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g3_3
T_17_7_wire_logic_cluster/lc_3/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g0_3
T_17_8_wire_logic_cluster/lc_5/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_6/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g2_3
T_16_6_wire_logic_cluster/lc_2/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g3_3
T_16_6_wire_logic_cluster/lc_4/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_18_3_sp4_v_t_42
T_17_4_lc_trk_g3_2
T_17_4_wire_logic_cluster/lc_1/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_17_0_span12_vert_18
T_17_3_lc_trk_g2_6
T_17_3_wire_logic_cluster/lc_5/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_3_sp4_v_t_42
T_18_0_span4_vert_31
T_18_2_lc_trk_g1_2
T_18_2_wire_logic_cluster/lc_4/in_1

End 

Net : data_in_frame_1_1
T_21_6_wire_logic_cluster/lc_7/out
T_21_6_lc_trk_g1_7
T_21_6_wire_logic_cluster/lc_7/in_3

T_21_6_wire_logic_cluster/lc_7/out
T_21_4_sp4_v_t_43
T_18_4_sp4_h_l_0
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_0/in_1

T_21_6_wire_logic_cluster/lc_7/out
T_22_5_sp4_v_t_47
T_19_5_sp4_h_l_4
T_15_5_sp4_h_l_7
T_15_5_lc_trk_g0_2
T_15_5_wire_logic_cluster/lc_4/in_0

T_21_6_wire_logic_cluster/lc_7/out
T_22_5_sp4_v_t_47
T_19_5_sp4_h_l_4
T_18_1_sp4_v_t_44
T_18_2_lc_trk_g2_4
T_18_2_wire_logic_cluster/lc_5/in_1

T_21_6_wire_logic_cluster/lc_7/out
T_21_4_sp4_v_t_43
T_18_8_sp4_h_l_11
T_14_8_sp4_h_l_7
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_7/in_3

T_21_6_wire_logic_cluster/lc_7/out
T_11_6_sp12_h_l_1
T_17_6_sp4_h_l_6
T_16_2_sp4_v_t_46
T_15_3_lc_trk_g3_6
T_15_3_wire_logic_cluster/lc_2/in_1

T_21_6_wire_logic_cluster/lc_7/out
T_21_4_sp4_v_t_43
T_18_8_sp4_h_l_11
T_14_8_sp4_h_l_7
T_13_8_lc_trk_g0_7
T_13_8_input_2_3
T_13_8_wire_logic_cluster/lc_3/in_2

End 

Net : data_in_frame_1_2
T_17_4_wire_logic_cluster/lc_3/out
T_17_4_lc_trk_g1_3
T_17_4_wire_logic_cluster/lc_3/in_1

T_17_4_wire_logic_cluster/lc_3/out
T_17_4_lc_trk_g1_3
T_17_4_wire_logic_cluster/lc_0/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_18_3_sp4_v_t_39
T_18_6_lc_trk_g0_7
T_18_6_wire_logic_cluster/lc_1/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_37
T_16_6_lc_trk_g1_0
T_16_6_wire_logic_cluster/lc_2/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/in_1

T_17_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_37
T_17_8_sp4_v_t_45
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_6/in_1

T_17_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_43
T_16_8_lc_trk_g1_6
T_16_8_wire_logic_cluster/lc_3/in_0

End 

Net : data_in_frame_1_3
T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g0_5
T_18_9_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_43
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_0/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_16_9_sp4_h_l_7
T_15_5_sp4_v_t_37
T_15_6_lc_trk_g2_5
T_15_6_input_2_3
T_15_6_wire_logic_cluster/lc_3/in_2

T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_18_1_sp4_v_t_47
T_17_4_lc_trk_g3_7
T_17_4_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_18_1_sp4_v_t_47
T_17_3_lc_trk_g0_1
T_17_3_input_2_7
T_17_3_wire_logic_cluster/lc_7/in_2

T_18_9_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_43
T_19_4_sp4_v_t_44
T_16_4_sp4_h_l_9
T_16_4_lc_trk_g0_4
T_16_4_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_18_1_sp4_v_t_47
T_17_3_lc_trk_g0_1
T_17_3_input_2_5
T_17_3_wire_logic_cluster/lc_5/in_2

T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_15_9_sp4_h_l_3
T_14_9_sp4_v_t_44
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_16_9_sp4_h_l_7
T_15_5_sp4_v_t_37
T_15_1_sp4_v_t_45
T_15_3_lc_trk_g3_0
T_15_3_wire_logic_cluster/lc_1/in_0

End 

Net : data_in_frame_1_4
T_19_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g0_0
T_19_9_input_2_0
T_19_9_wire_logic_cluster/lc_0/in_2

T_19_9_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g0_0
T_19_8_input_2_0
T_19_8_wire_logic_cluster/lc_0/in_2

T_19_9_wire_logic_cluster/lc_0/out
T_19_6_sp4_v_t_40
T_16_10_sp4_h_l_10
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/in_1

T_19_9_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_36
T_20_1_sp4_v_t_41
T_20_5_lc_trk_g1_4
T_20_5_wire_logic_cluster/lc_5/in_0

T_19_9_wire_logic_cluster/lc_0/out
T_19_6_sp4_v_t_40
T_16_10_sp4_h_l_10
T_15_6_sp4_v_t_47
T_15_8_lc_trk_g3_2
T_15_8_wire_logic_cluster/lc_1/in_0

T_19_9_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_36
T_20_1_sp4_v_t_41
T_20_0_span4_vert_4
T_20_1_sp4_v_t_37
T_19_3_lc_trk_g0_0
T_19_3_wire_logic_cluster/lc_1/in_1

T_19_9_wire_logic_cluster/lc_0/out
T_20_6_sp4_v_t_41
T_17_6_sp4_h_l_10
T_16_6_lc_trk_g1_2
T_16_6_wire_logic_cluster/lc_6/in_3

T_19_9_wire_logic_cluster/lc_0/out
T_19_6_sp4_v_t_40
T_16_6_sp4_h_l_5
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_4/in_0

T_19_9_wire_logic_cluster/lc_0/out
T_20_6_sp4_v_t_41
T_17_6_sp4_h_l_10
T_16_2_sp4_v_t_47
T_16_5_lc_trk_g0_7
T_16_5_wire_logic_cluster/lc_2/in_3

End 

Net : data_in_frame_1_5
T_20_6_wire_logic_cluster/lc_7/out
T_20_6_lc_trk_g2_7
T_20_6_input_2_7
T_20_6_wire_logic_cluster/lc_7/in_2

T_20_6_wire_logic_cluster/lc_7/out
T_20_5_lc_trk_g1_7
T_20_5_wire_logic_cluster/lc_5/in_3

T_20_6_wire_logic_cluster/lc_7/out
T_20_4_sp4_v_t_43
T_19_8_lc_trk_g1_6
T_19_8_wire_logic_cluster/lc_0/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_19_6_sp4_h_l_6
T_18_2_sp4_v_t_43
T_18_5_lc_trk_g1_3
T_18_5_wire_logic_cluster/lc_1/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_19_6_sp4_h_l_6
T_18_2_sp4_v_t_43
T_18_6_sp4_v_t_43
T_18_7_lc_trk_g2_3
T_18_7_wire_logic_cluster/lc_4/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_20_4_sp4_v_t_43
T_17_8_sp4_h_l_11
T_16_8_sp4_v_t_46
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_7/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_20_4_sp4_v_t_43
T_17_8_sp4_h_l_11
T_16_8_sp4_v_t_46
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_1/in_0

T_20_6_wire_logic_cluster/lc_7/out
T_20_4_sp4_v_t_43
T_17_8_sp4_h_l_11
T_16_8_sp4_v_t_46
T_15_10_lc_trk_g0_0
T_15_10_wire_logic_cluster/lc_4/in_0

End 

Net : data_in_frame_1_6
T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_12_9_sp12_h_l_1
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_19_8_lc_trk_g2_2
T_19_8_wire_logic_cluster/lc_0/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_16_6_sp4_h_l_10
T_17_6_lc_trk_g3_2
T_17_6_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_3/out
T_12_9_sp12_h_l_1
T_14_9_sp4_h_l_2
T_17_5_sp4_v_t_45
T_16_7_lc_trk_g2_0
T_16_7_wire_logic_cluster/lc_4/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_3
T_15_9_sp4_v_t_38
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_3/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_16_6_sp4_h_l_4
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_3/in_1

End 

Net : data_in_frame_1_7
T_19_6_wire_logic_cluster/lc_2/out
T_19_6_lc_trk_g0_2
T_19_6_wire_logic_cluster/lc_2/in_0

T_19_6_wire_logic_cluster/lc_2/out
T_20_5_sp4_v_t_37
T_19_8_lc_trk_g2_5
T_19_8_wire_logic_cluster/lc_0/in_3

T_19_6_wire_logic_cluster/lc_2/out
T_17_6_sp4_h_l_1
T_17_6_lc_trk_g1_4
T_17_6_wire_logic_cluster/lc_0/in_1

T_19_6_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g1_2
T_18_7_wire_logic_cluster/lc_6/in_1

T_19_6_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g1_2
T_18_7_wire_logic_cluster/lc_5/in_0

T_19_6_wire_logic_cluster/lc_2/out
T_17_6_sp4_h_l_1
T_13_6_sp4_h_l_1
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_3/in_3

T_19_6_wire_logic_cluster/lc_2/out
T_17_6_sp4_h_l_1
T_13_6_sp4_h_l_1
T_16_2_sp4_v_t_42
T_17_2_sp4_h_l_0
T_18_2_lc_trk_g3_0
T_18_2_wire_logic_cluster/lc_3/in_0

T_19_6_wire_logic_cluster/lc_2/out
T_17_6_sp4_h_l_1
T_13_6_sp4_h_l_1
T_16_2_sp4_v_t_42
T_16_6_sp4_v_t_47
T_17_10_sp4_h_l_10
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_4/in_3

T_19_6_wire_logic_cluster/lc_2/out
T_19_0_span12_vert_15
T_8_8_sp12_h_l_0
T_14_8_lc_trk_g1_7
T_14_8_wire_logic_cluster/lc_0/in_0

End 

Net : data_out_frame_10_0
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : data_out_frame_10_1
T_10_10_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g0_0
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

T_10_10_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_12_15_sp4_h_l_7
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_10_2
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : data_out_frame_10_4
T_16_11_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

T_16_11_wire_logic_cluster/lc_3/out
T_14_11_sp4_h_l_3
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_10_5
T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_10_6
T_12_7_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_input_2_4
T_12_7_wire_logic_cluster/lc_4/in_2

T_12_7_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_42
T_13_14_lc_trk_g1_7
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : data_out_frame_10_7
T_16_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_3
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_frame_11_0
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_5/in_0

End 

Net : data_out_frame_11_1
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_3

End 

Net : data_out_frame_11_2
T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g2_7
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : data_out_frame_11_3
T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g0_3
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_39
T_13_13_sp4_v_t_40
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : data_out_frame_11_4
T_9_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g2_6
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_40
T_11_10_sp4_h_l_10
T_14_10_sp4_v_t_38
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_6/in_1

End 

Net : data_out_frame_11_5
T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_3

End 

Net : data_out_frame_11_6
T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_7/out
T_13_14_sp12_h_l_1
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : data_out_frame_11_7
T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_3/in_3

End 

Net : data_out_frame_12_0
T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/in_1

End 

Net : data_out_frame_12_2
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_10_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : data_out_frame_12_4
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_15_11_wire_logic_cluster/lc_3/out
T_13_11_sp4_h_l_3
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : data_out_frame_12_6
T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g2_6
T_12_5_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g2_6
T_12_5_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_13_0
T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_6/in_3

End 

Net : data_out_frame_13_2
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g0_6
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_11_12_sp4_h_l_5
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_13_4
T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g2_4
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : data_out_frame_13_6
T_12_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_3/in_0

T_12_9_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_22
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_3/in_0

End 

Net : data_out_frame_1_1
T_18_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_7/out
T_19_7_sp4_v_t_39
T_16_11_sp4_h_l_2
T_15_11_lc_trk_g1_2
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : data_out_frame_1_3
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : data_out_frame_1_5
T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_1_6
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : data_out_frame_1_7
T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_6/in_3

T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : data_out_frame_21_0
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g0_5
T_16_11_input_2_5
T_16_11_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : data_out_frame_28_0
T_13_7_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_0
T_17_7_sp4_v_t_40
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_1/in_1

End 

Net : data_out_frame_28_1
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_7/out
T_13_6_sp12_v_t_22
T_13_9_lc_trk_g2_2
T_13_9_wire_logic_cluster/lc_2/in_0

End 

Net : data_out_frame_28_2
T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g0_5
T_14_7_input_2_5
T_14_7_wire_logic_cluster/lc_5/in_2

T_14_7_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g1_5
T_14_8_wire_logic_cluster/lc_1/in_1

End 

Net : data_out_frame_28_4
T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_1/in_3

End 

Net : data_out_frame_28_6
T_13_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g2_4
T_13_9_input_2_4
T_13_9_wire_logic_cluster/lc_4/in_2

T_13_9_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_41
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : data_out_frame_28_7
T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_input_2_4
T_17_10_wire_logic_cluster/lc_4/in_2

T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : data_out_frame_29_0
T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g0_1
T_16_11_wire_logic_cluster/lc_1/in_0

End 

Net : data_out_frame_29_1
T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_1/in_1

T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_5/in_1

End 

Net : data_out_frame_29_2
T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g0_5
T_14_8_input_2_5
T_14_8_wire_logic_cluster/lc_5/in_2

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g0_5
T_14_8_wire_logic_cluster/lc_1/in_0

End 

Net : data_out_frame_29_4
T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_5/in_1

T_14_9_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_1/in_0

End 

Net : data_out_frame_29_6
T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_2/in_3

End 

Net : data_out_frame_29_7
T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_5/in_0

End 

Net : data_out_frame_30_0
T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g2_2
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_2/in_0

End 

Net : data_out_frame_30_1
T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_2/in_1

End 

Net : data_out_frame_30_2
T_14_7_wire_logic_cluster/lc_0/out
T_14_7_lc_trk_g0_0
T_14_7_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_0/out
T_14_7_lc_trk_g0_0
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

End 

Net : data_out_frame_30_3
T_13_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g0_1
T_13_8_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g0_1
T_14_8_wire_logic_cluster/lc_2/in_1

End 

Net : data_out_frame_30_4
T_15_9_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g0_5
T_15_10_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_30_5
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : data_out_frame_30_6
T_10_9_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g1_4
T_10_9_wire_logic_cluster/lc_4/in_1

T_10_9_wire_logic_cluster/lc_4/out
T_11_9_sp4_h_l_8
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_30_7
T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_1

T_17_10_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_frame_31_0
T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g2_6
T_16_8_input_2_6
T_16_8_wire_logic_cluster/lc_6/in_2

T_16_8_wire_logic_cluster/lc_6/out
T_17_6_sp4_v_t_40
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_0/in_0

End 

Net : data_out_frame_31_1
T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g2_0
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_12_9_sp12_h_l_0
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_1/in_3

End 

Net : data_out_frame_31_2
T_15_7_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g0_5
T_15_7_input_2_5
T_15_7_wire_logic_cluster/lc_5/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g3_5
T_14_7_wire_logic_cluster/lc_3/in_3

End 

Net : data_out_frame_31_3
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_15_9_sp4_h_l_7
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : data_out_frame_31_4
T_15_2_wire_logic_cluster/lc_5/out
T_15_2_lc_trk_g1_5
T_15_2_wire_logic_cluster/lc_5/in_3

T_15_2_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_13
T_15_7_sp12_v_t_22
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_0/in_3

End 

Net : data_out_frame_31_5
T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_input_2_1
T_17_10_wire_logic_cluster/lc_1/in_2

T_17_10_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_31_6
T_12_9_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g3_2
T_12_9_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g3_2
T_12_9_wire_logic_cluster/lc_2/in_3

End 

Net : data_out_frame_31_7
T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g2_7
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : data_out_frame_3_1
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : data_out_frame_3_3
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_3_6
T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_6/in_1

End 

Net : data_out_frame_3_7
T_14_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g1_0
T_14_10_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_5_0
T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g2_0
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_frame_5_1
T_12_7_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g3_2
T_12_7_wire_logic_cluster/lc_2/in_1

T_12_7_wire_logic_cluster/lc_2/out
T_13_4_sp4_v_t_45
T_13_8_sp4_v_t_46
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_1/in_0

End 

Net : data_out_frame_5_2
T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_5/in_1

End 

Net : data_out_frame_5_3
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : data_out_frame_5_4
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_5_5
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_5_6
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_5_7
T_16_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_5/in_0

End 

Net : data_out_frame_6_0
T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_frame_6_3
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : data_out_frame_6_4
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g0_7
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_6_5
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

End 

Net : data_out_frame_6_6
T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_11_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_5/in_0

End 

Net : data_out_frame_6_7
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : data_out_frame_7_0
T_12_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_41
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/in_3

End 

Net : data_out_frame_7_1
T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_0/in_0

End 

Net : data_out_frame_7_2
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_frame_7_3
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_3
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : data_out_frame_7_4
T_13_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_input_2_6
T_13_9_wire_logic_cluster/lc_6/in_2

T_13_9_wire_logic_cluster/lc_6/out
T_4_9_sp12_h_l_0
T_15_9_sp12_v_t_23
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_6/in_1

End 

Net : data_out_frame_7_5
T_16_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_6/in_3

T_16_12_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : data_out_frame_7_6
T_6_15_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_2
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_1

End 

Net : data_out_frame_7_7
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_1/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_38
T_14_10_sp4_h_l_9
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_8_0
T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_11_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_4/in_3

End 

Net : data_out_frame_8_2
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_frame_8_3
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_frame_8_5
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : data_out_frame_8_6
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_11_14_sp12_h_l_1
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : data_out_frame_8_7
T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_11_13_sp4_h_l_4
T_15_13_sp4_h_l_4
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : data_out_frame_9_0
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_2/out
T_9_17_sp4_h_l_9
T_12_13_sp4_v_t_44
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : data_out_frame_9_2
T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_sp4_h_l_9
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : data_out_frame_9_3
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_7/in_0

End 

Net : data_out_frame_9_5
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_1

End 

Net : data_out_frame_9_6
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : data_out_frame_9_7
T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : encoder0_position_0
T_7_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_0/out
T_4_11_sp12_h_l_0
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_8
T_5_11_sp4_v_t_45
T_5_13_lc_trk_g3_0
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_8
T_5_11_sp4_v_t_45
T_6_15_sp4_h_l_8
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_4_11_sp12_h_l_0
T_7_11_sp4_h_l_5
T_10_11_sp4_v_t_47
T_10_15_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_8
T_5_11_sp4_v_t_45
T_6_15_sp4_h_l_8
T_9_15_sp4_v_t_36
T_10_19_sp4_h_l_7
T_13_19_sp4_v_t_37
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_8
T_5_11_sp4_v_t_45
T_6_15_sp4_h_l_8
T_9_15_sp4_v_t_36
T_10_19_sp4_h_l_7
T_13_19_sp4_v_t_37
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : encoder0_position_1
T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_3

T_6_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g3_5
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

T_6_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_1/in_3

T_6_13_wire_logic_cluster/lc_5/out
T_5_13_sp4_h_l_2
T_9_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_7/in_0

T_6_13_wire_logic_cluster/lc_5/out
T_5_13_sp4_h_l_2
T_9_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : encoder0_position_10
T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp4_h_l_11
T_5_14_lc_trk_g1_6
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp4_h_l_11
T_9_14_sp4_h_l_7
T_12_10_sp4_v_t_36
T_11_13_lc_trk_g2_4
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_39
T_9_11_sp4_h_l_7
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_39
T_9_11_sp4_h_l_2
T_9_11_lc_trk_g1_7
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_43
T_7_8_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_2/in_3

End 

Net : encoder0_position_11
T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_3
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_37
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_37
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_3
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_3
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

End 

Net : encoder0_position_12
T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_10
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_sp4_h_l_7
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_10
T_9_11_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_sp4_h_l_7
T_6_11_sp4_v_t_42
T_5_14_lc_trk_g3_2
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_10
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_43
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : encoder0_position_13
T_5_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_42
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_6/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_7_8_sp4_v_t_39
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_2/in_3

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_11_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

End 

Net : encoder0_position_14
T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_5_14_lc_trk_g3_6
T_5_14_input_2_7
T_5_14_wire_logic_cluster/lc_7/in_2

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_7_11_sp4_h_l_11
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_10_10_lc_trk_g1_0
T_10_10_wire_logic_cluster/lc_2/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_13_8_sp4_v_t_37
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_13_8_sp4_v_t_37
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_7/in_0

T_6_12_wire_logic_cluster/lc_7/out
T_4_12_sp12_h_l_1
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_1/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_5
T_13_7_lc_trk_g2_0
T_13_7_wire_logic_cluster/lc_6/in_0

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_5
T_7_7_sp4_h_l_5
T_10_3_sp4_v_t_46
T_10_0_span4_vert_26
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_5
T_7_7_sp4_h_l_5
T_10_3_sp4_v_t_46
T_10_0_span4_vert_26
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_13_8_sp4_v_t_37
T_13_4_sp4_v_t_37
T_13_0_span4_vert_37
T_13_3_lc_trk_g0_5
T_13_3_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_7/out
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_13_8_sp4_v_t_37
T_13_4_sp4_v_t_37
T_13_0_span4_vert_37
T_13_3_lc_trk_g0_5
T_13_3_wire_logic_cluster/lc_0/in_3

End 

Net : encoder0_position_15
T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_3/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_38
T_5_15_lc_trk_g1_3
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_sp4_h_l_11
T_9_12_sp4_v_t_46
T_9_14_lc_trk_g3_3
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_sp4_h_l_11
T_9_12_sp4_v_t_46
T_9_8_sp4_v_t_42
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_sp4_h_l_11
T_9_12_sp4_v_t_46
T_9_8_sp4_v_t_42
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_4/in_0

T_6_12_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_38
T_7_11_sp4_h_l_3
T_11_11_sp4_h_l_6
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_4/in_0

End 

Net : encoder0_position_16
T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_6_10_sp4_v_t_37
T_7_10_sp4_h_l_5
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_10_sp4_v_t_37
T_7_10_sp4_h_l_5
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_5_14_sp4_h_l_8
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_1
T_12_6_sp4_v_t_42
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_5_14_sp4_h_l_8
T_8_10_sp4_v_t_45
T_8_6_sp4_v_t_46
T_9_6_sp4_h_l_4
T_10_6_lc_trk_g3_4
T_10_6_wire_logic_cluster/lc_3/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_5_14_sp4_h_l_8
T_8_10_sp4_v_t_45
T_8_6_sp4_v_t_46
T_9_6_sp4_h_l_4
T_10_6_lc_trk_g3_4
T_10_6_wire_logic_cluster/lc_0/in_3

End 

Net : encoder0_position_17
T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_7
T_5_15_lc_trk_g0_2
T_5_15_input_2_2
T_5_15_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_45
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_5/out
T_8_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_8_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_45
T_10_11_sp4_h_l_1
T_13_7_sp4_v_t_42
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_0/in_3

End 

Net : encoder0_position_18
T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_5_9_sp12_v_t_23
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_9_7_sp4_v_t_47
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_36
T_6_10_sp4_h_l_1
T_10_10_sp4_h_l_4
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_9_7_sp4_v_t_47
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_2/in_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_36
T_6_10_sp4_h_l_1
T_10_10_sp4_h_l_4
T_13_6_sp4_v_t_47
T_13_10_sp4_v_t_47
T_14_14_sp4_h_l_4
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_2/in_1

End 

Net : encoder0_position_19
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_7
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_7_5_sp4_v_t_37
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_7
T_10_9_sp12_h_l_0
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_6_12_sp4_v_t_41
T_5_15_lc_trk_g3_1
T_5_15_input_2_4
T_5_15_wire_logic_cluster/lc_4/in_2

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_5_sp4_v_t_43
T_10_7_lc_trk_g0_6
T_10_7_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_7
T_10_9_sp12_h_l_0
T_21_9_sp12_v_t_23
T_21_11_sp4_v_t_43
T_18_15_sp4_h_l_6
T_18_15_lc_trk_g0_3
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : encoder0_position_2
T_6_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_46
T_8_6_sp4_h_l_4
T_10_6_lc_trk_g3_1
T_10_6_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_46
T_8_6_sp4_h_l_4
T_10_6_lc_trk_g3_1
T_10_6_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_39
T_6_8_sp4_v_t_39
T_6_12_sp4_v_t_39
T_5_13_lc_trk_g2_7
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_46
T_7_10_sp4_v_t_46
T_8_14_sp4_h_l_5
T_11_14_sp4_v_t_40
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_46
T_7_10_sp4_v_t_46
T_8_14_sp4_h_l_5
T_11_14_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_4/in_1

End 

Net : encoder0_position_20
T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_sp4_h_l_9
T_8_6_sp4_v_t_44
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_3
T_10_10_lc_trk_g1_7
T_10_10_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_5_8_sp12_v_t_23
T_5_15_lc_trk_g3_3
T_5_15_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_3
T_7_10_sp4_h_l_9
T_10_6_sp4_v_t_38
T_10_9_lc_trk_g0_6
T_10_9_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_3
T_11_0_span12_vert_19
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_3
T_7_10_sp4_h_l_9
T_10_6_sp4_v_t_38
T_11_10_sp4_h_l_9
T_14_6_sp4_v_t_44
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_6/in_1

End 

Net : encoder0_position_21
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_3_sp12_v_t_22
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_3_sp12_v_t_22
T_0_15_span12_horz_10
T_5_15_lc_trk_g1_5
T_5_15_input_2_6
T_5_15_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_3/out
T_8_12_sp4_h_l_6
T_11_8_sp4_v_t_37
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_8_12_sp4_h_l_6
T_12_12_sp4_h_l_2
T_16_12_sp4_h_l_10
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_6/in_1

End 

Net : encoder0_position_22
T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_37
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_37
T_7_12_sp4_v_t_45
T_6_15_lc_trk_g3_5
T_6_15_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_42
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_37
T_8_8_sp4_h_l_0
T_11_8_sp4_v_t_40
T_10_9_lc_trk_g3_0
T_10_9_wire_logic_cluster/lc_2/in_3

End 

Net : encoder0_position_23
T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_6/out
T_6_16_sp12_h_l_0
T_5_16_lc_trk_g0_0
T_5_16_input_2_0
T_5_16_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_8_10_sp12_h_l_0
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_8_10_sp12_h_l_0
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : encoder0_position_24
T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_4/in_3

T_6_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_44
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_4/in_3

T_6_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_44
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_1/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_44
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_7/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_6_12_sp4_v_t_40
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_2/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_0/in_3

T_6_13_wire_logic_cluster/lc_4/out
T_5_13_sp4_h_l_0
T_9_13_sp4_h_l_0
T_12_9_sp4_v_t_43
T_12_10_lc_trk_g2_3
T_12_10_wire_logic_cluster/lc_6/in_1

End 

Net : encoder0_position_25
T_6_16_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_6/in_3

T_6_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g2_6
T_5_16_input_2_2
T_5_16_wire_logic_cluster/lc_2/in_2

T_6_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_0/in_3

T_6_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_6
T_10_9_sp4_v_t_43
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_2/in_1

T_6_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_6
T_10_9_sp4_v_t_43
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_0/in_1

T_6_16_wire_logic_cluster/lc_6/out
T_6_10_sp12_v_t_23
T_7_10_sp12_h_l_0
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_7/in_0

T_6_16_wire_logic_cluster/lc_6/out
T_6_10_sp12_v_t_23
T_7_10_sp12_h_l_0
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_5/in_1

End 

Net : encoder0_position_26
T_7_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g1_7
T_7_16_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_7/out
T_6_16_sp4_h_l_6
T_5_16_lc_trk_g0_6
T_5_16_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_7/out
T_6_16_sp4_h_l_6
T_9_12_sp4_v_t_37
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_0_11_span12_horz_10
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_7/in_0

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_7_0_span12_vert_21
T_7_6_sp4_v_t_38
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_7_0_span12_vert_21
T_8_11_sp12_h_l_1
T_12_11_sp4_h_l_4
T_15_11_sp4_v_t_41
T_15_13_lc_trk_g2_4
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_7_0_span12_vert_21
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_12_10_sp4_h_l_9
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_7/out
T_7_11_sp12_v_t_22
T_7_0_span12_vert_21
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_12_10_sp4_h_l_9
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_5/in_0

End 

Net : encoder0_position_27
T_7_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_44
T_5_16_sp4_h_l_2
T_5_16_lc_trk_g1_7
T_5_16_input_2_4
T_5_16_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_4_11_sp4_h_l_5
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_41
T_9_11_sp4_h_l_9
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_41
T_9_11_sp4_h_l_9
T_13_11_sp4_h_l_9
T_16_11_sp4_v_t_39
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : encoder0_position_28
T_6_16_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g1_0
T_6_16_wire_logic_cluster/lc_0/in_3

T_6_16_wire_logic_cluster/lc_0/out
T_5_16_lc_trk_g2_0
T_5_16_wire_logic_cluster/lc_5/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_0/in_3

T_6_16_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_36
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_6/in_3

T_6_16_wire_logic_cluster/lc_0/out
T_6_16_sp4_h_l_5
T_9_12_sp4_v_t_40
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_1/in_0

T_6_16_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_9
T_11_10_sp4_v_t_44
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_4/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_9
T_11_10_sp4_v_t_44
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_0/in_0

T_6_16_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_9
T_12_14_sp4_h_l_5
T_15_10_sp4_v_t_40
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_7/in_1

End 

Net : encoder0_position_29
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_9_10_sp12_v_t_23
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_3
T_5_16_lc_trk_g0_4
T_5_16_input_2_6
T_5_16_wire_logic_cluster/lc_6/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_3
T_9_16_sp4_h_l_11
T_8_12_sp4_v_t_46
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_3
T_9_16_sp4_h_l_11
T_8_12_sp4_v_t_46
T_5_12_sp4_h_l_11
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_10_13_sp4_v_t_37
T_11_13_sp4_h_l_5
T_15_13_sp4_h_l_1
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : encoder0_position_3
T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_7/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g1_7
T_5_13_input_2_4
T_5_13_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_7
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_6/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_7
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_6_13_sp4_h_l_9
T_10_13_sp4_h_l_9
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_7
T_10_6_sp4_v_t_42
T_10_2_sp4_v_t_38
T_10_0_span4_vert_19
T_10_2_lc_trk_g0_6
T_10_2_wire_logic_cluster/lc_5/in_1

End 

Net : encoder0_position_30
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_39
T_7_13_lc_trk_g2_2
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_7
T_6_15_sp4_v_t_36
T_5_16_lc_trk_g2_4
T_5_16_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_7
T_10_11_sp4_v_t_36
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_7
T_10_11_sp4_v_t_36
T_11_11_sp4_h_l_1
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_39
T_8_11_sp4_h_l_7
T_12_11_sp4_h_l_10
T_15_11_sp4_v_t_38
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : encoder0_position_31
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_6/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp4_h_l_4
T_7_13_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp4_h_l_4
T_7_13_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_0/in_0

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp4_h_l_4
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_3
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_6/in_0

T_5_17_wire_logic_cluster/lc_6/out
T_5_11_sp12_v_t_23
T_6_11_sp12_h_l_0
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_6/in_0

T_5_17_wire_logic_cluster/lc_6/out
T_5_11_sp12_v_t_23
T_6_11_sp12_h_l_0
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_1/in_0

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp4_h_l_4
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_38
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp4_h_l_4
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_38
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_4/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_5_11_sp12_v_t_23
T_6_11_sp12_h_l_0
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_2/in_1

End 

Net : encoder0_position_4
T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_2/in_3

T_6_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

T_6_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_40
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_6/in_3

T_6_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_40
T_8_9_sp4_h_l_10
T_11_9_sp4_v_t_47
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_0/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_40
T_8_9_sp4_h_l_5
T_11_5_sp4_v_t_40
T_10_6_lc_trk_g3_0
T_10_6_wire_logic_cluster/lc_4/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_40
T_8_9_sp4_h_l_5
T_11_5_sp4_v_t_40
T_12_5_sp4_h_l_5
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_2/in_1

End 

Net : encoder0_position_5
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_1
T_5_13_lc_trk_g0_2
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_1
T_12_1_sp12_v_t_22
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_38
T_10_7_sp4_v_t_43
T_10_8_lc_trk_g2_3
T_10_8_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_38
T_10_7_sp4_v_t_43
T_10_3_sp4_v_t_44
T_10_7_lc_trk_g1_1
T_10_7_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_38
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_6
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_1
T_12_13_sp12_v_t_22
T_13_25_sp12_h_l_1
T_21_25_lc_trk_g0_2
T_21_25_wire_logic_cluster/lc_6/in_0

End 

Net : encoder0_position_6
T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_2/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g1_2
T_5_13_input_2_7
T_5_13_wire_logic_cluster/lc_7/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g3_0
T_6_9_input_2_5
T_6_9_wire_logic_cluster/lc_5/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_37
T_6_7_sp4_v_t_45
T_7_7_sp4_h_l_1
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_45
T_7_13_sp4_h_l_2
T_11_13_sp4_h_l_10
T_13_13_lc_trk_g3_7
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_37
T_6_7_sp4_v_t_45
T_7_7_sp4_h_l_1
T_11_7_sp4_h_l_4
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_37
T_6_7_sp4_v_t_45
T_7_7_sp4_h_l_1
T_11_7_sp4_h_l_4
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_4/in_0

End 

Net : encoder0_position_7
T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_3/out
T_5_10_sp12_v_t_22
T_5_14_lc_trk_g2_1
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_6
T_9_7_sp4_v_t_43
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_3/out
T_0_11_span12_horz_5
T_10_0_span12_vert_21
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_7/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_6
T_9_7_sp4_v_t_43
T_10_11_sp4_h_l_0
T_13_11_sp4_v_t_40
T_13_13_lc_trk_g2_5
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

End 

Net : encoder0_position_8
T_5_12_wire_logic_cluster/lc_4/out
T_4_12_sp4_h_l_0
T_5_12_lc_trk_g3_0
T_5_12_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_37
T_5_14_lc_trk_g1_0
T_5_14_input_2_1
T_5_14_wire_logic_cluster/lc_1/in_2

T_5_12_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_37
T_6_10_sp4_h_l_5
T_9_10_sp4_v_t_47
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_4/out
T_4_12_sp4_h_l_0
T_8_12_sp4_h_l_3
T_11_12_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : encoder0_position_9
T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_5/in_1

T_7_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_46
T_7_10_lc_trk_g2_3
T_7_10_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_6_12_sp4_h_l_2
T_5_12_sp4_v_t_45
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_5/out
T_7_12_sp12_h_l_1
T_16_12_lc_trk_g0_5
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : encoder0_velocity
T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_6
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_8_sp4_v_t_40
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_12_15_sp12_v_t_22
T_12_3_sp12_v_t_22
T_12_6_lc_trk_g3_2
T_12_6_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_7/out
T_12_15_sp12_v_t_22
T_12_3_sp12_v_t_22
T_12_2_sp4_v_t_46
T_11_4_lc_trk_g2_3
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_12_15_sp12_v_t_22
T_12_3_sp12_v_t_22
T_0_3_span12_horz_1
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : encoder1_position_0
T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_input_2_1
T_10_11_wire_logic_cluster/lc_1/in_2

T_11_12_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_2_sp4_v_t_45
T_10_4_lc_trk_g2_0
T_10_4_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_17_14_sp4_h_l_3
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_17_14_sp4_h_l_3
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_8_6_sp4_h_l_5
T_7_2_sp4_v_t_47
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : encoder1_position_1
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g0_1
T_12_11_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_38
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_38
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_10
T_10_11_lc_trk_g0_2
T_10_11_input_2_2
T_10_11_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_39
T_11_5_lc_trk_g1_2
T_11_5_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_10
T_14_7_sp4_v_t_41
T_14_3_sp4_v_t_42
T_14_0_span4_vert_31
T_14_1_lc_trk_g3_7
T_14_1_wire_logic_cluster/lc_1/in_3

End 

Net : encoder1_position_10
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_7
T_10_12_lc_trk_g0_7
T_10_12_input_2_3
T_10_12_wire_logic_cluster/lc_3/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_7
T_10_12_sp4_v_t_36
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_11_1_sp12_v_t_22
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_4/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_11_1_sp12_v_t_22
T_11_4_sp4_v_t_42
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_1/out
T_11_1_sp12_v_t_22
T_11_4_sp4_v_t_42
T_10_5_lc_trk_g3_2
T_10_5_wire_logic_cluster/lc_2/in_3

End 

Net : encoder1_position_11
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_10_8_lc_trk_g3_1
T_10_8_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_18
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_46
T_10_11_sp4_v_t_42
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_5_9_sp12_h_l_1
T_13_9_sp4_h_l_8
T_12_9_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_5_9_sp12_h_l_1
T_13_9_sp4_h_l_8
T_12_9_sp4_v_t_45
T_12_5_sp4_v_t_41
T_11_6_lc_trk_g3_1
T_11_6_input_2_4
T_11_6_wire_logic_cluster/lc_4/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_5_9_sp12_h_l_1
T_13_9_sp4_h_l_8
T_12_9_sp4_v_t_45
T_12_5_sp4_v_t_41
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_42
T_10_5_lc_trk_g3_7
T_10_5_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_42
T_10_5_lc_trk_g3_7
T_10_5_wire_logic_cluster/lc_0/in_0

End 

Net : encoder1_position_12
T_10_8_wire_logic_cluster/lc_1/out
T_10_8_lc_trk_g1_1
T_10_8_wire_logic_cluster/lc_1/in_3

T_10_8_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_38
T_11_6_lc_trk_g3_3
T_11_6_wire_logic_cluster/lc_4/in_0

T_10_8_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_38
T_11_6_lc_trk_g3_3
T_11_6_wire_logic_cluster/lc_1/in_1

T_10_8_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_42
T_10_9_sp4_v_t_42
T_10_12_lc_trk_g1_2
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

T_10_8_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_38
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_1/in_3

T_10_8_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_38
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_0/in_3

T_10_8_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_38
T_8_8_sp4_h_l_8
T_11_8_sp4_v_t_36
T_12_8_sp4_h_l_6
T_15_8_sp4_v_t_43
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_1

End 

Net : encoder1_position_13
T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_8_12_sp4_h_l_11
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_43
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_5_sp12_v_t_22
T_0_5_span12_horz_2
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_43
T_8_4_sp4_h_l_0
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_43
T_8_4_sp4_h_l_0
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_43
T_8_4_sp4_h_l_0
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_7/in_0

End 

Net : encoder1_position_14
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_6_lc_trk_g2_7
T_11_6_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_11_1_sp4_h_l_8
T_11_1_lc_trk_g1_5
T_11_1_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_11_1_sp4_h_l_8
T_11_1_lc_trk_g1_5
T_11_1_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_0_5_span12_horz_3
T_7_5_sp4_h_l_9
T_10_1_sp4_v_t_38
T_11_1_sp4_h_l_8
T_11_1_lc_trk_g1_5
T_11_1_wire_logic_cluster/lc_5/in_1

End 

Net : encoder1_position_15
T_10_10_wire_logic_cluster/lc_4/out
T_10_10_lc_trk_g1_4
T_10_10_wire_logic_cluster/lc_4/in_3

T_10_10_wire_logic_cluster/lc_4/out
T_10_6_sp4_v_t_45
T_10_7_lc_trk_g2_5
T_10_7_wire_logic_cluster/lc_2/in_1

T_10_10_wire_logic_cluster/lc_4/out
T_10_6_sp4_v_t_45
T_10_10_sp4_v_t_45
T_10_13_lc_trk_g1_5
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_10_10_wire_logic_cluster/lc_4/out
T_9_10_sp4_h_l_0
T_12_10_sp4_v_t_40
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_2/in_1

T_10_10_wire_logic_cluster/lc_4/out
T_9_10_sp4_h_l_0
T_8_6_sp4_v_t_40
T_8_2_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_7/in_1

T_10_10_wire_logic_cluster/lc_4/out
T_9_10_sp4_h_l_0
T_13_10_sp4_h_l_8
T_16_10_sp4_v_t_45
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_6/in_1

End 

Net : encoder1_position_16
T_10_10_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g3_7
T_10_10_wire_logic_cluster/lc_7/in_1

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp12_h_l_1
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_2/in_3

T_10_10_wire_logic_cluster/lc_7/out
T_10_9_sp4_v_t_46
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_1/in_1

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp12_h_l_1
T_12_10_sp4_h_l_4
T_15_10_sp4_v_t_41
T_15_14_lc_trk_g1_4
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp12_h_l_1
T_19_10_sp12_v_t_22
T_19_17_sp4_v_t_38
T_19_21_sp4_v_t_46
T_20_25_sp4_h_l_11
T_21_25_lc_trk_g3_3
T_21_25_wire_logic_cluster/lc_7/in_1

End 

Net : encoder1_position_17
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g2_2
T_10_13_input_2_2
T_10_13_wire_logic_cluster/lc_2/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_3/in_0

End 

Net : encoder1_position_18
T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g3_6
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : encoder1_position_19
T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_47
T_7_12_sp4_h_l_10
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_39
T_11_10_sp4_h_l_7
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_3/in_0

End 

Net : encoder1_position_2
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_10_11_lc_trk_g0_7
T_10_11_input_2_3
T_10_11_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_41
T_9_10_sp4_h_l_4
T_9_10_lc_trk_g0_1
T_9_10_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_41
T_9_10_sp4_h_l_4
T_12_6_sp4_v_t_47
T_12_2_sp4_v_t_47
T_12_6_lc_trk_g1_2
T_12_6_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_9_11_sp4_h_l_11
T_12_7_sp4_v_t_46
T_12_3_sp4_v_t_42
T_11_5_lc_trk_g0_7
T_11_5_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_41
T_9_10_sp4_h_l_4
T_12_6_sp4_v_t_47
T_12_2_sp4_v_t_47
T_9_2_sp4_h_l_4
T_9_2_lc_trk_g1_1
T_9_2_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_41
T_9_10_sp4_h_l_4
T_12_6_sp4_v_t_47
T_12_2_sp4_v_t_47
T_9_2_sp4_h_l_4
T_9_2_lc_trk_g1_1
T_9_2_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_36
T_8_5_sp4_v_t_36
T_8_1_sp4_v_t_41
T_9_1_sp4_h_l_4
T_10_1_lc_trk_g3_4
T_10_1_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_36
T_8_5_sp4_v_t_36
T_8_1_sp4_v_t_41
T_9_1_sp4_h_l_4
T_10_1_lc_trk_g3_4
T_10_1_wire_logic_cluster/lc_4/in_1

End 

Net : encoder1_position_20
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_41
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_40
T_10_5_sp4_v_t_36
T_10_6_lc_trk_g2_4
T_10_6_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_40
T_10_5_sp4_v_t_36
T_10_6_lc_trk_g2_4
T_10_6_input_2_0
T_10_6_wire_logic_cluster/lc_0/in_2

End 

Net : encoder1_position_21
T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_9
T_10_13_lc_trk_g2_4
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_9
T_12_13_sp4_h_l_0
T_13_13_lc_trk_g3_0
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_5/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_0/in_0

End 

Net : encoder1_position_22
T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_37
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_11_7_sp12_v_t_23
T_0_7_span12_horz_3
T_10_7_lc_trk_g0_7
T_10_7_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_sp12_h_l_0
T_21_13_sp12_v_t_23
T_21_25_lc_trk_g3_0
T_21_25_wire_logic_cluster/lc_6/in_3

End 

Net : encoder1_position_23
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_2/out
T_8_13_sp4_h_l_4
T_12_13_sp4_h_l_4
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_3_sp12_v_t_23
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_7_3_sp12_v_t_23
T_7_7_sp4_v_t_41
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_5/in_0

End 

Net : encoder1_position_24
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_5/out
T_8_14_sp4_h_l_10
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_47
T_8_10_sp4_h_l_10
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_5/out
T_7_14_sp12_h_l_1
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_47
T_8_10_sp4_h_l_10
T_11_6_sp4_v_t_47
T_10_9_lc_trk_g3_7
T_10_9_wire_logic_cluster/lc_7/in_1

End 

Net : encoder1_position_25
T_9_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_2
T_11_8_sp4_v_t_39
T_10_10_lc_trk_g0_2
T_10_10_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_2
T_11_8_sp4_v_t_39
T_11_12_sp4_v_t_39
T_10_14_lc_trk_g0_2
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_38
T_11_10_sp4_h_l_8
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_0/in_3

End 

Net : encoder1_position_26
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_0
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_7_sp4_v_t_40
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : encoder1_position_27
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_14_15_sp4_h_l_6
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_37
T_7_10_sp4_h_l_6
T_6_6_sp4_v_t_46
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_2/in_0

End 

Net : encoder1_position_28
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_9_sp4_v_t_46
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_16_1_sp12_v_t_22
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_3/in_0

End 

Net : encoder1_position_29
T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_11_12_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_37
T_13_15_sp4_h_l_0
T_16_11_sp4_v_t_37
T_16_13_lc_trk_g3_0
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

End 

Net : encoder1_position_3
T_10_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g0_3
T_10_10_wire_logic_cluster/lc_3/in_0

T_10_10_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g1_3
T_10_11_input_2_4
T_10_11_wire_logic_cluster/lc_4/in_2

T_10_10_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_39
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_7/in_3

T_10_10_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_39
T_12_13_sp4_h_l_8
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : encoder1_position_30
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_38
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_39
T_11_10_sp4_v_t_40
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : encoder1_position_31
T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_4/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_8_sp4_v_t_38
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_5/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_8_sp4_v_t_38
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_3/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_9_15_sp4_h_l_4
T_13_15_sp4_h_l_7
T_16_11_sp4_v_t_42
T_16_13_lc_trk_g2_7
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : encoder1_position_4
T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_0_11_span12_horz_2
T_10_11_lc_trk_g1_6
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_6_11_wire_logic_cluster/lc_3/out
T_4_11_sp4_h_l_3
T_7_11_sp4_v_t_38
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_0_11_span12_horz_2
T_12_11_sp12_h_l_1
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : encoder1_position_5
T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_4/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_46
T_10_11_lc_trk_g2_6
T_10_11_input_2_6
T_10_11_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_2
T_13_12_sp4_v_t_39
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : encoder1_position_6
T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_10_11_lc_trk_g2_3
T_10_11_input_2_7
T_10_11_wire_logic_cluster/lc_7/in_2

T_11_15_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_44
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_40
T_11_3_sp4_v_t_45
T_10_6_lc_trk_g3_5
T_10_6_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_40
T_11_3_sp4_v_t_45
T_10_6_lc_trk_g3_5
T_10_6_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_40
T_11_3_sp4_v_t_45
T_10_6_lc_trk_g3_5
T_10_6_wire_logic_cluster/lc_7/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_47
T_11_3_sp4_v_t_47
T_10_5_lc_trk_g2_2
T_10_5_input_2_6
T_10_5_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_1/out
T_11_4_sp12_v_t_22
T_11_5_sp4_v_t_44
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_44
T_12_3_sp4_v_t_44
T_12_0_span4_vert_33
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_4/in_3

End 

Net : encoder1_position_7
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_4
T_10_12_lc_trk_g2_1
T_10_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_2_12_sp12_h_l_0
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_4
T_11_8_sp4_v_t_41
T_11_4_sp4_v_t_41
T_10_7_lc_trk_g3_1
T_10_7_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_4
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_4
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_4
T_11_8_sp4_v_t_41
T_11_4_sp4_v_t_41
T_11_0_span4_vert_42
T_10_1_lc_trk_g3_2
T_10_1_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_41
T_8_1_sp4_v_t_37
T_9_1_sp4_h_l_0
T_13_1_sp4_h_l_8
T_13_1_lc_trk_g1_5
T_13_1_wire_logic_cluster/lc_3/in_1

End 

Net : encoder1_position_8
T_10_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_6/in_3

T_10_10_wire_logic_cluster/lc_6/out
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g3_0
T_10_12_input_2_1
T_10_12_wire_logic_cluster/lc_1/in_2

T_10_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_0
T_12_10_sp12_v_t_23
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_5/in_0

T_10_10_wire_logic_cluster/lc_6/out
T_10_4_sp12_v_t_23
T_10_4_sp4_v_t_45
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_5/in_0

T_10_10_wire_logic_cluster/lc_6/out
T_10_4_sp12_v_t_23
T_10_4_sp4_v_t_45
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_1/in_0

T_10_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_0
T_12_10_sp12_v_t_23
T_12_0_span12_vert_19
T_12_2_sp4_v_t_41
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_2/in_0

End 

Net : encoder1_position_9
T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_5_12_sp12_h_l_0
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_8
T_10_8_lc_trk_g3_0
T_10_8_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_41
T_13_7_sp4_v_t_41
T_10_7_sp4_h_l_10
T_10_7_lc_trk_g1_7
T_10_7_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_45
T_12_4_sp4_v_t_41
T_11_6_lc_trk_g0_4
T_11_6_wire_logic_cluster/lc_5/in_1

End 

Net : encoder1_velocity
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_7/in_1

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_16_10_sp4_v_t_41
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_5/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_9_2_sp12_h_l_1
T_15_2_sp4_h_l_6
T_14_2_sp4_v_t_37
T_13_4_lc_trk_g0_0
T_13_4_wire_logic_cluster/lc_6/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_9_2_sp12_h_l_1
T_15_2_sp4_h_l_6
T_14_2_sp4_v_t_37
T_13_4_lc_trk_g0_0
T_13_4_wire_logic_cluster/lc_2/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_9_2_sp12_h_l_1
T_13_2_lc_trk_g0_2
T_13_2_wire_logic_cluster/lc_0/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_8_3_sp4_v_t_44
T_9_3_sp4_h_l_9
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_5/in_0

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_8_3_sp4_v_t_44
T_9_3_sp4_h_l_9
T_5_3_sp4_h_l_0
T_9_3_sp4_h_l_0
T_10_3_lc_trk_g3_0
T_10_3_wire_logic_cluster/lc_2/in_3

T_19_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_8_2_sp12_v_t_22
T_8_3_sp4_v_t_44
T_9_3_sp4_h_l_9
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_7/in_0

End 

Net : n122
T_20_16_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_4/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp12_v_t_23
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp12_v_t_23
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp12_v_t_23
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_37
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_37
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_37
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : n123
T_24_18_wire_logic_cluster/lc_5/out
T_24_17_lc_trk_g1_5
T_24_17_wire_logic_cluster/lc_2/in_0

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_26_18_sp4_v_t_39
T_26_19_lc_trk_g3_7
T_26_19_wire_logic_cluster/lc_7/in_3

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_26_18_sp4_v_t_39
T_26_19_lc_trk_g3_7
T_26_19_wire_logic_cluster/lc_3/in_3

T_24_18_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_42
T_21_21_sp4_h_l_0
T_20_17_sp4_v_t_40
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_2/in_1

T_24_18_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_42
T_21_21_sp4_h_l_0
T_20_17_sp4_v_t_40
T_20_13_sp4_v_t_36
T_20_14_lc_trk_g3_4
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

End 

Net : n123_cascade_
T_24_18_wire_logic_cluster/lc_5/ltout
T_24_18_wire_logic_cluster/lc_6/in_2

End 

Net : n13
T_23_17_wire_logic_cluster/lc_0/out
T_22_17_sp4_h_l_8
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_3/in_3

T_23_17_wire_logic_cluster/lc_0/out
T_22_17_sp4_h_l_8
T_21_17_lc_trk_g1_0
T_21_17_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_0/out
T_22_17_sp4_h_l_8
T_21_17_lc_trk_g1_0
T_21_17_wire_logic_cluster/lc_6/in_1

End 

Net : n13368
T_19_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_6/in_3

End 

Net : n15934
T_21_17_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_44
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_21_20_lc_trk_g1_5
T_21_20_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_45
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_45
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_4/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_45
T_22_16_sp4_h_l_8
T_25_16_sp4_v_t_36
T_24_19_lc_trk_g2_4
T_24_19_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_44
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_39
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_26_17_sp4_v_t_38
T_26_18_lc_trk_g2_6
T_26_18_input_2_0
T_26_18_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_26_17_sp4_v_t_38
T_26_18_lc_trk_g2_6
T_26_18_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_45
T_18_12_sp4_h_l_2
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_36
T_23_19_sp4_h_l_7
T_27_19_sp4_h_l_7
T_27_19_lc_trk_g0_2
T_27_19_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_44
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : n15995
T_12_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_10
T_10_8_sp4_v_t_47
T_10_9_lc_trk_g2_7
T_10_9_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_1/out
T_8_8_sp12_h_l_1
T_7_0_span12_vert_14
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_5/in_0

End 

Net : n187
T_11_7_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_44
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : n19443
T_21_18_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g0_0
T_21_17_wire_logic_cluster/lc_1/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_23_18_lc_trk_g1_4
T_23_18_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_6/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_21_18_sp4_h_l_5
T_24_14_sp4_v_t_46
T_24_17_lc_trk_g1_6
T_24_17_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_21_18_sp4_h_l_5
T_24_14_sp4_v_t_46
T_24_17_lc_trk_g0_6
T_24_17_wire_logic_cluster/lc_3/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_26_18_lc_trk_g1_3
T_26_18_wire_logic_cluster/lc_6/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_27_18_sp4_h_l_11
T_26_18_sp4_v_t_46
T_26_19_lc_trk_g2_6
T_26_19_wire_logic_cluster/lc_7/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_27_18_sp4_h_l_11
T_26_14_sp4_v_t_41
T_26_17_lc_trk_g0_1
T_26_17_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_17_6_sp12_v_t_23
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : n19458
T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_22_17_sp4_h_l_11
T_23_17_lc_trk_g2_3
T_23_17_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_24_16_sp4_v_t_40
T_23_18_lc_trk_g1_5
T_23_18_wire_logic_cluster/lc_2/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_24_16_sp4_v_t_40
T_23_18_lc_trk_g1_5
T_23_18_wire_logic_cluster/lc_3/in_1

End 

Net : n19469
T_12_21_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_37
T_10_18_sp4_h_l_0
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : n19473
T_7_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_1

End 

Net : n19475
T_9_9_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g3_3
T_10_8_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g3_3
T_10_8_wire_logic_cluster/lc_3/in_1

End 

Net : n19533
T_24_11_wire_logic_cluster/lc_7/out
T_24_6_sp12_v_t_22
T_24_13_sp4_v_t_38
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_7/in_1

T_24_11_wire_logic_cluster/lc_7/out
T_24_6_sp12_v_t_22
T_25_18_sp12_h_l_1
T_26_18_lc_trk_g1_5
T_26_18_wire_logic_cluster/lc_1/in_3

T_24_11_wire_logic_cluster/lc_7/out
T_24_6_sp12_v_t_22
T_25_18_sp12_h_l_1
T_13_18_sp12_h_l_1
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_3/in_3

T_24_11_wire_logic_cluster/lc_7/out
T_24_6_sp12_v_t_22
T_24_13_sp4_v_t_38
T_24_17_sp4_v_t_38
T_24_21_sp4_v_t_38
T_23_22_lc_trk_g2_6
T_23_22_wire_logic_cluster/lc_1/in_1

End 

Net : n19572
T_26_19_wire_logic_cluster/lc_7/out
T_26_18_lc_trk_g1_7
T_26_18_wire_logic_cluster/lc_3/in_3

T_26_19_wire_logic_cluster/lc_7/out
T_27_19_lc_trk_g1_7
T_27_19_wire_logic_cluster/lc_4/in_0

T_26_19_wire_logic_cluster/lc_7/out
T_26_17_sp4_v_t_43
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_8
T_21_17_lc_trk_g3_5
T_21_17_input_2_6
T_21_17_wire_logic_cluster/lc_6/in_2

End 

Net : n19580
T_18_15_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : n19585
T_18_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_7/out
T_18_10_sp12_v_t_22
T_18_13_lc_trk_g2_2
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_7/out
T_18_10_sp12_v_t_22
T_18_9_sp4_v_t_46
T_17_12_lc_trk_g3_6
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_7/out
T_18_10_sp12_v_t_22
T_18_9_sp4_v_t_46
T_17_12_lc_trk_g3_6
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

End 

Net : n20086
T_12_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_4/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_lc_trk_g2_6
T_12_6_input_2_4
T_12_6_wire_logic_cluster/lc_4/in_2

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_lc_trk_g2_6
T_12_6_wire_logic_cluster/lc_5/in_3

End 

Net : n20927
T_19_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g1_4
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

End 

Net : n21046
T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_10_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

End 

Net : n21076
T_10_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_0/in_3

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_10_9_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_41
T_11_2_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

End 

Net : n21139
T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/cen

End 

Net : n21155
T_12_16_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_43
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_26_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_25_20_sp4_v_t_39
T_24_22_lc_trk_g0_2
T_24_22_wire_logic_cluster/lc_5/cen

End 

Net : n21168
T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_17_9_lc_trk_g0_0
T_17_9_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_10_lc_trk_g1_6
T_18_10_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_42
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_17_6_sp4_v_t_38
T_16_8_lc_trk_g0_3
T_16_8_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_14_9_lc_trk_g1_0
T_14_9_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_14_9_lc_trk_g1_0
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_42
T_13_10_lc_trk_g2_2
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_42
T_18_15_lc_trk_g0_7
T_18_15_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_17_13_sp4_v_t_40
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_13_8_lc_trk_g3_1
T_13_8_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_42
T_15_15_sp4_h_l_7
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_14_6_sp4_h_l_6
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_14_6_sp4_h_l_6
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_14_6_sp4_h_l_6
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_42
T_15_15_sp4_h_l_7
T_14_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_10_10_lc_trk_g1_2
T_10_10_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_14_7_sp4_v_t_46
T_14_3_sp4_v_t_46
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_14_7_sp4_v_t_46
T_14_3_sp4_v_t_46
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_10_9_sp4_h_l_5
T_10_9_lc_trk_g0_0
T_10_9_input_2_4
T_10_9_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_11_7_sp4_h_l_0
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_10_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_44
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_11_7_sp4_h_l_0
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_10_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_11_7_sp4_h_l_0
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_10_6_sp4_h_l_7
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_4/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_10_6_sp4_h_l_7
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_4/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_10_6_sp4_h_l_7
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_4/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_17_5_sp4_v_t_40
T_14_5_sp4_h_l_11
T_13_5_lc_trk_g1_3
T_13_5_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_4_sp12_v_t_22
T_6_4_sp12_h_l_1
T_14_4_lc_trk_g0_2
T_14_4_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_4_sp12_v_t_22
T_6_4_sp12_h_l_1
T_14_4_lc_trk_g0_2
T_14_4_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_41
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_14_7_sp4_v_t_46
T_14_3_sp4_v_t_46
T_14_0_span4_vert_26
T_14_3_lc_trk_g0_2
T_14_3_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_17_5_sp4_v_t_40
T_14_5_sp4_h_l_11
T_10_5_sp4_h_l_7
T_12_5_lc_trk_g3_2
T_12_5_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_4_sp12_v_t_22
T_6_4_sp12_h_l_1
T_16_4_sp4_h_l_10
T_15_0_span4_vert_47
T_15_2_lc_trk_g2_2
T_15_2_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_14_sp4_h_l_6
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_10_14_sp4_h_l_6
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_41
T_9_15_sp4_h_l_9
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_14_3_sp4_v_t_37
T_14_0_span4_vert_27
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_14_3_sp4_v_t_37
T_14_0_span4_vert_27
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_7
T_14_7_sp4_v_t_37
T_14_3_sp4_v_t_37
T_14_0_span4_vert_27
T_11_3_sp4_h_l_3
T_12_3_lc_trk_g3_3
T_12_3_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_4_sp12_v_t_22
T_6_4_sp12_h_l_1
T_10_4_lc_trk_g0_2
T_10_4_wire_logic_cluster/lc_7/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_14_9_sp4_h_l_5
T_10_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_13_sp4_v_t_45
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_4
T_12_11_sp4_v_t_41
T_9_15_sp4_h_l_9
T_5_15_sp4_h_l_5
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_3/in_0

End 

Net : n21168_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : n21715
T_12_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_10
T_12_16_sp4_v_t_41
T_11_18_lc_trk_g0_4
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_10
T_12_16_sp4_v_t_41
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : n21715_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : n21721
T_17_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_3
T_8_13_sp4_v_t_45
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_4/in_0

End 

Net : n21721_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : n2263
T_20_19_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g2_7
T_21_20_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_39
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_21_18_sp4_v_t_47
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_20_19_sp4_h_l_3
T_23_15_sp4_v_t_38
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_21_18_sp4_v_t_47
T_22_18_sp4_h_l_10
T_26_18_sp4_h_l_1
T_26_18_lc_trk_g1_4
T_26_18_wire_logic_cluster/lc_0/in_1

End 

Net : n24292
T_20_18_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g3_6
T_21_17_input_2_1
T_21_17_wire_logic_cluster/lc_1/in_2

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_26_18_sp4_h_l_9
T_25_18_sp4_v_t_44
T_24_19_lc_trk_g3_4
T_24_19_wire_logic_cluster/lc_5/in_0

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_26_18_sp4_h_l_9
T_25_18_sp4_v_t_44
T_24_19_lc_trk_g3_4
T_24_19_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_26_18_sp4_h_l_9
T_25_18_sp4_v_t_44
T_25_14_sp4_v_t_37
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_26_18_lc_trk_g1_0
T_26_18_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_26_18_lc_trk_g1_0
T_26_18_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_28_18_sp4_h_l_11
T_24_18_sp4_h_l_11
T_27_18_sp4_v_t_41
T_26_19_lc_trk_g3_1
T_26_19_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_28_18_sp4_h_l_11
T_24_18_sp4_h_l_11
T_27_18_sp4_v_t_41
T_27_14_sp4_v_t_37
T_26_17_lc_trk_g2_5
T_26_17_wire_logic_cluster/lc_0/in_3

End 

Net : n24311
T_26_19_wire_logic_cluster/lc_3/out
T_27_19_lc_trk_g0_3
T_27_19_wire_logic_cluster/lc_3/in_0

T_26_19_wire_logic_cluster/lc_3/out
T_27_18_sp4_v_t_39
T_24_18_sp4_h_l_2
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g2_5
T_21_18_wire_logic_cluster/lc_4/in_1

End 

Net : n24987
T_18_8_wire_logic_cluster/lc_7/out
T_18_8_sp4_h_l_3
T_14_8_sp4_h_l_6
T_15_8_lc_trk_g2_6
T_15_8_wire_logic_cluster/lc_4/in_0

End 

Net : n2527
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : n2528
T_10_14_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_47
T_11_9_sp4_v_t_36
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_1/in_3

End 

Net : n2529
T_10_14_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_1

End 

Net : n2530
T_10_14_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_3/in_1

End 

Net : n2531
T_10_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_6/in_1

End 

Net : n2532
T_10_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g2_3
T_9_14_wire_logic_cluster/lc_6/in_1

End 

Net : n2533
T_10_14_wire_logic_cluster/lc_2/out
T_10_10_sp4_v_t_41
T_9_12_lc_trk_g1_4
T_9_12_wire_logic_cluster/lc_5/in_0

End 

Net : n2534
T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_5/in_0

End 

Net : n2535
T_10_14_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_36
T_8_10_sp4_h_l_7
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_2/in_1

End 

Net : n2536
T_10_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : n2537
T_10_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_44
T_7_12_sp4_h_l_3
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_7/in_0

End 

Net : n2538
T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_2/in_1

End 

Net : n2539
T_10_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_7/in_3

End 

Net : n2540
T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_7/in_3

End 

Net : n2541
T_10_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_2/in_0

End 

Net : n2542
T_10_13_wire_logic_cluster/lc_1/out
T_10_2_sp12_v_t_22
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_7/in_0

End 

Net : n2543
T_10_13_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_37
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_4/in_1

End 

Net : n2544
T_10_12_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_6/in_1

End 

Net : n2545
T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : n2546
T_10_12_wire_logic_cluster/lc_5/out
T_10_5_sp12_v_t_22
T_10_8_lc_trk_g2_2
T_10_8_wire_logic_cluster/lc_1/in_1

End 

Net : n2547
T_10_12_wire_logic_cluster/lc_4/out
T_10_8_sp4_v_t_45
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : n2548
T_10_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_1/in_1

End 

Net : n2549
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_4/in_0

End 

Net : n2550
T_10_12_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_39
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_6/in_1

End 

Net : n2551
T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : n2552
T_10_11_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_42
T_11_13_sp4_v_t_42
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : n2553
T_10_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : n2554
T_10_11_wire_logic_cluster/lc_5/out
T_2_11_sp12_h_l_1
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_3/in_0

End 

Net : n2555
T_10_11_wire_logic_cluster/lc_4/out
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_3/in_1

End 

Net : n2556
T_10_11_wire_logic_cluster/lc_3/out
T_8_11_sp4_h_l_3
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_4/in_0

End 

Net : n2557
T_10_11_wire_logic_cluster/lc_2/out
T_11_11_sp4_h_l_4
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : n2558
T_10_11_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_5/in_1

End 

Net : n2593
T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_6/in_0

End 

Net : n2594
T_5_16_wire_logic_cluster/lc_7/out
T_6_15_sp4_v_t_47
T_7_15_sp4_h_l_10
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_1/in_0

End 

Net : n2595
T_5_16_wire_logic_cluster/lc_6/out
T_4_16_sp12_h_l_0
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : n2596
T_5_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g0_5
T_6_16_wire_logic_cluster/lc_0/in_1

End 

Net : n2597
T_5_16_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_37
T_6_14_sp4_h_l_5
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : n2598
T_5_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_11
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_7/in_1

End 

Net : n2599
T_5_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_6/in_1

End 

Net : n2600
T_5_16_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_38
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_4/in_1

End 

Net : n2601
T_5_16_wire_logic_cluster/lc_0/out
T_2_16_sp12_h_l_0
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_6/in_0

End 

Net : n2602
T_5_15_wire_logic_cluster/lc_7/out
T_0_15_span12_horz_13
T_6_3_sp12_v_t_22
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_6/in_0

End 

Net : n2603
T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_6_12_sp4_h_l_1
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_3/in_0

End 

Net : n2604
T_5_15_wire_logic_cluster/lc_5/out
T_5_8_sp12_v_t_22
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_2/in_0

End 

Net : n2605
T_5_15_wire_logic_cluster/lc_4/out
T_5_7_sp12_v_t_23
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_4/in_0

End 

Net : n2606
T_5_15_wire_logic_cluster/lc_3/out
T_5_6_sp12_v_t_22
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_2/in_0

End 

Net : n2607
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_sp4_h_l_9
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/in_1

End 

Net : n2608
T_5_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_0/in_0

End 

Net : n2609
T_5_15_wire_logic_cluster/lc_0/out
T_6_11_sp4_v_t_36
T_6_12_lc_trk_g2_4
T_6_12_wire_logic_cluster/lc_3/in_1

End 

Net : n2610
T_5_14_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_39
T_6_12_lc_trk_g3_7
T_6_12_wire_logic_cluster/lc_7/in_1

End 

Net : n2611
T_5_14_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_36
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_5/in_0

End 

Net : n2612
T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_7_10_sp4_v_t_45
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : n2613
T_5_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : n2614
T_5_14_wire_logic_cluster/lc_3/out
T_0_14_span12_horz_5
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_7/in_0

End 

Net : n2615
T_5_14_wire_logic_cluster/lc_2/out
T_5_12_sp12_v_t_23
T_6_12_sp12_h_l_0
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_5/in_0

End 

Net : n2616
T_5_14_wire_logic_cluster/lc_1/out
T_5_3_sp12_v_t_22
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : n2617
T_5_14_wire_logic_cluster/lc_0/out
T_5_10_sp12_v_t_23
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_3/in_1

End 

Net : n2618
T_5_13_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : n2619
T_5_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : n2620
T_5_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : n2621
T_5_13_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_7/in_0

End 

Net : n2622
T_5_13_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_47
T_6_6_sp4_v_t_43
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_1/in_1

End 

Net : n2623
T_5_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_5/in_0

End 

Net : n2624
T_5_13_wire_logic_cluster/lc_1/out
T_5_11_sp4_v_t_47
T_6_11_sp4_h_l_3
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_0/in_1

End 

Net : n27
T_26_18_wire_logic_cluster/lc_2/out
T_21_18_sp12_h_l_0
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_5/in_0

End 

Net : n30375
T_16_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_3/in_3

T_16_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_0/in_0

End 

Net : n32524_cascade_
T_16_7_wire_logic_cluster/lc_6/ltout
T_16_7_wire_logic_cluster/lc_7/in_2

End 

Net : n33_cascade_
T_26_18_wire_logic_cluster/lc_1/ltout
T_26_18_wire_logic_cluster/lc_2/in_2

End 

Net : n34666
T_24_19_wire_logic_cluster/lc_2/out
T_25_19_sp4_h_l_4
T_27_19_lc_trk_g2_1
T_27_19_wire_logic_cluster/lc_4/in_3

T_24_19_wire_logic_cluster/lc_2/out
T_24_18_sp4_v_t_36
T_25_18_sp4_h_l_1
T_26_18_lc_trk_g3_1
T_26_18_wire_logic_cluster/lc_0/in_0

T_24_19_wire_logic_cluster/lc_2/out
T_24_18_sp4_v_t_36
T_25_18_sp4_h_l_1
T_21_18_sp4_h_l_4
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_4/in_0

End 

Net : n36464
T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g3_4
T_10_3_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_12_2_sp4_v_t_36
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_12_2_sp4_v_t_36
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_4/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_12_2_sp4_v_t_36
T_12_6_lc_trk_g0_1
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

End 

Net : n37439
T_26_17_wire_logic_cluster/lc_3/out
T_26_17_lc_trk_g1_3
T_26_17_wire_logic_cluster/lc_1/in_1

T_26_17_wire_logic_cluster/lc_3/out
T_26_18_lc_trk_g0_3
T_26_18_wire_logic_cluster/lc_2/in_1

End 

Net : n37724
T_12_6_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_21
T_12_1_lc_trk_g2_5
T_12_1_wire_logic_cluster/lc_2/in_1

End 

Net : n37987
T_13_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g2_6
T_13_6_wire_logic_cluster/lc_5/in_1

End 

Net : n38245
T_14_2_wire_logic_cluster/lc_0/out
T_14_0_span12_vert_19
T_14_5_lc_trk_g2_3
T_14_5_wire_logic_cluster/lc_4/in_3

End 

Net : n38449
T_13_3_wire_logic_cluster/lc_5/out
T_13_2_sp4_v_t_42
T_13_6_lc_trk_g1_7
T_13_6_wire_logic_cluster/lc_6/in_0

T_13_3_wire_logic_cluster/lc_5/out
T_14_1_sp4_v_t_38
T_14_5_lc_trk_g1_3
T_14_5_input_2_4
T_14_5_wire_logic_cluster/lc_4/in_2

T_13_3_wire_logic_cluster/lc_5/out
T_14_1_sp4_v_t_38
T_11_1_sp4_h_l_9
T_12_1_lc_trk_g3_1
T_12_1_wire_logic_cluster/lc_0/in_0

End 

Net : n38455
T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_0/in_1

End 

Net : n38592
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_7/in_0

End 

Net : n38592_cascade_
T_12_16_wire_logic_cluster/lc_4/ltout
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : n38642
T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_4/in_3

End 

Net : n38642_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : n38822
T_20_19_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : n39
T_9_7_wire_logic_cluster/lc_0/out
T_9_3_sp12_v_t_23
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_7/in_0

End 

Net : n39225
T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_18_8_sp4_h_l_4
T_17_8_lc_trk_g0_4
T_17_8_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_10_sp12_v_t_23
T_6_10_sp12_h_l_0
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_39
T_13_8_sp4_h_l_8
T_14_8_lc_trk_g3_0
T_14_8_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_39
T_13_8_sp4_h_l_2
T_13_8_lc_trk_g1_7
T_13_8_wire_logic_cluster/lc_3/in_3

End 

Net : n39548
T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_4/in_3

End 

Net : n39551
T_19_14_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_4/in_1

End 

Net : n39551_cascade_
T_19_14_wire_logic_cluster/lc_6/ltout
T_19_14_wire_logic_cluster/lc_7/in_2

End 

Net : n3_cascade_
T_11_15_wire_logic_cluster/lc_6/ltout
T_11_15_wire_logic_cluster/lc_7/in_2

End 

Net : n4
T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_4/in_0

End 

Net : n40090_cascade_
T_23_18_wire_logic_cluster/lc_4/ltout
T_23_18_wire_logic_cluster/lc_5/in_2

End 

Net : n40183
T_13_19_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : n40183_cascade_
T_13_19_wire_logic_cluster/lc_5/ltout
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : n40322
T_18_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_lc_trk_g2_0
T_18_8_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_0/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_45
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_3/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_45
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_2/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_45
T_16_9_sp4_h_l_2
T_15_9_lc_trk_g1_2
T_15_9_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_3/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_16_7_lc_trk_g3_7
T_16_7_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_4/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_2/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_14_7_sp4_v_t_36
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_2_sp4_v_t_47
T_17_6_lc_trk_g2_2
T_17_6_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_16_7_lc_trk_g3_7
T_16_7_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g1_1
T_15_8_wire_logic_cluster/lc_0/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_14_8_lc_trk_g1_4
T_14_8_wire_logic_cluster/lc_7/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_14_7_sp4_v_t_36
T_13_9_lc_trk_g1_1
T_13_9_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_3/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_2_sp4_v_t_47
T_15_6_sp4_h_l_10
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_2_sp4_v_t_47
T_15_6_sp4_h_l_10
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_3/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_11_8_sp4_h_l_0
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_5/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_14_4_sp4_v_t_41
T_13_7_lc_trk_g3_1
T_13_7_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_4
T_14_4_sp4_v_t_41
T_15_4_sp4_h_l_4
T_15_4_lc_trk_g1_1
T_15_4_wire_logic_cluster/lc_7/in_3

End 

Net : n40605_cascade_
T_26_17_wire_logic_cluster/lc_0/ltout
T_26_17_wire_logic_cluster/lc_1/in_2

End 

Net : n40607_cascade_
T_26_17_wire_logic_cluster/lc_1/ltout
T_26_17_wire_logic_cluster/lc_2/in_2

End 

Net : n40608
T_24_17_wire_logic_cluster/lc_3/out
T_25_17_sp4_h_l_6
T_26_17_lc_trk_g3_6
T_26_17_wire_logic_cluster/lc_2/in_1

End 

Net : n40664_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : n40665
T_19_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : n4099_cascade_
T_18_8_wire_logic_cluster/lc_1/ltout
T_18_8_wire_logic_cluster/lc_2/in_2

End 

Net : n40_cascade_
T_23_18_wire_logic_cluster/lc_3/ltout
T_23_18_wire_logic_cluster/lc_4/in_2

End 

Net : n4100_cascade_
T_15_7_wire_logic_cluster/lc_2/ltout
T_15_7_wire_logic_cluster/lc_3/in_2

End 

Net : n4101
T_17_8_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_44
T_17_6_lc_trk_g3_4
T_17_6_wire_logic_cluster/lc_7/in_0

End 

Net : n4102
T_19_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_5
T_16_6_sp4_v_t_40
T_15_8_lc_trk_g0_5
T_15_8_wire_logic_cluster/lc_0/in_3

End 

Net : n4103_cascade_
T_16_6_wire_logic_cluster/lc_0/ltout
T_16_6_wire_logic_cluster/lc_1/in_2

End 

Net : n4104
T_16_8_wire_logic_cluster/lc_7/out
T_16_3_sp12_v_t_22
T_16_6_lc_trk_g3_2
T_16_6_wire_logic_cluster/lc_3/in_0

End 

Net : n4105
T_15_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g2_1
T_14_7_wire_logic_cluster/lc_2/in_3

End 

Net : n41054_cascade_
T_13_9_wire_logic_cluster/lc_1/ltout
T_13_9_wire_logic_cluster/lc_2/in_2

End 

Net : n41057
T_13_9_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_3/in_1

End 

Net : n4106_cascade_
T_17_9_wire_logic_cluster/lc_3/ltout
T_17_9_wire_logic_cluster/lc_4/in_2

End 

Net : n4107
T_15_9_wire_logic_cluster/lc_3/out
T_15_5_sp4_v_t_43
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_4/in_3

End 

Net : n4108
T_19_8_wire_logic_cluster/lc_2/out
T_17_8_sp4_h_l_1
T_17_8_lc_trk_g1_4
T_17_8_wire_logic_cluster/lc_1/in_0

End 

Net : n4109
T_19_8_wire_logic_cluster/lc_5/out
T_11_8_sp12_h_l_1
T_13_8_lc_trk_g0_6
T_13_8_wire_logic_cluster/lc_5/in_3

End 

Net : n4110
T_17_7_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_38
T_14_8_sp4_h_l_3
T_14_8_lc_trk_g0_6
T_14_8_wire_logic_cluster/lc_7/in_3

End 

Net : n4111
T_16_7_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g1_3
T_15_8_wire_logic_cluster/lc_3/in_3

End 

Net : n4113_cascade_
T_16_8_wire_logic_cluster/lc_1/ltout
T_16_8_wire_logic_cluster/lc_2/in_2

End 

Net : n4114
T_18_8_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_0/in_3

End 

Net : n4115
T_18_10_wire_logic_cluster/lc_3/out
T_18_9_sp12_v_t_22
T_7_9_sp12_h_l_1
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_7/in_0

End 

Net : n4117
T_16_8_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_6/in_0

End 

Net : n4119
T_16_7_wire_logic_cluster/lc_0/out
T_13_7_sp12_h_l_0
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_5/in_1

End 

Net : n4121_cascade_
T_17_8_wire_logic_cluster/lc_3/ltout
T_17_8_wire_logic_cluster/lc_4/in_2

End 

Net : n4122_cascade_
T_17_8_wire_logic_cluster/lc_6/ltout
T_17_8_wire_logic_cluster/lc_7/in_2

End 

Net : n4123
T_16_6_wire_logic_cluster/lc_4/out
T_16_2_sp4_v_t_45
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_7/in_0

End 

Net : n4124
T_15_8_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g0_7
T_15_9_wire_logic_cluster/lc_4/in_1

End 

Net : n4125
T_16_7_wire_logic_cluster/lc_1/out
T_15_7_lc_trk_g2_1
T_15_7_wire_logic_cluster/lc_6/in_3

End 

Net : n4127_cascade_
T_15_8_wire_logic_cluster/lc_1/ltout
T_15_8_wire_logic_cluster/lc_2/in_2

End 

Net : n4128
T_15_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_4/in_0

End 

Net : n4129_cascade_
T_16_7_wire_logic_cluster/lc_4/ltout
T_16_7_wire_logic_cluster/lc_5/in_2

End 

Net : n4130_cascade_
T_18_10_wire_logic_cluster/lc_4/ltout
T_18_10_wire_logic_cluster/lc_5/in_2

End 

Net : n4487
T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : n4509
T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : n4_adj_3377_cascade_
T_24_17_wire_logic_cluster/lc_2/ltout
T_24_17_wire_logic_cluster/lc_3/in_2

End 

Net : n4_adj_3378
T_18_12_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_6/in_3

End 

Net : n4_adj_3380
T_17_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g1_1
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_3380_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : n4_adj_3381
T_23_17_wire_logic_cluster/lc_7/out
T_21_17_sp12_h_l_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_1/in_0

End 

Net : n4_adj_3387
T_23_18_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g2_7
T_23_18_wire_logic_cluster/lc_4/in_1

End 

Net : n51_cascade_
T_24_17_wire_logic_cluster/lc_1/ltout
T_24_17_wire_logic_cluster/lc_2/in_2

End 

Net : n6
T_21_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g2_4
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

End 

Net : n63
T_24_16_wire_logic_cluster/lc_5/out
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_1/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_3/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_6/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_24_18_lc_trk_g3_3
T_24_18_input_2_0
T_24_18_wire_logic_cluster/lc_0/in_2

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_3/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_39
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_2/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_26_19_sp4_h_l_6
T_26_19_lc_trk_g0_3
T_26_19_wire_logic_cluster/lc_7/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_26_19_sp4_h_l_6
T_26_19_lc_trk_g0_3
T_26_19_wire_logic_cluster/lc_3/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_21_12_sp4_v_t_41
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_7/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_2/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_6/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_19_12_sp4_v_t_44
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_5/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_4/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_39
T_24_18_sp4_v_t_40
T_23_22_lc_trk_g1_5
T_23_22_wire_logic_cluster/lc_1/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_19_lc_trk_g2_4
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

T_24_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_19_12_sp4_v_t_44
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_6/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_19_12_sp4_v_t_44
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_4/in_0

End 

Net : n687
T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_3/in_0

T_20_16_wire_logic_cluster/lc_2/out
T_15_16_sp12_h_l_0
T_26_16_sp12_v_t_23
T_26_17_lc_trk_g3_7
T_26_17_wire_logic_cluster/lc_3/in_3

End 

Net : n6_adj_3379_cascade_
T_21_18_wire_logic_cluster/lc_3/ltout
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : n7
T_21_17_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : n937
T_24_18_wire_logic_cluster/lc_7/out
T_24_18_lc_trk_g2_7
T_24_18_wire_logic_cluster/lc_0/in_3

T_24_18_wire_logic_cluster/lc_7/out
T_24_17_lc_trk_g1_7
T_24_17_wire_logic_cluster/lc_1/in_3

T_24_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_20_18_lc_trk_g1_6
T_20_18_wire_logic_cluster/lc_4/in_3

T_24_18_wire_logic_cluster/lc_7/out
T_25_17_sp4_v_t_47
T_22_17_sp4_h_l_4
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_1/in_3

End 

Net : quadA_delayed
T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_4/out
T_8_21_sp12_h_l_0
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_7/in_0

T_7_21_wire_logic_cluster/lc_4/out
T_8_21_sp12_h_l_0
T_13_21_sp4_h_l_7
T_12_17_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_1/in_0

End 

Net : quadA_delayed_adj_3384
T_7_8_wire_logic_cluster/lc_5/out
T_7_8_sp12_h_l_1
T_10_8_lc_trk_g0_1
T_10_8_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_8_sp12_h_l_1
T_10_8_lc_trk_g0_1
T_10_8_wire_logic_cluster/lc_3/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_7_1_sp12_v_t_22
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_2/in_3

End 

Net : quadB_delayed
T_10_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_4_16_sp4_h_l_2
T_4_16_lc_trk_g0_7
T_4_16_wire_logic_cluster/lc_6/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_4_16_sp4_h_l_2
T_4_16_lc_trk_g0_7
T_4_16_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_4_16_sp4_h_l_2
T_4_16_lc_trk_g0_7
T_4_16_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_4_16_sp4_h_l_2
T_4_16_lc_trk_g0_7
T_4_16_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_4_16_sp4_h_l_2
T_4_16_lc_trk_g0_7
T_4_16_wire_logic_cluster/lc_4/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_11
T_7_12_sp4_v_t_41
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_3/in_1

T_10_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_2
T_2_16_sp4_h_l_2
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_4/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_2
T_2_16_sp4_h_l_2
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_2
T_2_16_sp4_h_l_2
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_2
T_2_16_sp4_h_l_2
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : quadB_delayed_adj_3385
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_45
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_8_5_sp4_v_t_40
T_9_9_sp4_h_l_11
T_10_9_lc_trk_g2_3
T_10_9_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.A_delayed
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.B_delayed
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.a_delay_counter_0
T_11_23_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_0/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_23_sp4_h_l_5
T_14_19_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.a_delay_counter_1
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_1/out
T_11_21_sp4_v_t_47
T_8_21_sp4_h_l_10
T_4_21_sp4_h_l_10
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.a_delay_counter_10
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g1_2
T_11_24_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_2/out
T_12_20_sp4_v_t_40
T_12_21_lc_trk_g2_0
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.a_delay_counter_11
T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_42
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.a_delay_counter_12
T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_4/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_10_24_sp4_h_l_0
T_13_20_sp4_v_t_37
T_13_23_lc_trk_g1_5
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.a_delay_counter_13
T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_5/out
T_3_24_sp12_h_l_1
T_5_24_sp4_h_l_2
T_4_20_sp4_v_t_42
T_4_21_lc_trk_g2_2
T_4_21_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.a_delay_counter_14
T_11_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_6/in_1

T_11_24_wire_logic_cluster/lc_6/out
T_11_24_sp4_h_l_1
T_14_20_sp4_v_t_42
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.a_delay_counter_15
T_11_24_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g1_7
T_11_24_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_23_sp4_v_t_46
T_12_23_sp4_h_l_4
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.a_delay_counter_15__N_2762
T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_12_20_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_24_sp4_h_l_8
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

End 

Net : quad_counter0.a_delay_counter_2
T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_2/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_11_21_sp12_v_t_23
T_0_21_span12_horz_3
T_4_21_lc_trk_g0_3
T_4_21_input_2_5
T_4_21_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.a_delay_counter_3
T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_sp4_h_l_11
T_14_19_sp4_v_t_46
T_13_22_lc_trk_g3_6
T_13_22_input_2_5
T_13_22_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.a_delay_counter_4
T_11_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_4/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_5
T_13_22_lc_trk_g3_5
T_13_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.a_delay_counter_5
T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_6
T_4_21_lc_trk_g1_6
T_4_21_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.a_delay_counter_6
T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_6/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_41
T_12_21_sp4_h_l_9
T_12_21_lc_trk_g1_4
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.a_delay_counter_7
T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g3_7
T_11_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_sp4_h_l_3
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.a_delay_counter_8
T_11_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_0/out
T_12_20_sp4_v_t_36
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.a_delay_counter_9
T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_10_24_sp4_h_l_10
T_13_20_sp4_v_t_41
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.b_delay_counter_0
T_4_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_0/in_1

T_4_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_0
T_6_13_sp4_v_t_40
T_6_14_lc_trk_g2_0
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.b_delay_counter_1
T_4_13_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g0_3
T_4_14_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_1/in_1

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_sp4_h_l_11
T_7_13_sp4_v_t_46
T_6_15_lc_trk_g0_0
T_6_15_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.b_delay_counter_10
T_4_16_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g0_6
T_4_15_wire_logic_cluster/lc_2/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp4_h_l_4
T_6_12_sp4_v_t_47
T_6_15_lc_trk_g0_7
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.b_delay_counter_11
T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_5_11_sp4_v_t_44
T_4_15_lc_trk_g2_1
T_4_15_wire_logic_cluster/lc_3/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_5_11_sp4_v_t_44
T_2_15_sp4_h_l_2
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.b_delay_counter_12
T_4_16_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g0_0
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

T_4_16_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g0_0
T_4_15_wire_logic_cluster/lc_4/in_0

T_4_16_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.b_delay_counter_13
T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g1_4
T_6_15_input_2_7
T_6_15_wire_logic_cluster/lc_7/in_2

T_6_15_wire_logic_cluster/lc_4/out
T_0_15_span12_horz_4
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_4/out
T_0_15_span12_horz_4
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.b_delay_counter_14
T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g2_7
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_6/in_0

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.b_delay_counter_15
T_4_16_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_2/in_0

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_7/in_0

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.b_delay_counter_2
T_4_13_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g1_7
T_4_14_wire_logic_cluster/lc_2/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_2/in_1

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_6_15_lc_trk_g0_3
T_6_15_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.b_delay_counter_3
T_4_13_wire_logic_cluster/lc_0/out
T_4_9_sp12_v_t_23
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_0/out
T_4_9_sp12_v_t_23
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_3/in_1

T_4_13_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_40
T_5_14_sp4_h_l_5
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.b_delay_counter_4
T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g2_7
T_6_14_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_11
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_11
T_4_14_lc_trk_g1_6
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.b_delay_counter_5
T_6_14_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g1_5
T_6_15_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_5/out
T_0_14_span12_horz_6
T_2_14_sp4_h_l_4
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_5/out
T_0_14_span12_horz_6
T_2_14_sp4_h_l_4
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.b_delay_counter_6
T_6_14_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_0_14_span12_horz_0
T_4_14_lc_trk_g0_0
T_4_14_wire_logic_cluster/lc_6/in_0

T_6_14_wire_logic_cluster/lc_2/out
T_0_14_span12_horz_0
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.b_delay_counter_7
T_6_14_wire_logic_cluster/lc_3/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g1_2
T_4_14_wire_logic_cluster/lc_7/in_0

T_6_14_wire_logic_cluster/lc_3/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_7/in_1

T_6_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_11
T_5_14_sp4_v_t_40
T_4_16_lc_trk_g0_5
T_4_16_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.b_delay_counter_8
T_6_15_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g0_5
T_6_15_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_2
T_4_15_lc_trk_g0_2
T_4_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_2
T_4_15_lc_trk_g1_2
T_4_15_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.b_delay_counter_9
T_4_16_wire_logic_cluster/lc_4/out
T_4_8_sp12_v_t_23
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_1/in_0

T_4_16_wire_logic_cluster/lc_4/out
T_4_8_sp12_v_t_23
T_4_15_lc_trk_g3_3
T_4_15_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_14_sp4_h_l_0
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.count_direction
T_13_18_wire_logic_cluster/lc_4/out
T_6_18_sp12_h_l_0
T_5_6_sp12_v_t_23
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.millisecond_counter_0
T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_4_14_sp4_v_t_36
T_4_18_sp4_v_t_44
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.millisecond_counter_1
T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_7_sp12_v_t_22
T_4_19_sp12_h_l_1
T_12_19_sp4_h_l_8
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.millisecond_counter_10
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_2/in_1

T_3_19_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_40
T_5_19_sp4_h_l_11
T_9_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_16_15_sp4_v_t_39
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_40
T_5_19_sp4_h_l_11
T_9_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_16_15_sp4_v_t_39
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_40
T_5_19_sp4_h_l_11
T_9_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_16_15_sp4_v_t_39
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.millisecond_counter_11
T_3_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_3/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_4_18_sp12_h_l_1
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_4_18_sp12_h_l_1
T_15_6_sp12_v_t_22
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_4_18_sp12_h_l_1
T_15_6_sp12_v_t_22
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_12
T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_11
T_11_19_sp4_v_t_41
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_4/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_41
T_5_18_sp4_h_l_4
T_9_18_sp4_h_l_7
T_12_14_sp4_v_t_42
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_41
T_5_18_sp4_h_l_4
T_9_18_sp4_h_l_7
T_12_14_sp4_v_t_42
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_13
T_3_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_5/in_1

T_3_19_wire_logic_cluster/lc_5/out
T_3_19_sp12_h_l_1
T_11_19_lc_trk_g0_2
T_11_19_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_5/out
T_3_19_sp12_h_l_1
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_5/out
T_3_19_sp12_h_l_1
T_7_19_sp4_h_l_4
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g0_1
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_14
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g1_6
T_3_19_wire_logic_cluster/lc_6/in_1

T_3_19_wire_logic_cluster/lc_6/out
T_2_19_sp12_h_l_0
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_6/out
T_2_19_sp12_h_l_0
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_6/out
T_2_19_sp12_h_l_0
T_7_19_sp4_h_l_7
T_10_19_sp4_v_t_37
T_10_23_sp4_v_t_37
T_9_24_lc_trk_g2_5
T_9_24_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.millisecond_counter_15
T_3_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_7/out
T_3_19_sp4_h_l_3
T_7_19_sp4_h_l_3
T_10_19_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_7/out
T_3_19_sp4_h_l_3
T_7_19_sp4_h_l_3
T_10_19_sp4_v_t_45
T_10_23_sp4_v_t_46
T_10_19_sp4_v_t_39
T_9_22_lc_trk_g2_7
T_9_22_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_7/out
T_3_19_sp4_h_l_3
T_7_19_sp4_h_l_3
T_10_19_sp4_v_t_45
T_10_23_sp4_v_t_46
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.millisecond_counter_16
T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_4_20_sp4_h_l_0
T_7_20_sp4_v_t_40
T_7_23_lc_trk_g1_0
T_7_23_wire_logic_cluster/lc_7/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_4_20_sp4_h_l_0
T_8_20_sp4_h_l_3
T_11_20_sp4_v_t_45
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_4_20_sp4_h_l_0
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_3
T_11_20_sp4_v_t_44
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_17
T_3_20_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g3_1
T_3_20_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_47
T_4_22_sp4_h_l_4
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_6/in_0

T_3_20_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_47
T_4_22_sp4_h_l_4
T_8_22_sp4_h_l_7
T_7_22_lc_trk_g1_7
T_7_22_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_47
T_4_22_sp4_h_l_4
T_8_22_sp4_h_l_7
T_7_22_lc_trk_g0_7
T_7_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_18
T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g1_2
T_3_20_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_0_20_span12_horz_7
T_6_20_lc_trk_g1_3
T_6_20_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_45
T_5_21_sp4_h_l_8
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_45
T_5_21_sp4_h_l_8
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_19
T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_3/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_4_21_sp4_h_l_11
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_4_21_sp4_h_l_11
T_5_21_lc_trk_g2_3
T_5_21_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_4_21_sp4_h_l_11
T_7_17_sp4_v_t_40
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.millisecond_counter_2
T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_37
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_20
T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g3_4
T_3_20_wire_logic_cluster/lc_4/in_1

T_3_20_wire_logic_cluster/lc_4/out
T_4_16_sp4_v_t_44
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_7/in_0

T_3_20_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_41
T_5_19_sp4_h_l_9
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_41
T_5_19_sp4_h_l_9
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_21
T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g1_5
T_3_20_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g1_5
T_4_20_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_46
T_4_17_lc_trk_g2_6
T_4_17_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_46
T_4_17_lc_trk_g3_6
T_4_17_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_22
T_3_20_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g1_6
T_3_20_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g2_6
T_2_20_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g3_6
T_2_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g3_6
T_2_19_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.millisecond_counter_23
T_3_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g3_7
T_3_20_wire_logic_cluster/lc_7/in_1

T_3_20_wire_logic_cluster/lc_7/out
T_0_20_span4_horz_11
T_1_20_lc_trk_g1_6
T_1_20_wire_logic_cluster/lc_7/in_0

T_3_20_wire_logic_cluster/lc_7/out
T_3_19_sp4_v_t_46
T_0_19_span4_horz_16
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_7/out
T_4_17_sp4_v_t_39
T_0_17_span4_horz_8
T_1_17_lc_trk_g0_5
T_1_17_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_24
T_3_21_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g3_0
T_3_21_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_0/out
T_4_19_sp4_v_t_44
T_0_19_span4_horz_9
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_4/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_4_19_sp4_v_t_44
T_0_19_span4_horz_9
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_40
T_3_14_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_25
T_3_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_1/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_42
T_3_14_sp4_v_t_42
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_42
T_3_14_sp4_v_t_42
T_0_18_span4_horz_18
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_42
T_3_14_sp4_v_t_42
T_0_18_span4_horz_18
T_4_18_sp4_h_l_10
T_6_18_lc_trk_g3_7
T_6_18_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.millisecond_counter_26
T_3_21_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g1_2
T_3_21_wire_logic_cluster/lc_2/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_4_21_sp4_h_l_4
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_1/in_0

T_3_21_wire_logic_cluster/lc_2/out
T_4_21_sp4_h_l_4
T_3_21_sp4_v_t_47
T_3_17_sp4_v_t_36
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_1/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_4_21_sp4_h_l_4
T_3_21_sp4_v_t_47
T_3_17_sp4_v_t_36
T_4_21_sp4_h_l_1
T_7_17_sp4_v_t_42
T_6_18_lc_trk_g3_2
T_6_18_input_2_5
T_6_18_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.millisecond_counter_27
T_3_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_2_18_lc_trk_g3_3
T_2_18_wire_logic_cluster/lc_2/in_0

T_3_21_wire_logic_cluster/lc_3/out
T_3_20_sp4_v_t_38
T_3_16_sp4_v_t_43
T_2_18_lc_trk_g1_6
T_2_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.millisecond_counter_28
T_3_21_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g3_4
T_3_21_wire_logic_cluster/lc_4/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_2_21_sp4_h_l_0
T_4_21_lc_trk_g2_5
T_4_21_input_2_3
T_4_21_wire_logic_cluster/lc_3/in_2

T_3_21_wire_logic_cluster/lc_4/out
T_3_20_sp4_v_t_40
T_3_16_sp4_v_t_40
T_2_18_lc_trk_g0_5
T_2_18_wire_logic_cluster/lc_3/in_0

T_3_21_wire_logic_cluster/lc_4/out
T_3_20_sp4_v_t_40
T_3_16_sp4_v_t_40
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.millisecond_counter_29
T_3_21_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g1_5
T_3_21_wire_logic_cluster/lc_5/in_1

T_3_21_wire_logic_cluster/lc_5/out
T_4_21_lc_trk_g0_5
T_4_21_wire_logic_cluster/lc_3/in_0

T_3_21_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_47
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_4/in_0

T_3_21_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_39
T_3_15_sp4_v_t_39
T_2_18_lc_trk_g2_7
T_2_18_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.millisecond_counter_3
T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_3/out
T_3_15_sp4_v_t_46
T_4_19_sp4_h_l_5
T_8_19_sp4_h_l_5
T_12_19_sp4_h_l_1
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.millisecond_counter_30
T_3_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g1_6
T_3_21_wire_logic_cluster/lc_6/in_1

T_3_21_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g0_6
T_4_21_wire_logic_cluster/lc_3/in_3

T_3_21_wire_logic_cluster/lc_6/out
T_3_19_sp4_v_t_41
T_3_15_sp4_v_t_37
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_5/in_0

T_3_21_wire_logic_cluster/lc_6/out
T_3_19_sp4_v_t_41
T_3_15_sp4_v_t_41
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.millisecond_counter_31
T_3_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g1_7
T_3_21_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_20_sp4_v_t_46
T_3_16_sp4_v_t_46
T_2_18_lc_trk_g0_0
T_2_18_wire_logic_cluster/lc_6/in_0

T_3_21_wire_logic_cluster/lc_7/out
T_3_20_sp4_v_t_46
T_3_16_sp4_v_t_46
T_2_18_lc_trk_g2_3
T_2_18_wire_logic_cluster/lc_6/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_20_sp4_v_t_46
T_4_20_sp4_h_l_11
T_7_16_sp4_v_t_40
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.millisecond_counter_4
T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g3_4
T_3_18_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_41
T_4_21_lc_trk_g0_4
T_4_21_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter0.millisecond_counter_5
T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_sp12_h_l_1
T_14_18_sp12_v_t_22
T_14_17_sp4_v_t_46
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.millisecond_counter_6
T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_2_18_sp12_h_l_0
T_13_18_sp12_v_t_23
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.millisecond_counter_7
T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g3_7
T_3_18_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_15_sp4_v_t_38
T_4_19_sp4_h_l_3
T_8_19_sp4_h_l_6
T_12_19_sp4_h_l_2
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.millisecond_counter_8
T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_8
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_41
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_8
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_41
T_13_20_lc_trk_g3_1
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

T_3_19_wire_logic_cluster/lc_0/out
T_3_15_sp12_v_t_23
T_4_27_sp12_h_l_0
T_15_15_sp12_v_t_23
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.millisecond_counter_9
T_3_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_0_19_span12_horz_5
T_11_19_sp12_h_l_1
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_1/out
T_0_19_span12_horz_5
T_11_19_sp12_h_l_1
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_0_19_span12_horz_5
T_11_19_sp12_h_l_1
T_17_19_sp4_h_l_6
T_16_15_sp4_v_t_43
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n10
T_10_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_input_2_1
T_9_18_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n10_adj_2886
T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n10_adj_2908_cascade_
T_13_20_wire_logic_cluster/lc_4/ltout
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n10_adj_2912
T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_44
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n10_adj_2925
T_4_21_wire_logic_cluster/lc_3/out
T_4_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n10_adj_2936_cascade_
T_1_19_wire_logic_cluster/lc_5/ltout
T_1_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n10_adj_2938_cascade_
T_2_19_wire_logic_cluster/lc_5/ltout
T_2_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n10_adj_2942_cascade_
T_4_20_wire_logic_cluster/lc_2/ltout
T_4_20_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n10_adj_2944_cascade_
T_5_18_wire_logic_cluster/lc_3/ltout
T_5_18_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n10_adj_2950_cascade_
T_6_20_wire_logic_cluster/lc_2/ltout
T_6_20_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n10_adj_2953_cascade_
T_5_23_wire_logic_cluster/lc_2/ltout
T_5_23_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n10_adj_2954_cascade_
T_6_23_wire_logic_cluster/lc_4/ltout
T_6_23_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n10_adj_2956
T_6_24_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_input_2_4
T_7_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n10_adj_2960
T_9_24_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g2_6
T_10_23_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n10_adj_2964
T_9_24_wire_logic_cluster/lc_4/out
T_9_25_lc_trk_g0_4
T_9_25_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n11_cascade_
T_6_23_wire_logic_cluster/lc_5/ltout
T_6_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n12
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n12_adj_2949
T_5_23_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g0_0
T_5_22_input_2_6
T_5_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n12_adj_2961
T_10_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n13324
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n13325
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n13326
T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n13_cascade_
T_9_25_wire_logic_cluster/lc_1/ltout
T_9_25_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n14
T_4_21_wire_logic_cluster/lc_0/out
T_0_21_span12_horz_0
T_10_21_sp4_h_l_11
T_13_17_sp4_v_t_40
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n14_adj_2951
T_6_22_wire_logic_cluster/lc_7/out
T_6_17_sp12_v_t_22
T_6_20_lc_trk_g3_2
T_6_20_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n14_adj_2958_cascade_
T_7_24_wire_logic_cluster/lc_4/ltout
T_7_24_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n15_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n16_adj_2888
T_13_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.n16_adj_2955
T_5_23_wire_logic_cluster/lc_3/out
T_6_23_lc_trk_g1_3
T_6_23_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n16_adj_2957_cascade_
T_6_23_wire_logic_cluster/lc_1/ltout
T_6_23_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n16_cascade_
T_9_18_wire_logic_cluster/lc_1/ltout
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n1847
T_6_18_wire_logic_cluster/lc_5/out
T_0_18_span12_horz_6
T_2_18_lc_trk_g1_2
T_2_18_input_2_1
T_2_18_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n1847_cascade_
T_6_18_wire_logic_cluster/lc_5/ltout
T_6_18_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n18_adj_2894_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n18_adj_2959
T_6_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n18_adj_2962
T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n18_adj_2966
T_9_24_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g0_2
T_9_25_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n18_cascade_
T_12_21_wire_logic_cluster/lc_0/ltout
T_12_21_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n19
T_11_18_wire_logic_cluster/lc_4/out
T_12_18_sp12_h_l_0
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n1913
T_2_18_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g0_6
T_2_17_wire_logic_cluster/lc_7/in_1

T_2_18_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g0_6
T_1_19_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n1914
T_2_18_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g0_5
T_2_17_wire_logic_cluster/lc_6/in_1

T_2_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_3/in_0

T_2_18_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n1915
T_2_18_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_5/in_1

T_2_18_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g1_4
T_2_19_wire_logic_cluster/lc_4/in_3

T_2_18_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g1_4
T_1_19_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n1916
T_2_18_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_4/in_1

T_2_18_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_6/in_1

T_2_18_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g1_3
T_1_19_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n1917
T_2_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_3/in_1

T_2_18_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/in_3

T_2_18_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g0_2
T_1_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n1918
T_2_18_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g0_1
T_2_17_wire_logic_cluster/lc_2/in_1

T_2_18_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_wire_logic_cluster/lc_2/in_3

T_2_18_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g0_1
T_1_19_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n1919
T_2_18_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g0_0
T_2_17_wire_logic_cluster/lc_1/in_1

T_2_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g3_0
T_1_18_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g1_0
T_1_19_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n1946
T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_2/in_1

T_1_19_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_36
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_3/in_3

T_1_19_wire_logic_cluster/lc_6/out
T_0_19_span4_horz_17
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_4/in_0

T_1_19_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_36
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_1/in_1

T_1_19_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_36
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_2/in_0

T_1_19_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_36
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_6/in_0

T_1_19_wire_logic_cluster/lc_6/out
T_2_17_sp4_v_t_40
T_2_13_sp4_v_t_45
T_2_17_lc_trk_g1_0
T_2_17_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.n1946_cascade_
T_1_19_wire_logic_cluster/lc_6/ltout
T_1_19_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n1981
T_2_17_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g0_6
T_1_18_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n1982
T_2_17_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_42
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n1983
T_2_17_wire_logic_cluster/lc_4/out
T_2_16_sp4_v_t_40
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n1984
T_2_17_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g0_3
T_1_18_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n1985
T_2_17_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n1986
T_2_17_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g0_1
T_1_18_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n1987
T_2_17_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_40
T_2_18_sp4_v_t_45
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n19_adj_2963_cascade_
T_10_23_wire_logic_cluster/lc_1/ltout
T_10_23_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n2012
T_2_17_wire_logic_cluster/lc_7/out
T_2_12_sp12_v_t_22
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g1_7
T_1_18_input_2_0
T_1_18_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter0.n2013
T_1_18_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g1_3
T_1_17_wire_logic_cluster/lc_7/in_1

T_1_18_wire_logic_cluster/lc_3/out
T_1_17_sp12_v_t_22
T_1_20_lc_trk_g3_2
T_1_20_wire_logic_cluster/lc_6/in_3

T_1_18_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n2014
T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g1_4
T_1_20_wire_logic_cluster/lc_2/in_3

T_2_19_wire_logic_cluster/lc_4/out
T_2_15_sp4_v_t_45
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2014_cascade_
T_2_19_wire_logic_cluster/lc_4/ltout
T_2_19_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n2015
T_1_19_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g1_2
T_1_20_wire_logic_cluster/lc_3/in_0

T_1_19_wire_logic_cluster/lc_2/out
T_2_15_sp4_v_t_40
T_1_17_lc_trk_g1_5
T_1_17_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2015_cascade_
T_1_19_wire_logic_cluster/lc_2/ltout
T_1_19_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n2016
T_1_18_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g1_1
T_1_19_wire_logic_cluster/lc_3/in_3

T_1_18_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g0_1
T_1_17_wire_logic_cluster/lc_4/in_1

T_1_18_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g2_1
T_2_19_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n2017
T_1_18_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_3/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g1_2
T_1_19_wire_logic_cluster/lc_1/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g2_2
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n2018
T_1_18_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g1_6
T_1_17_wire_logic_cluster/lc_2/in_1

T_1_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_5/in_1

T_1_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g2_6
T_2_19_input_2_2
T_2_19_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n2019
T_1_19_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g1_7
T_1_20_wire_logic_cluster/lc_7/in_3

T_1_19_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g1_7
T_2_19_wire_logic_cluster/lc_7/in_3

T_1_19_wire_logic_cluster/lc_7/out
T_1_16_sp4_v_t_38
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2045
T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_3/in_3

T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_2/in_0

T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_0/in_0

T_2_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g2_6
T_1_19_wire_logic_cluster/lc_1/in_3

T_2_19_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g3_6
T_1_18_wire_logic_cluster/lc_0/in_1

T_2_19_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g0_6
T_1_20_wire_logic_cluster/lc_6/in_0

T_2_19_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g0_6
T_1_20_wire_logic_cluster/lc_2/in_0

T_2_19_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g0_6
T_1_20_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n2045_cascade_
T_2_19_wire_logic_cluster/lc_6/ltout
T_2_19_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n2080
T_1_17_wire_logic_cluster/lc_7/out
T_1_12_sp12_v_t_22
T_1_20_lc_trk_g2_1
T_1_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2081
T_1_17_wire_logic_cluster/lc_6/out
T_1_11_sp12_v_t_23
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2082
T_1_17_wire_logic_cluster/lc_5/out
T_1_10_sp12_v_t_22
T_1_20_lc_trk_g3_5
T_1_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2083
T_1_17_wire_logic_cluster/lc_4/out
T_2_15_sp4_v_t_36
T_2_19_lc_trk_g1_1
T_2_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2084
T_1_17_wire_logic_cluster/lc_3/out
T_1_16_sp12_v_t_22
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2085
T_1_17_wire_logic_cluster/lc_2/out
T_2_16_sp4_v_t_37
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n2086
T_1_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_46
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2087
T_1_17_wire_logic_cluster/lc_0/out
T_2_15_sp4_v_t_44
T_2_19_lc_trk_g0_1
T_2_19_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n20_adj_2965
T_9_24_wire_logic_cluster/lc_5/out
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n20_cascade_
T_10_19_wire_logic_cluster/lc_4/ltout
T_10_19_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n2111
T_1_18_wire_logic_cluster/lc_0/out
T_1_14_sp12_v_t_23
T_1_20_lc_trk_g2_4
T_1_20_input_2_0
T_1_20_wire_logic_cluster/lc_0/in_2

T_1_18_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_36
T_2_18_sp4_v_t_36
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_1/in_0

T_1_18_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_36
T_2_18_sp4_v_t_36
T_2_21_lc_trk_g0_4
T_2_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2112
T_1_20_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g3_6
T_1_20_wire_logic_cluster/lc_0/in_1

T_1_20_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g2_6
T_2_21_wire_logic_cluster/lc_0/in_0

T_1_20_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g3_6
T_2_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2113
T_1_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/in_0

T_1_20_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_45
T_2_20_lc_trk_g0_5
T_2_20_wire_logic_cluster/lc_7/in_0

T_1_20_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_45
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2114
T_1_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_13
T_2_20_lc_trk_g1_1
T_2_20_wire_logic_cluster/lc_6/in_0

T_1_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_13
T_2_20_lc_trk_g0_1
T_2_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2114_cascade_
T_1_20_wire_logic_cluster/lc_3/ltout
T_1_20_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n2115
T_2_19_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g0_3
T_2_20_wire_logic_cluster/lc_5/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_5/in_1

T_2_19_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g1_3
T_1_20_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n2116
T_1_19_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g1_1
T_1_20_wire_logic_cluster/lc_5/in_1

T_1_19_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g3_1
T_2_20_wire_logic_cluster/lc_4/in_0

T_1_19_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g2_1
T_2_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2117
T_2_19_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g1_2
T_2_20_wire_logic_cluster/lc_3/in_0

T_2_19_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g0_2
T_2_20_wire_logic_cluster/lc_3/in_1

T_2_19_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g0_2
T_1_20_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.n2118
T_2_19_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g3_7
T_2_19_wire_logic_cluster/lc_1/in_3

T_2_19_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g1_7
T_2_20_wire_logic_cluster/lc_2/in_0

T_2_19_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g0_7
T_2_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2119
T_2_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_1/in_0

T_2_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g0_0
T_2_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2119_cascade_
T_2_19_wire_logic_cluster/lc_0/ltout
T_2_19_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n2144
T_1_20_wire_logic_cluster/lc_0/out
T_0_20_span4_horz_21
T_2_20_lc_trk_g2_5
T_2_20_input_2_1
T_2_20_wire_logic_cluster/lc_1/in_2

T_1_20_wire_logic_cluster/lc_0/out
T_0_20_span4_horz_21
T_2_20_lc_trk_g2_5
T_2_20_input_2_7
T_2_20_wire_logic_cluster/lc_7/in_2

T_1_20_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g2_0
T_2_21_input_2_0
T_2_21_wire_logic_cluster/lc_0/in_2

T_1_20_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g3_0
T_2_21_input_2_1
T_2_21_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n2144_cascade_
T_1_20_wire_logic_cluster/lc_0/ltout
T_1_20_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n21754
T_4_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n21757
T_4_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n21760
T_4_14_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n21773
T_4_14_wire_logic_cluster/lc_4/out
T_5_14_sp12_h_l_0
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.n21842
T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_6_14_lc_trk_g3_2
T_6_14_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n21845
T_4_14_wire_logic_cluster/lc_6/out
T_4_14_sp4_h_l_1
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n21848
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_3
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n21851
T_4_15_wire_logic_cluster/lc_0/out
T_0_15_span12_horz_0
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n21854
T_4_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g0_1
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n21857
T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n21860
T_4_15_wire_logic_cluster/lc_3/out
T_5_15_sp4_h_l_6
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n21863
T_4_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n21866
T_4_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_10
T_6_15_lc_trk_g3_2
T_6_15_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n21869
T_4_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n21872
T_4_15_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n21_cascade_
T_13_20_wire_logic_cluster/lc_5/ltout
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n22
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n2210
T_2_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_43
T_4_18_sp4_h_l_6
T_4_18_lc_trk_g0_3
T_4_18_input_2_3
T_4_18_wire_logic_cluster/lc_3/in_2

T_2_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_43
T_4_18_sp4_h_l_11
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_2/in_0

T_2_21_wire_logic_cluster/lc_1/out
T_3_18_sp4_v_t_43
T_4_18_sp4_h_l_6
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2211
T_2_21_wire_logic_cluster/lc_0/out
T_2_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_3/in_0

T_2_21_wire_logic_cluster/lc_0/out
T_2_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_1/in_0

T_2_21_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_41
T_4_18_sp4_h_l_4
T_4_18_lc_trk_g1_1
T_4_18_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2212
T_2_20_wire_logic_cluster/lc_7/out
T_2_18_sp4_v_t_43
T_3_18_sp4_h_l_6
T_4_18_lc_trk_g2_6
T_4_18_wire_logic_cluster/lc_3/in_1

T_2_20_wire_logic_cluster/lc_7/out
T_2_18_sp4_v_t_43
T_3_18_sp4_h_l_6
T_4_18_lc_trk_g2_6
T_4_18_wire_logic_cluster/lc_0/in_0

T_2_20_wire_logic_cluster/lc_7/out
T_2_18_sp4_v_t_43
T_3_18_sp4_h_l_6
T_4_18_lc_trk_g3_6
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2213
T_2_20_wire_logic_cluster/lc_6/out
T_2_20_sp4_h_l_1
T_5_16_sp4_v_t_36
T_4_18_lc_trk_g0_1
T_4_18_wire_logic_cluster/lc_3/in_0

T_2_20_wire_logic_cluster/lc_6/out
T_2_20_sp4_h_l_1
T_5_16_sp4_v_t_42
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_7/in_0

T_2_20_wire_logic_cluster/lc_6/out
T_2_20_sp4_h_l_1
T_5_16_sp4_v_t_36
T_4_17_lc_trk_g2_4
T_4_17_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2214
T_2_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_10
T_4_20_lc_trk_g3_2
T_4_20_wire_logic_cluster/lc_2/in_3

T_2_20_wire_logic_cluster/lc_5/out
T_0_20_span4_horz_2
T_4_16_sp4_v_t_39
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_6/in_0

T_2_20_wire_logic_cluster/lc_5/out
T_0_20_span4_horz_2
T_4_16_sp4_v_t_39
T_4_17_lc_trk_g2_7
T_4_17_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2215
T_2_20_wire_logic_cluster/lc_4/out
T_0_20_span12_horz_12
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_3/in_3

T_2_20_wire_logic_cluster/lc_4/out
T_0_20_span4_horz_0
T_4_16_sp4_v_t_37
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_5/in_0

T_2_20_wire_logic_cluster/lc_4/out
T_0_20_span4_horz_0
T_4_16_sp4_v_t_37
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2216
T_2_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_6
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_3/in_1

T_2_20_wire_logic_cluster/lc_3/out
T_2_17_sp4_v_t_46
T_3_17_sp4_h_l_11
T_4_17_lc_trk_g3_3
T_4_17_wire_logic_cluster/lc_4/in_0

T_2_20_wire_logic_cluster/lc_3/out
T_2_17_sp4_v_t_46
T_3_17_sp4_h_l_11
T_4_17_lc_trk_g2_3
T_4_17_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2217
T_2_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_9
T_4_20_lc_trk_g3_4
T_4_20_wire_logic_cluster/lc_2/in_1

T_2_20_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_44
T_3_17_sp4_h_l_9
T_4_17_lc_trk_g2_1
T_4_17_wire_logic_cluster/lc_3/in_0

T_2_20_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_44
T_3_17_sp4_h_l_9
T_4_17_lc_trk_g3_1
T_4_17_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2218
T_2_20_wire_logic_cluster/lc_1/out
T_3_20_sp4_h_l_2
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_2/in_0

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_17_sp4_h_l_0
T_4_17_lc_trk_g2_0
T_4_17_wire_logic_cluster/lc_2/in_0

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_17_sp4_h_l_0
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2219
T_2_20_wire_logic_cluster/lc_0/out
T_0_20_span12_horz_4
T_4_20_lc_trk_g1_4
T_4_20_wire_logic_cluster/lc_1/in_0

T_2_20_wire_logic_cluster/lc_0/out
T_3_17_sp4_v_t_41
T_4_17_sp4_h_l_9
T_4_17_lc_trk_g1_4
T_4_17_wire_logic_cluster/lc_1/in_0

T_2_20_wire_logic_cluster/lc_0/out
T_3_17_sp4_v_t_41
T_3_13_sp4_v_t_37
T_4_17_sp4_h_l_6
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2243
T_4_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_4/in_0

T_4_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_input_2_0
T_4_18_wire_logic_cluster/lc_0/in_2

T_4_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g2_3
T_4_18_input_2_1
T_4_18_wire_logic_cluster/lc_1/in_2

T_4_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_input_2_2
T_4_18_wire_logic_cluster/lc_2/in_2

T_4_18_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_input_2_1
T_4_17_wire_logic_cluster/lc_1/in_2

T_4_18_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n22518
T_4_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n22_adj_2885
T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g0_6
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n22_adj_2967_cascade_
T_9_25_wire_logic_cluster/lc_2/ltout
T_9_25_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n2309
T_4_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_1/in_3

T_4_18_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_37
T_5_20_lc_trk_g0_5
T_5_20_wire_logic_cluster/lc_3/in_0

T_4_18_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_37
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2310
T_4_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_2/in_1

T_4_18_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_46
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_2/in_0

T_4_18_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_46
T_5_20_lc_trk_g0_3
T_5_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2311
T_4_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g1_0
T_5_18_wire_logic_cluster/lc_2/in_3

T_4_18_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_44
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_1/in_0

T_4_18_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_44
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2312
T_4_17_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_1/in_1

T_4_17_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_47
T_5_20_lc_trk_g0_2
T_5_20_wire_logic_cluster/lc_0/in_0

T_4_17_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_47
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2313
T_4_17_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_40
T_5_19_lc_trk_g0_5
T_5_19_wire_logic_cluster/lc_7/in_0

T_4_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_40
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2314
T_4_17_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g2_5
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

T_4_17_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_38
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_6/in_0

T_4_17_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_38
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2315
T_4_17_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_5
T_5_17_sp4_v_t_47
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_5/in_0

T_4_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_5
T_5_17_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2316
T_4_17_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_4/in_0

T_4_17_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_39
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_4/in_0

T_4_17_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_39
T_5_19_lc_trk_g0_7
T_5_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2317
T_4_17_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_3/in_1

T_4_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_1
T_5_17_sp4_v_t_36
T_5_19_lc_trk_g2_1
T_5_19_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_1
T_5_17_sp4_v_t_36
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2318
T_4_17_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_1/out
T_5_14_sp4_v_t_43
T_5_18_sp4_v_t_39
T_5_19_lc_trk_g3_7
T_5_19_wire_logic_cluster/lc_2/in_0

T_4_17_wire_logic_cluster/lc_1/out
T_5_14_sp4_v_t_43
T_5_18_sp4_v_t_39
T_5_19_lc_trk_g2_7
T_5_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2319
T_4_17_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_7/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_44
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_1/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_44
T_5_19_lc_trk_g1_1
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2342
T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_0/in_3

T_5_18_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_input_2_1
T_5_19_wire_logic_cluster/lc_1/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_input_2_7
T_5_19_wire_logic_cluster/lc_7/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_16_sp12_v_t_23
T_5_20_lc_trk_g2_0
T_5_20_input_2_0
T_5_20_wire_logic_cluster/lc_0/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_16_sp12_v_t_23
T_5_20_lc_trk_g3_0
T_5_20_input_2_1
T_5_20_wire_logic_cluster/lc_1/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_16_sp12_v_t_23
T_5_20_lc_trk_g2_0
T_5_20_input_2_2
T_5_20_wire_logic_cluster/lc_2/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_16_sp12_v_t_23
T_5_20_lc_trk_g3_0
T_5_20_input_2_3
T_5_20_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n24
T_9_18_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n2408
T_5_20_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_38
T_5_22_lc_trk_g0_6
T_5_22_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_38
T_5_22_lc_trk_g1_6
T_5_22_wire_logic_cluster/lc_4/in_1

T_5_20_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_38
T_5_23_lc_trk_g1_3
T_5_23_input_2_0
T_5_23_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter0.n2409
T_5_20_wire_logic_cluster/lc_2/out
T_5_19_sp4_v_t_36
T_5_22_lc_trk_g1_4
T_5_22_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_19_sp4_v_t_36
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_3/in_1

T_5_20_wire_logic_cluster/lc_2/out
T_5_19_sp4_v_t_36
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2410
T_5_20_wire_logic_cluster/lc_1/out
T_6_18_sp4_v_t_46
T_5_22_lc_trk_g2_3
T_5_22_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_1/out
T_6_18_sp4_v_t_46
T_3_22_sp4_h_l_4
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_2/in_0

T_5_20_wire_logic_cluster/lc_1/out
T_6_18_sp4_v_t_46
T_5_22_lc_trk_g2_3
T_5_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2411
T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_5_22_lc_trk_g1_0
T_5_22_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_6_22_sp4_h_l_2
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/in_1

T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_5_22_sp4_v_t_46
T_5_23_lc_trk_g3_6
T_5_23_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n2412
T_5_19_wire_logic_cluster/lc_7/out
T_6_18_sp4_v_t_47
T_5_22_lc_trk_g2_2
T_5_22_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_6_18_sp4_v_t_47
T_5_22_lc_trk_g2_2
T_5_22_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_5_14_sp12_v_t_22
T_5_22_lc_trk_g2_1
T_5_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2413
T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_5_21_lc_trk_g1_4
T_5_21_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_44
T_5_22_lc_trk_g0_1
T_5_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2414
T_5_19_wire_logic_cluster/lc_5/out
T_6_17_sp4_v_t_38
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_6_17_sp4_v_t_38
T_7_21_sp4_h_l_9
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n2415
T_5_19_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_40
T_5_21_lc_trk_g1_0
T_5_21_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_40
T_5_21_lc_trk_g0_0
T_5_21_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_6_17_sp4_v_t_36
T_7_21_sp4_h_l_1
T_10_21_sp4_v_t_36
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.n2416
T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_5_19_sp4_v_t_44
T_6_23_sp4_h_l_3
T_10_23_sp4_h_l_3
T_10_23_lc_trk_g1_6
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n2417
T_5_19_wire_logic_cluster/lc_2/out
T_5_17_sp12_v_t_23
T_5_21_lc_trk_g3_0
T_5_21_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_2/out
T_5_17_sp12_v_t_23
T_5_21_lc_trk_g2_0
T_5_21_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_2/out
T_6_19_sp4_h_l_4
T_9_19_sp4_v_t_44
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n2418
T_5_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g0_1
T_6_19_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_1/out
T_5_16_sp12_v_t_22
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_1/out
T_5_16_sp12_v_t_22
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2419
T_5_19_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g0_0
T_6_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_44
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_44
T_3_21_sp4_h_l_2
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2441
T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g2_6
T_5_22_input_2_0
T_5_22_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_input_2_1
T_5_22_wire_logic_cluster/lc_1/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g2_6
T_5_22_input_2_2
T_5_22_wire_logic_cluster/lc_2/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_input_2_3
T_5_22_wire_logic_cluster/lc_3/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g2_6
T_5_22_input_2_4
T_5_22_wire_logic_cluster/lc_4/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g1_6
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g1_6
T_5_21_input_2_7
T_5_21_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n24_adj_2884
T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n24_adj_2889
T_13_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n25
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n2507
T_5_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g1_4
T_6_22_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g0_4
T_6_22_wire_logic_cluster/lc_5/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_44
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.n2508
T_5_22_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g0_3
T_6_22_wire_logic_cluster/lc_4/in_1

T_5_22_wire_logic_cluster/lc_3/out
T_6_19_sp4_v_t_47
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2509
T_5_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g1_2
T_6_22_input_2_7
T_6_22_wire_logic_cluster/lc_7/in_2

T_5_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g1_2
T_6_22_wire_logic_cluster/lc_3/in_0

T_5_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g0_2
T_6_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2510
T_5_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g1_1
T_6_22_wire_logic_cluster/lc_2/in_0

T_5_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_2/in_1

T_5_22_wire_logic_cluster/lc_1/out
T_4_22_sp4_h_l_10
T_7_18_sp4_v_t_41
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n2511
T_5_22_wire_logic_cluster/lc_0/out
T_4_22_sp4_h_l_8
T_6_22_lc_trk_g2_5
T_6_22_wire_logic_cluster/lc_7/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_4_22_sp4_h_l_8
T_6_22_lc_trk_g2_5
T_6_22_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g0_0
T_6_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2512
T_5_21_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g3_7
T_6_22_wire_logic_cluster/lc_7/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g3_7
T_6_22_wire_logic_cluster/lc_0/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g2_7
T_6_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2513
T_5_21_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_7/in_0

T_5_21_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g0_6
T_6_21_wire_logic_cluster/lc_7/in_1

T_5_21_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n2514
T_5_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_wire_logic_cluster/lc_6/in_0

T_5_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g0_5
T_6_21_wire_logic_cluster/lc_6/in_1

T_5_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g2_5
T_6_20_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n2515
T_5_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_5/in_0

T_5_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g0_4
T_6_21_wire_logic_cluster/lc_5/in_1

T_5_21_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n2516
T_5_21_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_4/in_0

T_5_21_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g0_3
T_6_21_wire_logic_cluster/lc_4/in_1

T_5_21_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g3_3
T_6_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2517
T_5_21_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g1_2
T_6_21_wire_logic_cluster/lc_3/in_0

T_5_21_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_3/in_1

T_5_21_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n2518
T_5_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_2/in_0

T_5_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g0_1
T_6_21_wire_logic_cluster/lc_2/in_1

T_5_21_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g2_1
T_6_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2519
T_5_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_1/in_0

T_5_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g0_0
T_6_21_wire_logic_cluster/lc_1/in_1

T_5_21_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n2540
T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_21_lc_trk_g2_7
T_6_21_input_2_1
T_6_21_wire_logic_cluster/lc_1/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_21_lc_trk_g2_7
T_6_21_input_2_7
T_6_21_wire_logic_cluster/lc_7/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g2_4
T_6_22_input_2_0
T_6_22_wire_logic_cluster/lc_0/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g3_4
T_6_22_input_2_1
T_6_22_wire_logic_cluster/lc_1/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g2_4
T_6_22_input_2_2
T_6_22_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g3_4
T_6_22_input_2_3
T_6_22_wire_logic_cluster/lc_3/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g2_4
T_6_22_input_2_4
T_6_22_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g3_4
T_6_22_input_2_5
T_6_22_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n2540_cascade_
T_6_20_wire_logic_cluster/lc_4/ltout
T_6_20_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n2583
T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_input_2_1
T_5_16_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_input_2_3
T_5_16_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_input_2_5
T_5_16_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_input_2_7
T_5_16_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_input_2_5
T_5_15_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_15_lc_trk_g3_6
T_5_15_input_2_7
T_5_15_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_input_2_4
T_5_14_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_14_lc_trk_g3_3
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g0_6
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_10_17_sp4_h_l_1
T_6_17_sp4_h_l_1
T_5_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n25_adj_2917
T_13_22_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g2_5
T_12_21_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n25_adj_2921
T_6_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n26
T_12_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2606_adj_2922
T_6_22_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2607_adj_2923
T_6_22_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g1_4
T_6_23_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g2_4
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2608_adj_2924
T_6_22_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g0_3
T_5_23_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g2_3
T_7_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2609_adj_2926
T_6_22_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g0_2
T_5_23_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g3_2
T_7_23_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2610_adj_2927
T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g1_1
T_5_23_wire_logic_cluster/lc_3/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2611_adj_2928
T_6_22_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g1_0
T_5_23_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g3_0
T_7_23_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g2_0
T_7_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2612_adj_2929
T_6_21_wire_logic_cluster/lc_7/out
T_6_19_sp4_v_t_43
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_2/in_1

T_6_21_wire_logic_cluster/lc_7/out
T_6_19_sp4_v_t_43
T_7_23_sp4_h_l_6
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_0/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_6_19_sp4_v_t_43
T_7_23_sp4_h_l_6
T_7_23_lc_trk_g0_3
T_7_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2613_adj_2930
T_6_21_wire_logic_cluster/lc_6/out
T_6_15_sp12_v_t_23
T_6_23_lc_trk_g3_0
T_6_23_wire_logic_cluster/lc_6/in_1

T_6_21_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g3_6
T_7_22_wire_logic_cluster/lc_7/in_0

T_6_21_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_37
T_7_22_lc_trk_g0_0
T_7_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2614_adj_2931
T_6_21_wire_logic_cluster/lc_5/out
T_6_20_sp4_v_t_42
T_6_23_lc_trk_g0_2
T_6_23_wire_logic_cluster/lc_4/in_0

T_6_21_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g3_5
T_7_22_wire_logic_cluster/lc_6/in_0

T_6_21_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g2_5
T_7_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2615_adj_2932
T_6_21_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_37
T_6_23_lc_trk_g1_0
T_6_23_wire_logic_cluster/lc_5/in_0

T_6_21_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_5/in_0

T_6_21_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g2_4
T_7_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2616_adj_2933
T_6_21_wire_logic_cluster/lc_3/out
T_6_20_sp12_v_t_22
T_6_23_lc_trk_g2_2
T_6_23_wire_logic_cluster/lc_5/in_1

T_6_21_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g3_3
T_7_22_wire_logic_cluster/lc_4/in_0

T_6_21_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g2_3
T_7_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2617_adj_2934
T_6_21_wire_logic_cluster/lc_2/out
T_6_20_sp4_v_t_36
T_6_23_lc_trk_g0_4
T_6_23_input_2_4
T_6_23_wire_logic_cluster/lc_4/in_2

T_6_21_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_3/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2618_adj_2935
T_6_21_wire_logic_cluster/lc_1/out
T_6_18_sp12_v_t_22
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_4/in_1

T_6_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_2/in_0

T_6_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2619_adj_2937
T_6_21_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g1_0
T_6_22_wire_logic_cluster/lc_6/in_3

T_6_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g3_0
T_7_22_wire_logic_cluster/lc_1/in_0

T_6_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g2_0
T_7_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2639
T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g0_6
T_7_23_input_2_0
T_7_23_wire_logic_cluster/lc_0/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_input_2_1
T_7_23_wire_logic_cluster/lc_1/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g0_6
T_7_23_input_2_2
T_7_23_wire_logic_cluster/lc_2/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_input_2_3
T_7_23_wire_logic_cluster/lc_3/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g0_6
T_7_23_input_2_4
T_7_23_wire_logic_cluster/lc_4/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_input_2_5
T_7_23_wire_logic_cluster/lc_5/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g0_6
T_7_23_input_2_6
T_7_23_wire_logic_cluster/lc_6/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_8_22_sp4_h_l_8
T_7_22_lc_trk_g1_0
T_7_22_input_2_1
T_7_22_wire_logic_cluster/lc_1/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_8_22_sp4_h_l_8
T_7_22_lc_trk_g1_0
T_7_22_input_2_7
T_7_22_wire_logic_cluster/lc_7/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_45
T_8_22_sp4_h_l_8
T_12_22_sp4_h_l_4
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n26_adj_2887_cascade_
T_14_18_wire_logic_cluster/lc_2/ltout
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n26_adj_2893_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n26_adj_2915_cascade_
T_12_21_wire_logic_cluster/lc_5/ltout
T_12_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n26_adj_2919
T_6_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n27
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n2705
T_7_23_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g2_6
T_6_23_wire_logic_cluster/lc_1/in_1

T_7_23_wire_logic_cluster/lc_6/out
T_8_22_sp4_v_t_45
T_9_22_sp4_h_l_8
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_7/in_0

T_7_23_wire_logic_cluster/lc_6/out
T_8_22_sp4_v_t_45
T_9_22_sp4_h_l_8
T_10_22_lc_trk_g2_0
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2706
T_7_23_wire_logic_cluster/lc_5/out
T_7_24_lc_trk_g1_5
T_7_24_wire_logic_cluster/lc_5/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_43
T_9_22_sp4_h_l_6
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_6/in_0

T_7_23_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_43
T_9_22_sp4_h_l_6
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2707
T_7_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g3_4
T_6_23_input_2_1
T_6_23_wire_logic_cluster/lc_1/in_2

T_7_23_wire_logic_cluster/lc_4/out
T_8_22_sp4_v_t_41
T_9_22_sp4_h_l_9
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_5/in_0

T_7_23_wire_logic_cluster/lc_4/out
T_8_22_sp4_v_t_41
T_9_22_sp4_h_l_9
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2708
T_7_23_wire_logic_cluster/lc_3/out
T_6_23_lc_trk_g2_3
T_6_23_wire_logic_cluster/lc_2/in_3

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_10_19_sp4_v_t_40
T_10_22_lc_trk_g0_0
T_10_22_wire_logic_cluster/lc_4/in_0

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_10_19_sp4_v_t_40
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2709
T_7_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g3_2
T_6_23_wire_logic_cluster/lc_1/in_0

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_8_22_sp4_h_l_6
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_3/in_0

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_8_22_sp4_h_l_6
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2710
T_7_23_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g0_1
T_7_24_wire_logic_cluster/lc_5/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_2
T_11_19_sp4_v_t_45
T_10_22_lc_trk_g3_5
T_10_22_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_2
T_11_19_sp4_v_t_39
T_10_22_lc_trk_g2_7
T_10_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2711
T_7_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g2_0
T_6_23_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_8_23_sp4_h_l_0
T_11_19_sp4_v_t_37
T_10_22_lc_trk_g2_5
T_10_22_wire_logic_cluster/lc_1/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_7_23_sp4_h_l_5
T_10_19_sp4_v_t_46
T_10_22_lc_trk_g0_6
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2712
T_7_22_wire_logic_cluster/lc_7/out
T_7_17_sp12_v_t_22
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_4/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_10_22_lc_trk_g0_5
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2713
T_7_22_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g0_6
T_6_23_wire_logic_cluster/lc_1/in_3

T_7_22_wire_logic_cluster/lc_6/out
T_8_21_sp4_v_t_45
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_21_sp4_v_t_45
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2714
T_7_22_wire_logic_cluster/lc_5/out
T_7_20_sp4_v_t_39
T_6_24_lc_trk_g1_2
T_6_24_wire_logic_cluster/lc_2/in_3

T_7_22_wire_logic_cluster/lc_5/out
T_7_21_sp4_v_t_42
T_8_21_sp4_h_l_7
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_6/in_0

T_7_22_wire_logic_cluster/lc_5/out
T_7_21_sp4_v_t_42
T_8_21_sp4_h_l_7
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2715
T_7_22_wire_logic_cluster/lc_4/out
T_7_14_sp12_v_t_23
T_7_24_lc_trk_g3_4
T_7_24_wire_logic_cluster/lc_4/in_1

T_7_22_wire_logic_cluster/lc_4/out
T_8_21_sp4_v_t_41
T_9_21_sp4_h_l_9
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_4/out
T_8_21_sp4_v_t_41
T_9_21_sp4_h_l_9
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2716
T_7_22_wire_logic_cluster/lc_3/out
T_7_21_sp4_v_t_38
T_7_24_lc_trk_g0_6
T_7_24_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_21_sp4_v_t_38
T_8_21_sp4_h_l_3
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_21_sp4_v_t_38
T_8_21_sp4_h_l_3
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2717
T_7_22_wire_logic_cluster/lc_2/out
T_7_21_sp4_v_t_36
T_6_24_lc_trk_g2_4
T_6_24_input_2_2
T_6_24_wire_logic_cluster/lc_2/in_2

T_7_22_wire_logic_cluster/lc_2/out
T_7_21_sp4_v_t_36
T_8_21_sp4_h_l_6
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_2/out
T_7_21_sp4_v_t_36
T_8_21_sp4_h_l_6
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2718
T_7_22_wire_logic_cluster/lc_1/out
T_7_22_sp4_h_l_7
T_6_22_sp4_v_t_36
T_6_24_lc_trk_g2_1
T_6_24_wire_logic_cluster/lc_2/in_1

T_7_22_wire_logic_cluster/lc_1/out
T_7_22_sp4_h_l_7
T_10_18_sp4_v_t_36
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_1/out
T_7_22_sp4_h_l_7
T_10_18_sp4_v_t_36
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2719
T_7_22_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g0_0
T_7_23_wire_logic_cluster/lc_7/in_1

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_10_18_sp4_v_t_46
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_10_18_sp4_v_t_46
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2738
T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_22_lc_trk_g1_2
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_22_lc_trk_g1_2
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_input_2_4
T_10_22_wire_logic_cluster/lc_4/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_22_lc_trk_g1_2
T_10_22_input_2_5
T_10_22_wire_logic_cluster/lc_5/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_22_lc_trk_g1_2
T_10_22_input_2_7
T_10_22_wire_logic_cluster/lc_7/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_21_lc_trk_g2_7
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_21_lc_trk_g2_7
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_8_22_sp4_h_l_2
T_11_18_sp4_v_t_39
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n27_adj_2898_cascade_
T_17_20_wire_logic_cluster/lc_0/ltout
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n27_adj_2916
T_13_23_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_45
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n27_adj_2920
T_4_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_9
T_7_12_sp4_v_t_44
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2804
T_10_22_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g0_7
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_10_22_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_43
T_7_24_sp4_h_l_11
T_9_24_lc_trk_g2_6
T_9_24_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_43
T_7_24_sp4_h_l_11
T_9_24_lc_trk_g3_6
T_9_24_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2805
T_10_22_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g0_6
T_10_23_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_7/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2806
T_10_22_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_2/in_1

T_10_22_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g0_5
T_9_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2807
T_10_22_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g1_4
T_9_23_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2808
T_10_22_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g0_3
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2809
T_10_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g1_2
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

T_10_22_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_3/in_0

T_10_22_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2810
T_10_22_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g0_1
T_9_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2811
T_10_22_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g0_0
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_10_22_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g1_0
T_9_23_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g0_0
T_9_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2812
T_10_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_47
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_0/in_0

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2813
T_10_21_wire_logic_cluster/lc_6/out
T_10_15_sp12_v_t_23
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g0_6
T_9_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2814
T_10_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_6/in_0

T_10_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g0_5
T_9_22_wire_logic_cluster/lc_6/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_10_20_sp4_v_t_42
T_9_24_lc_trk_g1_7
T_9_24_input_2_6
T_9_24_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n2815
T_10_21_wire_logic_cluster/lc_4/out
T_10_13_sp12_v_t_23
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_5/in_0

T_10_21_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2816
T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp12_v_t_22
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_4/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2817
T_10_21_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_36
T_9_24_lc_trk_g1_1
T_9_24_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n2818
T_10_21_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g1_1
T_9_22_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g0_1
T_9_22_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_18_sp12_v_t_22
T_10_21_sp4_v_t_42
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n2819
T_10_21_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_wire_logic_cluster/lc_1/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_10_17_sp12_v_t_23
T_10_24_lc_trk_g3_3
T_10_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2837
T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_input_2_1
T_9_23_wire_logic_cluster/lc_1/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_input_2_3
T_9_23_wire_logic_cluster/lc_3/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_input_2_5
T_9_23_wire_logic_cluster/lc_5/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g0_2
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_input_2_1
T_9_22_wire_logic_cluster/lc_1/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_40
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n28_adj_2892
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n28_adj_2897
T_16_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n28_adj_2906
T_13_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n28_adj_2914
T_4_21_wire_logic_cluster/lc_5/out
T_4_21_sp12_h_l_1
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n28_adj_2918
T_6_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n28_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n29
T_17_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2903
T_9_24_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g1_0
T_9_25_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_0/out
T_9_12_sp12_v_t_23
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_1/in_0

T_9_24_wire_logic_cluster/lc_0/out
T_9_12_sp12_v_t_23
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2904
T_9_23_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_2/in_3

T_9_23_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_38
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_0/in_0

T_9_23_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_38
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n2905
T_9_23_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g1_6
T_9_24_input_2_5
T_9_24_wire_logic_cluster/lc_5/in_2

T_9_23_wire_logic_cluster/lc_6/out
T_9_17_sp12_v_t_23
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_7/in_0

T_9_23_wire_logic_cluster/lc_6/out
T_9_17_sp12_v_t_23
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2906
T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_9_25_lc_trk_g1_2
T_9_25_wire_logic_cluster/lc_1/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_9_18_sp4_v_t_42
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_6/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_9_18_sp4_v_t_47
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2907
T_9_23_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_5/in_1

T_9_23_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_44
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_37
T_9_17_sp4_v_t_45
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2908
T_9_23_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_3/out
T_9_14_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_4/in_0

T_9_23_wire_logic_cluster/lc_3/out
T_9_14_sp12_v_t_22
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2909
T_9_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_37
T_9_25_lc_trk_g2_5
T_9_25_wire_logic_cluster/lc_3/in_0

T_9_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_37
T_10_18_sp4_v_t_45
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_3/in_0

T_9_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_37
T_10_18_sp4_v_t_45
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2910
T_9_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g0_1
T_9_24_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_1/out
T_9_12_sp12_v_t_22
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_1/out
T_9_12_sp12_v_t_22
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2911
T_9_23_wire_logic_cluster/lc_0/out
T_9_19_sp12_v_t_23
T_9_25_lc_trk_g2_4
T_9_25_wire_logic_cluster/lc_3/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_19_sp12_v_t_23
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_1/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_19_sp12_v_t_23
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2912
T_9_22_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_0/in_0

T_9_22_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_38
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_7/out
T_9_17_sp12_v_t_22
T_9_25_lc_trk_g2_1
T_9_25_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2913
T_9_22_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_40
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_5/in_3

T_9_22_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_40
T_10_16_sp4_v_t_40
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_6/out
T_9_16_sp12_v_t_23
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n2914
T_9_22_wire_logic_cluster/lc_5/out
T_10_21_sp4_v_t_43
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_5/out
T_10_21_sp4_v_t_43
T_10_17_sp4_v_t_43
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_6/in_0

T_9_22_wire_logic_cluster/lc_5/out
T_10_21_sp4_v_t_43
T_10_17_sp4_v_t_43
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n2915
T_9_22_wire_logic_cluster/lc_4/out
T_9_14_sp12_v_t_23
T_9_25_lc_trk_g2_3
T_9_25_input_2_1
T_9_25_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_4/out
T_9_14_sp12_v_t_23
T_9_16_sp4_v_t_43
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_4/out
T_9_14_sp12_v_t_23
T_9_16_sp4_v_t_43
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n2916
T_9_22_wire_logic_cluster/lc_3/out
T_9_21_sp12_v_t_22
T_9_25_lc_trk_g3_1
T_9_25_wire_logic_cluster/lc_1/in_3

T_9_22_wire_logic_cluster/lc_3/out
T_9_21_sp12_v_t_22
T_9_9_sp12_v_t_22
T_9_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_3/out
T_9_21_sp12_v_t_22
T_9_9_sp12_v_t_22
T_9_18_sp4_v_t_36
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n2917
T_9_22_wire_logic_cluster/lc_2/out
T_9_20_sp12_v_t_23
T_9_24_lc_trk_g2_0
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_9_20_sp12_v_t_23
T_9_8_sp12_v_t_23
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_41
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n2918
T_9_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_47
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_47
T_9_16_sp4_v_t_36
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_2/in_0

T_9_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_47
T_9_16_sp4_v_t_36
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n2919
T_9_22_wire_logic_cluster/lc_0/out
T_9_18_sp12_v_t_23
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_7/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_9_18_sp12_v_t_23
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_18_sp12_v_t_23
T_9_19_lc_trk_g3_7
T_9_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n2936
T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_21_lc_trk_g0_2
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_21_lc_trk_g1_2
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_20_lc_trk_g1_3
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_20_lc_trk_g0_7
T_9_20_input_2_1
T_9_20_wire_logic_cluster/lc_1/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_20_lc_trk_g1_3
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_20_lc_trk_g0_7
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_20_lc_trk_g1_3
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_20_lc_trk_g0_7
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_20_lc_trk_g1_3
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_20_lc_trk_g0_7
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_19_lc_trk_g3_2
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_43
T_9_17_sp4_v_t_39
T_9_19_lc_trk_g3_2
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_10_22_sp4_v_t_47
T_10_18_sp4_v_t_47
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n30
T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n3002
T_9_21_wire_logic_cluster/lc_1/out
T_5_21_sp12_h_l_1
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_1/out
T_5_21_sp12_h_l_1
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_43
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.n3003
T_9_21_wire_logic_cluster/lc_0/out
T_6_21_sp12_h_l_0
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_0/out
T_6_21_sp12_h_l_0
T_9_21_sp4_h_l_5
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_41
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n3004
T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_9_18_lc_trk_g3_6
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_10_21_sp4_h_l_9
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_10_21_sp4_h_l_9
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3005
T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3006
T_9_20_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_47
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_10
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_10
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3007
T_9_20_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_45
T_9_18_lc_trk_g2_0
T_9_18_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_sp12_h_l_0
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_sp12_h_l_0
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3008
T_9_20_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_10_20_sp4_h_l_6
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_10_20_sp4_h_l_6
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3009
T_9_20_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_41
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_4_20_sp12_h_l_0
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_4_20_sp12_h_l_0
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3010
T_9_20_wire_logic_cluster/lc_1/out
T_5_20_sp12_h_l_1
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_5_20_sp12_h_l_1
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3011
T_9_20_wire_logic_cluster/lc_0/out
T_9_16_sp4_v_t_37
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_sp4_h_l_5
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_sp4_h_l_5
T_11_20_lc_trk_g2_0
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3012
T_9_19_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_1/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_0/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_11_20_lc_trk_g0_7
T_11_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3013
T_9_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_1
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_7/in_0

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_1
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3014
T_9_19_wire_logic_cluster/lc_5/out
T_0_19_span12_horz_1
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_5/out
T_0_19_span12_horz_1
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n3015
T_9_19_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3016
T_9_19_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3017
T_9_19_wire_logic_cluster/lc_2/out
T_4_19_sp12_h_l_0
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_2/out
T_4_19_sp12_h_l_0
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3018
T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n3019
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_5
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_5
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n3035
T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_input_2_4
T_11_20_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_7
T_11_20_wire_logic_cluster/lc_7/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g1_3
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g0_3
T_11_21_input_2_1
T_11_21_wire_logic_cluster/lc_1/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g1_3
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n3035_cascade_
T_10_19_wire_logic_cluster/lc_5/ltout
T_10_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n30_adj_2909
T_13_21_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n3101
T_11_21_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_6/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3102
T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3103
T_11_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3104
T_11_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g3_7
T_12_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3105
T_11_20_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_37
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3106
T_11_20_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_38
T_12_21_lc_trk_g1_6
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3107
T_11_20_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_7/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3108
T_11_20_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3109
T_11_20_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3110
T_11_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_2/in_0

T_11_20_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3111
T_11_20_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3112
T_11_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n3113
T_11_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g2_6
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3114
T_11_19_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_42
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n31142_cascade_
T_13_20_wire_logic_cluster/lc_3/ltout
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n3115
T_11_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_36
T_9_21_sp4_h_l_6
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_36
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n31154_cascade_
T_10_18_wire_logic_cluster/lc_3/ltout
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n3116
T_11_19_wire_logic_cluster/lc_3/out
T_11_10_sp12_v_t_22
T_11_21_lc_trk_g3_2
T_11_21_input_2_3
T_11_21_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_42
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3117
T_11_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n31174_cascade_
T_10_18_wire_logic_cluster/lc_0/ltout
T_10_18_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n3118
T_11_19_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_47
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n31180
T_9_24_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g2_7
T_9_24_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n31182
T_10_24_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g2_3
T_9_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n31184
T_7_23_wire_logic_cluster/lc_7/out
T_6_24_lc_trk_g1_7
T_6_24_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n31186
T_6_22_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g1_6
T_6_23_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n31188_cascade_
T_6_20_wire_logic_cluster/lc_1/ltout
T_6_20_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n3119
T_11_19_wire_logic_cluster/lc_0/out
T_11_15_sp12_v_t_23
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g2_0
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n31194
T_4_18_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g1_7
T_5_18_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n31196_cascade_
T_4_20_wire_logic_cluster/lc_1/ltout
T_4_20_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n31200
T_1_20_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g2_7
T_2_19_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n31202_cascade_
T_1_19_wire_logic_cluster/lc_4/ltout
T_1_19_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n3134
T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_18_lc_trk_g1_4
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_18_lc_trk_g1_4
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n31_adj_2907_cascade_
T_13_21_wire_logic_cluster/lc_0/ltout
T_13_21_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n3200
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_sp4_h_l_11
T_15_16_sp4_v_t_46
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_4/in_0

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_sp4_h_l_11
T_15_16_sp4_v_t_40
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3201
T_12_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_36
T_13_19_sp4_h_l_6
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_41
T_13_19_sp4_h_l_10
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3202
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_2
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_2
T_16_16_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3203
T_12_20_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_44
T_14_18_sp4_h_l_9
T_14_18_lc_trk_g0_4
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_0
T_16_16_sp4_v_t_37
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_1/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_0
T_16_16_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3204
T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_16_19_sp4_h_l_6
T_15_15_sp4_v_t_43
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n3205
T_12_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_4
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_44
T_13_18_sp4_h_l_9
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_44
T_13_18_sp4_h_l_9
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3206
T_12_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_42
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_6/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_42
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3207
T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_13_18_sp4_h_l_5
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_13_18_sp4_h_l_5
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_13_18_sp4_h_l_5
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3208
T_12_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_39
T_14_18_sp4_h_l_7
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_39
T_14_18_sp4_h_l_7
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_39
T_14_18_sp4_h_l_7
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3209
T_12_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_6
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_6
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3210
T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_7
T_15_15_sp4_v_t_36
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_7
T_15_15_sp4_v_t_36
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3211
T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3212
T_12_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_10_18_sp12_h_l_1
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_10_18_sp12_h_l_1
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3213
T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_36
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_36
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3214
T_12_18_wire_logic_cluster/lc_5/out
T_10_18_sp4_h_l_7
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_10
T_16_14_sp4_v_t_47
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_10
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_43
T_16_14_sp4_v_t_39
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3215
T_12_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g2_4
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3216
T_12_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_40
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_40
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3217
T_12_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_1
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_15_14_sp4_v_t_38
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_15_14_sp4_v_t_38
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3218
T_12_18_wire_logic_cluster/lc_1/out
T_11_18_sp4_h_l_10
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3219
T_12_18_wire_logic_cluster/lc_0/out
T_9_18_sp12_h_l_0
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_9_18_sp12_h_l_0
T_16_18_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_9_18_sp12_h_l_0
T_16_18_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3233
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g3_1
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g2_1
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g3_1
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g2_1
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g3_1
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g2_1
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g3_1
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g2_1
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_17_lc_trk_g3_4
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_36
T_15_17_lc_trk_g3_4
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n3299
T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_8
T_17_19_lc_trk_g2_0
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3300
T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3301
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3302
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3303
T_15_19_wire_logic_cluster/lc_0/out
T_16_19_sp4_h_l_0
T_17_19_lc_trk_g3_0
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3304
T_15_18_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_42
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_42
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3305
T_15_18_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n3306
T_15_18_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_14_18_sp4_h_l_2
T_17_18_sp4_v_t_39
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3307
T_15_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_5/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3308
T_15_18_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_46
T_16_19_sp4_h_l_11
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter0.n3309
T_15_18_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

T_15_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3310
T_15_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3311
T_15_18_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_1/in_1

T_15_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_41
T_17_19_sp4_h_l_10
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3312
T_15_17_wire_logic_cluster/lc_7/out
T_15_12_sp12_v_t_22
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_42
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_42
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3313
T_15_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_40
T_17_19_sp4_h_l_11
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n3314
T_15_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3315
T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_16_17_lc_trk_g3_1
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3316
T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n3317
T_15_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3318
T_15_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3319
T_15_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3332
T_17_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g0_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g0_1
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g0_1
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g0_1
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n33748
Net : quad_counter0.n33749
Net : quad_counter0.n33750
Net : quad_counter0.n33751
Net : quad_counter0.n33752
Net : quad_counter0.n33753
Net : quad_counter0.n33754
Net : quad_counter0.n33756
Net : quad_counter0.n33757
Net : quad_counter0.n33758
Net : quad_counter0.n33759
Net : quad_counter0.n33760
Net : quad_counter0.n33761
Net : quad_counter0.n33762
T_4_15_wire_logic_cluster/lc_6/cout
T_4_15_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n33763
Net : quad_counter0.n33764
Net : quad_counter0.n33765
Net : quad_counter0.n33766
Net : quad_counter0.n33767
Net : quad_counter0.n33768
Net : quad_counter0.n33769
Net : quad_counter0.n33771
Net : quad_counter0.n33772
Net : quad_counter0.n33773
Net : quad_counter0.n33774
Net : quad_counter0.n33775
Net : quad_counter0.n33776
Net : quad_counter0.n33777
T_11_24_wire_logic_cluster/lc_6/cout
T_11_24_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n33855
Net : quad_counter0.n33856
Net : quad_counter0.n33857
Net : quad_counter0.n33858
Net : quad_counter0.n33859
Net : quad_counter0.n33860
Net : quad_counter0.n33861
Net : quad_counter0.n33863
Net : quad_counter0.n33864
Net : quad_counter0.n33865
Net : quad_counter0.n33866
Net : quad_counter0.n33867
Net : quad_counter0.n33868
Net : quad_counter0.n33869
Net : quad_counter0.n33871
Net : quad_counter0.n33872
Net : quad_counter0.n33873
Net : quad_counter0.n33874
Net : quad_counter0.n33875
Net : quad_counter0.n33876
Net : quad_counter0.n33877
Net : quad_counter0.n33879
Net : quad_counter0.n33880
Net : quad_counter0.n33881
Net : quad_counter0.n33882
Net : quad_counter0.n33883
Net : quad_counter0.n33884
Net : quad_counter0.n33885
Net : quad_counter0.n33925
Net : quad_counter0.n33926
Net : quad_counter0.n33927
Net : quad_counter0.n33928
Net : quad_counter0.n33929
Net : quad_counter0.n33930
Net : quad_counter0.n33931
Net : quad_counter0.n33933
Net : quad_counter0.n33934
Net : quad_counter0.n33935
Net : quad_counter0.n33936
Net : quad_counter0.n33937
Net : quad_counter0.n33938
Net : quad_counter0.n33939
Net : quad_counter0.n33941
Net : quad_counter0.n33942
Net : quad_counter0.n33943
Net : quad_counter0.n33944
Net : quad_counter0.n33945
Net : quad_counter0.n33946
Net : quad_counter0.n33947
Net : quad_counter0.n33949
Net : quad_counter0.n33950
Net : quad_counter0.n33951
Net : quad_counter0.n33952
Net : quad_counter0.n33953
Net : quad_counter0.n33954
Net : quad_counter0.n33955
T_3_21_wire_logic_cluster/lc_6/cout
T_3_21_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n33956
Net : quad_counter0.n33957
Net : quad_counter0.n33958
Net : quad_counter0.n33959
Net : quad_counter0.n33960
Net : quad_counter0.n33961
T_2_18_wire_logic_cluster/lc_5/cout
T_2_18_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n33962
Net : quad_counter0.n33963
Net : quad_counter0.n33964
Net : quad_counter0.n33965
Net : quad_counter0.n33966
Net : quad_counter0.n33967
Net : quad_counter0.n33968
T_2_17_wire_logic_cluster/lc_6/cout
T_2_17_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n33969
Net : quad_counter0.n33970
Net : quad_counter0.n33971
Net : quad_counter0.n33972
Net : quad_counter0.n33973
Net : quad_counter0.n33974
Net : quad_counter0.n33975
Net : quad_counter0.n33977
Net : quad_counter0.n33978
Net : quad_counter0.n33979
Net : quad_counter0.n3398
T_16_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n33980
Net : quad_counter0.n33981
Net : quad_counter0.n33982
Net : quad_counter0.n33983
Net : quad_counter0.n33985
T_2_21_wire_logic_cluster/lc_0/cout
T_2_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n33986
Net : quad_counter0.n33987
Net : quad_counter0.n33988
Net : quad_counter0.n33989
Net : quad_counter0.n3399
T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_7/in_3

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_43
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_43
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n33990
Net : quad_counter0.n33991
Net : quad_counter0.n33992
Net : quad_counter0.n33994
Net : quad_counter0.n33995
T_4_18_wire_logic_cluster/lc_1/cout
T_4_18_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n33996
Net : quad_counter0.n33997
Net : quad_counter0.n33998
Net : quad_counter0.n33999
Net : quad_counter0.n33_adj_2911
T_13_20_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n3400
T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_17_sp4_v_t_46
T_13_21_sp4_h_l_4
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_17_sp4_v_t_46
T_13_21_sp4_h_l_4
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n34000
Net : quad_counter0.n34001
Net : quad_counter0.n34002
Net : quad_counter0.n34004
Net : quad_counter0.n34005
Net : quad_counter0.n34006
T_5_20_wire_logic_cluster/lc_2/cout
T_5_20_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n34007
Net : quad_counter0.n34008
Net : quad_counter0.n34009
Net : quad_counter0.n3401
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g1_2
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_16_20_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_45
T_14_21_sp4_h_l_8
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_45
T_14_21_sp4_h_l_8
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n34010
Net : quad_counter0.n34011
Net : quad_counter0.n34012
Net : quad_counter0.n34013
Net : quad_counter0.n34015
Net : quad_counter0.n34016
Net : quad_counter0.n34017
Net : quad_counter0.n34018
T_5_22_wire_logic_cluster/lc_3/cout
T_5_22_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n34019
Net : quad_counter0.n3402
T_16_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n34020
Net : quad_counter0.n34021
Net : quad_counter0.n34022
Net : quad_counter0.n34023
Net : quad_counter0.n34024
Net : quad_counter0.n34025
Net : quad_counter0.n34027
Net : quad_counter0.n34028
Net : quad_counter0.n34029
Net : quad_counter0.n3403
T_16_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_40
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_40
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n34030
Net : quad_counter0.n34031
T_6_22_wire_logic_cluster/lc_4/cout
T_6_22_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n34032
Net : quad_counter0.n34033
Net : quad_counter0.n34034
Net : quad_counter0.n34035
Net : quad_counter0.n34036
Net : quad_counter0.n34037
Net : quad_counter0.n34038
Net : quad_counter0.n3404
T_16_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_sp4_h_l_3
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_sp4_h_l_3
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n34040
Net : quad_counter0.n34041
Net : quad_counter0.n34042
Net : quad_counter0.n34043
Net : quad_counter0.n34044
Net : quad_counter0.n34045
T_7_23_wire_logic_cluster/lc_5/cout
T_7_23_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n34046
Net : quad_counter0.n34047
Net : quad_counter0.n34048
Net : quad_counter0.n34049
Net : quad_counter0.n3405
T_16_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_4
T_14_19_sp4_v_t_41
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_4
T_14_19_sp4_v_t_41
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n34050
Net : quad_counter0.n34051
Net : quad_counter0.n34052
Net : quad_counter0.n34054
Net : quad_counter0.n34055
Net : quad_counter0.n34056
Net : quad_counter0.n34057
Net : quad_counter0.n34058
Net : quad_counter0.n34059
Net : quad_counter0.n3406
T_16_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_2
T_14_19_sp4_v_t_39
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_2
T_14_19_sp4_v_t_39
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n34060
T_10_22_wire_logic_cluster/lc_6/cout
T_10_22_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n34061
Net : quad_counter0.n34062
Net : quad_counter0.n34063
Net : quad_counter0.n34064
Net : quad_counter0.n34065
Net : quad_counter0.n34066
Net : quad_counter0.n34067
Net : quad_counter0.n34069
Net : quad_counter0.n3407
T_16_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_sp4_h_l_0
T_14_19_sp4_v_t_43
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_sp4_h_l_0
T_14_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n34070
Net : quad_counter0.n34071
Net : quad_counter0.n34072
Net : quad_counter0.n34073
Net : quad_counter0.n34074
Net : quad_counter0.n34075
Net : quad_counter0.n34077
Net : quad_counter0.n34078
Net : quad_counter0.n34079
Net : quad_counter0.n3408
T_16_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_47
T_14_20_sp4_h_l_10
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_47
T_14_20_sp4_h_l_10
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n34080
Net : quad_counter0.n34081
Net : quad_counter0.n34082
Net : quad_counter0.n34083
Net : quad_counter0.n34085
Net : quad_counter0.n34086
Net : quad_counter0.n34087
Net : quad_counter0.n34088
Net : quad_counter0.n34089
Net : quad_counter0.n3409
T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n34090
Net : quad_counter0.n34091
Net : quad_counter0.n34093
T_9_21_wire_logic_cluster/lc_0/cout
T_9_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n34094
Net : quad_counter0.n34095
Net : quad_counter0.n34096
Net : quad_counter0.n34097
Net : quad_counter0.n34098
Net : quad_counter0.n34099
Net : quad_counter0.n3410
T_16_19_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_15_19_sp4_v_t_36
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_43
T_14_20_sp4_h_l_6
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n34100
Net : quad_counter0.n34102
Net : quad_counter0.n34103
Net : quad_counter0.n34104
Net : quad_counter0.n34105
Net : quad_counter0.n34106
Net : quad_counter0.n34107
Net : quad_counter0.n34108
Net : quad_counter0.n3411
T_16_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n34110
Net : quad_counter0.n34111
T_11_21_wire_logic_cluster/lc_1/cout
T_11_21_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n34112
Net : quad_counter0.n34113
Net : quad_counter0.n34114
Net : quad_counter0.n34115
Net : quad_counter0.n34116
Net : quad_counter0.n34117
Net : quad_counter0.n34118
Net : quad_counter0.n3412
T_16_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_42
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_42
T_14_20_sp4_h_l_0
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_42
T_14_20_sp4_h_l_0
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n34120
Net : quad_counter0.n34121
Net : quad_counter0.n34122
Net : quad_counter0.n34123
Net : quad_counter0.n34124
Net : quad_counter0.n34125
Net : quad_counter0.n34126
Net : quad_counter0.n34128
Net : quad_counter0.n34129
Net : quad_counter0.n3413
T_16_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_14_19_lc_trk_g0_5
T_14_19_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n34130
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n34131
Net : quad_counter0.n34132
Net : quad_counter0.n34133
Net : quad_counter0.n34134
Net : quad_counter0.n34135
Net : quad_counter0.n34136
Net : quad_counter0.n34137
Net : quad_counter0.n34139
Net : quad_counter0.n3414
T_16_18_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n34140
Net : quad_counter0.n34141
Net : quad_counter0.n34142
Net : quad_counter0.n34143
Net : quad_counter0.n34144
Net : quad_counter0.n34145
Net : quad_counter0.n34147
Net : quad_counter0.n34148
Net : quad_counter0.n34149
Net : quad_counter0.n3415
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_sp4_v_t_43
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_sp4_v_t_43
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n34150
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter0.n34151
Net : quad_counter0.n34152
Net : quad_counter0.n34153
Net : quad_counter0.n34154
Net : quad_counter0.n34155
Net : quad_counter0.n34156
Net : quad_counter0.n34157
Net : quad_counter0.n34159
Net : quad_counter0.n3416
T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter0.n34160
Net : quad_counter0.n34161
Net : quad_counter0.n34162
Net : quad_counter0.n34163
Net : quad_counter0.n34164
Net : quad_counter0.n34165
Net : quad_counter0.n34167
Net : quad_counter0.n34168
Net : quad_counter0.n34169
Net : quad_counter0.n3417
T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_44
T_13_19_sp4_h_l_9
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_44
T_13_19_sp4_h_l_9
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n34170
Net : quad_counter0.n34171
T_16_20_wire_logic_cluster/lc_4/cout
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n34172
Net : quad_counter0.n34173
Net : quad_counter0.n34174
Net : quad_counter0.n34175
Net : quad_counter0.n34176
Net : quad_counter0.n34177
Net : quad_counter0.n34178
Net : quad_counter0.n3418
T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n34180
Net : quad_counter0.n34181
Net : quad_counter0.n34182
Net : quad_counter0.n34183
Net : quad_counter0.n34184
Net : quad_counter0.n34185
Net : quad_counter0.n34186
Net : quad_counter0.n34188
Net : quad_counter0.n34189
Net : quad_counter0.n3419
T_16_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n34190
Net : quad_counter0.n34191
Net : quad_counter0.n34192
Net : quad_counter0.n34193
T_14_21_wire_logic_cluster/lc_5/cout
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n3431
T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_14_20_lc_trk_g3_4
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_14_20_lc_trk_g3_4
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_14_20_lc_trk_g3_4
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_14_20_lc_trk_g3_4
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_13_20_sp12_h_l_1
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_7/in_3

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_20_sp4_v_t_41
T_14_21_lc_trk_g3_1
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_42
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g1_2
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_20_sp4_v_t_41
T_14_21_lc_trk_g3_1
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_42
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g1_2
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_20_sp4_v_t_41
T_14_21_lc_trk_g3_1
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_42
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g1_2
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_15_20_sp4_v_t_41
T_14_21_lc_trk_g3_1
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_19_lc_trk_g3_2
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_19_lc_trk_g3_2
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n34438
Net : quad_counter0.n34439
Net : quad_counter0.n34440
Net : quad_counter0.n34441
Net : quad_counter0.n34442
Net : quad_counter0.n34443
T_15_20_wire_logic_cluster/lc_5/cout
T_15_20_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n3497
T_14_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_input_2_2
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n3498
T_14_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n3499
T_14_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n34_adj_2910
T_13_21_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_38
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n3500
T_14_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter0.n3501
T_14_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter0.n3502
T_14_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3503
T_14_21_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter0.n3504
T_14_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter0.n3505
T_14_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n3506
T_14_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3507
T_14_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter0.n3508
T_14_20_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter0.n3509
T_14_20_wire_logic_cluster/lc_2/out
T_9_20_sp12_h_l_0
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter0.n3510
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n3511
T_14_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n3512
T_14_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter0.n3513
T_14_19_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter0.n3514
T_14_19_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n3515
T_14_19_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter0.n3516
T_14_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g2_3
T_15_20_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n3517
T_14_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter0.n3518
T_14_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n3519
T_14_19_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.n38674_cascade_
T_13_19_wire_logic_cluster/lc_3/ltout
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter0.n38980
T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter0.n39243
T_10_23_wire_logic_cluster/lc_7/out
T_0_23_span12_horz_2
T_5_23_lc_trk_g1_5
T_5_23_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter0.n39379
T_11_21_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter0.n39801
T_16_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_44
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n39870
T_1_20_wire_logic_cluster/lc_5/out
T_1_20_lc_trk_g2_5
T_1_20_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n40644
T_13_20_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n40645
T_11_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_45
T_13_19_sp4_h_l_8
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n40646
T_15_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_5
T_12_20_sp4_v_t_46
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n40992
T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g1_5
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g0_5
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g1_5
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g0_5
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g1_5
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g0_5
T_4_15_input_2_5
T_4_15_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g1_5
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_15_lc_trk_g0_5
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g2_0
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g3_0
T_4_14_input_2_1
T_4_14_wire_logic_cluster/lc_1/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g2_0
T_4_14_input_2_2
T_4_14_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g3_0
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g2_0
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g3_0
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g2_0
T_4_14_input_2_6
T_4_14_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_5_16_sp4_h_l_3
T_4_12_sp4_v_t_45
T_4_14_lc_trk_g3_0
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter0.n41008
T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g0_6
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g0_6
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g1_6
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g0_6
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g1_6
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

T_21_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_11
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g0_6
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41009
T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g0_5
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g0_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41010
T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41011
T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g0_0
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g0_0
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g2_3
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g0_0
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g2_3
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_12_18_lc_trk_g0_0
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41012
T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g3_1
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g3_1
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g2_1
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g3_1
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g2_1
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g3_1
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41013
T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41014
T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_input_2_3
T_9_22_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_input_2_5
T_9_22_wire_logic_cluster/lc_5/in_2

T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41015
T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41016
T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g1_1
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g1_1
T_7_22_input_2_2
T_7_22_wire_logic_cluster/lc_2/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g0_1
T_7_22_input_2_3
T_7_22_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g1_1
T_7_22_input_2_4
T_7_22_wire_logic_cluster/lc_4/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g0_1
T_7_22_input_2_5
T_7_22_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_7_22_lc_trk_g1_1
T_7_22_input_2_6
T_7_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41017
T_6_20_wire_logic_cluster/lc_5/out
T_6_19_sp4_v_t_42
T_6_21_lc_trk_g3_7
T_6_21_input_2_0
T_6_21_wire_logic_cluster/lc_0/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_19_sp4_v_t_42
T_6_21_lc_trk_g3_7
T_6_21_input_2_2
T_6_21_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_13_sp12_v_t_22
T_6_21_lc_trk_g2_1
T_6_21_input_2_3
T_6_21_wire_logic_cluster/lc_3/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_19_sp4_v_t_42
T_6_21_lc_trk_g3_7
T_6_21_input_2_4
T_6_21_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_13_sp12_v_t_22
T_6_21_lc_trk_g2_1
T_6_21_input_2_5
T_6_21_wire_logic_cluster/lc_5/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_19_sp4_v_t_42
T_6_21_lc_trk_g3_7
T_6_21_input_2_6
T_6_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41018
T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_2
T_5_21_wire_logic_cluster/lc_2/in_2

T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g0_5
T_5_21_input_2_3
T_5_21_wire_logic_cluster/lc_3/in_2

T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g0_5
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

T_5_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_6
T_5_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41019
T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_0
T_5_19_wire_logic_cluster/lc_0/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_2
T_5_19_wire_logic_cluster/lc_2/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g1_0
T_5_19_input_2_3
T_5_19_wire_logic_cluster/lc_3/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g1_0
T_5_19_input_2_5
T_5_19_wire_logic_cluster/lc_5/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_6
T_5_19_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41020
T_4_18_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_input_2_2
T_4_17_wire_logic_cluster/lc_2/in_2

T_4_18_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_44
T_4_17_lc_trk_g3_4
T_4_17_input_2_3
T_4_17_wire_logic_cluster/lc_3/in_2

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_input_2_4
T_4_17_wire_logic_cluster/lc_4/in_2

T_4_18_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_44
T_4_17_lc_trk_g3_4
T_4_17_input_2_5
T_4_17_wire_logic_cluster/lc_5/in_2

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41021
T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g3_7
T_2_20_input_2_0
T_2_20_wire_logic_cluster/lc_0/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g3_7
T_2_20_input_2_2
T_2_20_wire_logic_cluster/lc_2/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g2_7
T_2_20_input_2_3
T_2_20_wire_logic_cluster/lc_3/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g3_7
T_2_20_input_2_4
T_2_20_wire_logic_cluster/lc_4/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g2_7
T_2_20_input_2_5
T_2_20_wire_logic_cluster/lc_5/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_0_20_span4_horz_23
T_2_20_lc_trk_g3_7
T_2_20_input_2_6
T_2_20_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n41022
T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g0_4
T_2_18_input_2_0
T_2_18_wire_logic_cluster/lc_0/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g0_4
T_2_18_input_2_2
T_2_18_wire_logic_cluster/lc_2/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g1_4
T_2_18_input_2_3
T_2_18_wire_logic_cluster/lc_3/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g0_4
T_2_18_input_2_4
T_2_18_wire_logic_cluster/lc_4/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g1_4
T_2_18_input_2_5
T_2_18_wire_logic_cluster/lc_5/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_8
T_2_18_lc_trk_g0_4
T_2_18_input_2_6
T_2_18_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter0.n7
T_11_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter0.n7_adj_2891
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter0.n7_adj_2896
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter0.n7_adj_2941
T_2_19_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g0_1
T_1_20_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter0.n7_adj_2943
T_4_20_wire_logic_cluster/lc_3/out
T_4_11_sp12_v_t_22
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n7_adj_2946
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g2_4
T_5_18_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter0.n7_adj_2948
T_6_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_10
T_10_19_sp4_v_t_47
T_10_23_lc_trk_g0_2
T_10_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter0.n8
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter0.n8_adj_2890
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter0.n8_adj_2895_cascade_
T_16_17_wire_logic_cluster/lc_2/ltout
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter0.n8_adj_2913
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter0.n8_adj_2940_cascade_
T_1_20_wire_logic_cluster/lc_4/ltout
T_1_20_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter0.n8_adj_2945_cascade_
T_5_18_wire_logic_cluster/lc_1/ltout
T_5_18_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter0.n8_adj_2947
T_9_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_37
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter0.n9
T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_12_22_sp4_h_l_9
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter0.n9_adj_2939
T_1_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g0_3
T_2_19_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter0.n9_adj_2952_cascade_
T_6_20_wire_logic_cluster/lc_3/ltout
T_6_20_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.A_delayed
T_6_8_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.B_delayed
T_7_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_44
T_8_10_sp4_h_l_3
T_9_10_lc_trk_g2_3
T_9_10_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_44
T_8_10_sp4_h_l_3
T_9_10_lc_trk_g2_3
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.a_delay_counter_1
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_input_2_2
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.a_delay_counter_10
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.a_delay_counter_11
T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.a_delay_counter_12
T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g0_4
T_10_8_input_2_4
T_10_8_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.a_delay_counter_13
T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.a_delay_counter_14
T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g1_6
T_10_8_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.a_delay_counter_15
T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g1_7
T_10_8_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter1.a_delay_counter_2
T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g1_2
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.a_delay_counter_3
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.a_delay_counter_4
T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_20
T_9_9_lc_trk_g2_4
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.a_delay_counter_5
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.a_delay_counter_6
T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.a_delay_counter_7
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g2_7
T_10_8_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.a_delay_counter_8
T_9_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.a_delay_counter_9
T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.b_delay_counter_1
T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_1/in_1

T_11_7_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.b_delay_counter_10
T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.b_delay_counter_11
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g0_3
T_11_9_input_2_1
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.b_delay_counter_12
T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g0_4
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.b_delay_counter_13
T_11_8_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.b_delay_counter_14
T_11_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.b_delay_counter_15
T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_input_2_2
T_12_8_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.b_delay_counter_2
T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_2/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.b_delay_counter_3
T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g3_3
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.b_delay_counter_4
T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g3_4
T_11_7_wire_logic_cluster/lc_4/in_1

T_11_7_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_41
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.b_delay_counter_5
T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.b_delay_counter_6
T_11_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_wire_logic_cluster/lc_6/in_1

T_11_7_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g3_6
T_12_8_input_2_3
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.b_delay_counter_7
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g2_7
T_12_8_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.b_delay_counter_8
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.b_delay_counter_9
T_11_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.count_direction
T_9_10_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.millisecond_counter_0
T_19_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g3_0
T_19_23_wire_logic_cluster/lc_0/in_1

T_19_23_wire_logic_cluster/lc_0/out
T_19_23_sp4_h_l_5
T_22_23_sp4_v_t_47
T_21_25_lc_trk_g2_2
T_21_25_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.millisecond_counter_1
T_19_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g3_1
T_19_23_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_14_lc_trk_g3_5
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.millisecond_counter_10
T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g1_2
T_19_24_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_2/out
T_19_22_sp12_v_t_23
T_8_22_sp12_h_l_0
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_2/out
T_19_22_sp12_v_t_23
T_8_22_sp12_h_l_0
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_2/out
T_19_22_sp12_v_t_23
T_8_22_sp12_h_l_0
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.millisecond_counter_11
T_19_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g1_3
T_19_24_wire_logic_cluster/lc_3/in_1

T_19_24_wire_logic_cluster/lc_3/out
T_19_23_sp4_v_t_38
T_16_23_sp4_h_l_3
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_3/out
T_19_23_sp4_v_t_38
T_16_23_sp4_h_l_3
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_3/out
T_13_24_sp12_h_l_1
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.millisecond_counter_12
T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_4/in_1

T_19_24_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_45
T_16_24_sp4_h_l_8
T_15_24_sp4_v_t_45
T_14_25_lc_trk_g3_5
T_14_25_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_45
T_16_24_sp4_h_l_8
T_15_24_sp4_v_t_39
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_45
T_16_24_sp4_h_l_8
T_15_24_sp4_v_t_39
T_12_24_sp4_h_l_2
T_11_20_sp4_v_t_42
T_11_22_lc_trk_g3_7
T_11_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.millisecond_counter_13
T_19_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_5/in_1

T_19_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_2
T_17_24_sp4_v_t_45
T_17_27_lc_trk_g1_5
T_17_27_wire_logic_cluster/lc_6/in_0

T_19_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_2
T_17_24_sp4_v_t_45
T_14_28_sp4_h_l_1
T_13_24_sp4_v_t_36
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_2
T_17_24_sp4_v_t_45
T_14_28_sp4_h_l_1
T_13_24_sp4_v_t_36
T_13_28_sp4_v_t_41
T_13_24_sp4_v_t_42
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_14
T_19_24_wire_logic_cluster/lc_6/out
T_19_24_lc_trk_g1_6
T_19_24_wire_logic_cluster/lc_6/in_1

T_19_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_44
T_16_23_sp4_h_l_9
T_12_23_sp4_h_l_9
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_4/in_1

T_19_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_44
T_16_23_sp4_h_l_9
T_12_23_sp4_h_l_9
T_11_23_sp4_v_t_38
T_12_27_sp4_h_l_3
T_13_27_lc_trk_g3_3
T_13_27_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_44
T_16_23_sp4_h_l_9
T_12_23_sp4_h_l_9
T_11_23_sp4_v_t_38
T_12_27_sp4_h_l_3
T_13_27_lc_trk_g2_3
T_13_27_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_15
T_19_24_wire_logic_cluster/lc_7/out
T_19_24_lc_trk_g3_7
T_19_24_wire_logic_cluster/lc_7/in_1

T_19_24_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g1_7
T_18_25_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_38
T_16_25_sp4_h_l_3
T_16_25_lc_trk_g0_6
T_16_25_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_38
T_16_25_sp4_h_l_8
T_16_25_lc_trk_g0_5
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_16
T_19_25_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g3_0
T_19_25_wire_logic_cluster/lc_0/in_1

T_19_25_wire_logic_cluster/lc_0/out
T_18_25_sp4_h_l_8
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_0/out
T_18_25_sp4_h_l_8
T_17_25_lc_trk_g1_0
T_17_25_wire_logic_cluster/lc_0/in_1

T_19_25_wire_logic_cluster/lc_0/out
T_18_25_sp4_h_l_8
T_14_25_sp4_h_l_8
T_13_21_sp4_v_t_36
T_12_23_lc_trk_g0_1
T_12_23_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter1.millisecond_counter_17
T_19_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g3_1
T_19_25_wire_logic_cluster/lc_1/in_1

T_19_25_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_39
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_0/in_3

T_19_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_42
T_16_22_sp4_h_l_7
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_42
T_16_22_sp4_h_l_7
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_18
T_19_25_wire_logic_cluster/lc_2/out
T_19_25_lc_trk_g1_2
T_19_25_wire_logic_cluster/lc_2/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_24_sp4_v_t_36
T_20_24_sp4_h_l_1
T_21_24_lc_trk_g3_1
T_21_24_wire_logic_cluster/lc_2/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_24_sp4_v_t_36
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_18_21_sp4_v_t_39
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_19
T_19_25_wire_logic_cluster/lc_3/out
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_3/in_1

T_19_25_wire_logic_cluster/lc_3/out
T_20_22_sp4_v_t_47
T_20_23_lc_trk_g3_7
T_20_23_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_3/out
T_20_22_sp4_v_t_47
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_0/in_1

T_19_25_wire_logic_cluster/lc_3/out
T_20_22_sp4_v_t_47
T_21_22_sp4_h_l_3
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.millisecond_counter_2
T_19_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_2/in_1

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.millisecond_counter_20
T_19_25_wire_logic_cluster/lc_4/out
T_19_25_lc_trk_g3_4
T_19_25_wire_logic_cluster/lc_4/in_1

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp4_h_l_8
T_23_21_sp4_v_t_39
T_23_23_lc_trk_g2_2
T_23_23_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_44
T_21_21_sp4_h_l_2
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_44
T_21_21_sp4_h_l_2
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_21
T_19_25_wire_logic_cluster/lc_5/out
T_19_25_lc_trk_g1_5
T_19_25_wire_logic_cluster/lc_5/in_1

T_19_25_wire_logic_cluster/lc_5/out
T_20_24_sp4_v_t_43
T_21_24_sp4_h_l_11
T_23_24_lc_trk_g2_6
T_23_24_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_5/out
T_20_24_sp4_v_t_43
T_21_24_sp4_h_l_11
T_24_20_sp4_v_t_40
T_24_23_lc_trk_g0_0
T_24_23_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_5/out
T_20_24_sp4_v_t_43
T_21_24_sp4_h_l_11
T_24_20_sp4_v_t_40
T_24_23_lc_trk_g1_0
T_24_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_22
T_19_25_wire_logic_cluster/lc_6/out
T_19_25_lc_trk_g1_6
T_19_25_wire_logic_cluster/lc_6/in_1

T_19_25_wire_logic_cluster/lc_6/out
T_18_25_sp12_h_l_0
T_27_25_sp4_h_l_11
T_26_21_sp4_v_t_41
T_26_24_lc_trk_g1_1
T_26_24_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_6/out
T_18_25_sp12_h_l_0
T_27_25_sp4_h_l_11
T_26_21_sp4_v_t_41
T_26_24_lc_trk_g0_1
T_26_24_wire_logic_cluster/lc_0/in_1

T_19_25_wire_logic_cluster/lc_6/out
T_18_25_sp12_h_l_0
T_25_25_sp4_h_l_9
T_28_21_sp4_v_t_44
T_27_24_lc_trk_g3_4
T_27_24_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.millisecond_counter_23
T_19_25_wire_logic_cluster/lc_7/out
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_7/in_1

T_19_25_wire_logic_cluster/lc_7/out
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_7/out
T_20_24_sp4_v_t_47
T_21_24_sp4_h_l_3
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_6/in_3

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_27_25_lc_trk_g1_6
T_27_25_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.millisecond_counter_24
T_19_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_0/in_1

T_19_26_wire_logic_cluster/lc_0/out
T_20_26_lc_trk_g1_0
T_20_26_wire_logic_cluster/lc_0/in_1

T_19_26_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_3/in_0

T_19_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g3_0
T_20_25_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.millisecond_counter_25
T_19_26_wire_logic_cluster/lc_1/out
T_19_26_lc_trk_g3_1
T_19_26_wire_logic_cluster/lc_1/in_1

T_19_26_wire_logic_cluster/lc_1/out
T_19_27_lc_trk_g1_1
T_19_27_wire_logic_cluster/lc_0/in_0

T_19_26_wire_logic_cluster/lc_1/out
T_19_27_lc_trk_g0_1
T_19_27_wire_logic_cluster/lc_0/in_1

T_19_26_wire_logic_cluster/lc_1/out
T_18_27_lc_trk_g0_1
T_18_27_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.millisecond_counter_26
T_19_26_wire_logic_cluster/lc_2/out
T_19_26_lc_trk_g1_2
T_19_26_wire_logic_cluster/lc_2/in_1

T_19_26_wire_logic_cluster/lc_2/out
T_19_27_lc_trk_g1_2
T_19_27_wire_logic_cluster/lc_1/in_0

T_19_26_wire_logic_cluster/lc_2/out
T_19_27_lc_trk_g0_2
T_19_27_wire_logic_cluster/lc_1/in_1

T_19_26_wire_logic_cluster/lc_2/out
T_18_27_lc_trk_g0_2
T_18_27_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.millisecond_counter_27
T_19_26_wire_logic_cluster/lc_3/out
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_3/in_1

T_19_26_wire_logic_cluster/lc_3/out
T_19_27_lc_trk_g1_3
T_19_27_wire_logic_cluster/lc_2/in_0

T_19_26_wire_logic_cluster/lc_3/out
T_19_25_sp4_v_t_38
T_19_27_lc_trk_g2_3
T_19_27_wire_logic_cluster/lc_2/in_1

T_19_26_wire_logic_cluster/lc_3/out
T_19_25_sp4_v_t_38
T_18_27_lc_trk_g1_3
T_18_27_input_2_2
T_18_27_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.millisecond_counter_28
T_19_26_wire_logic_cluster/lc_4/out
T_19_26_lc_trk_g3_4
T_19_26_wire_logic_cluster/lc_4/in_1

T_19_26_wire_logic_cluster/lc_4/out
T_19_27_lc_trk_g1_4
T_19_27_wire_logic_cluster/lc_3/in_0

T_19_26_wire_logic_cluster/lc_4/out
T_19_18_sp12_v_t_23
T_19_27_lc_trk_g3_7
T_19_27_wire_logic_cluster/lc_3/in_1

T_19_26_wire_logic_cluster/lc_4/out
T_18_27_lc_trk_g1_4
T_18_27_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.millisecond_counter_29
T_19_26_wire_logic_cluster/lc_5/out
T_19_26_lc_trk_g1_5
T_19_26_wire_logic_cluster/lc_5/in_1

T_19_26_wire_logic_cluster/lc_5/out
T_19_27_lc_trk_g1_5
T_19_27_wire_logic_cluster/lc_4/in_0

T_19_26_wire_logic_cluster/lc_5/out
T_19_27_lc_trk_g0_5
T_19_27_wire_logic_cluster/lc_4/in_1

T_19_26_wire_logic_cluster/lc_5/out
T_18_27_lc_trk_g0_5
T_18_27_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.millisecond_counter_3
T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_3/in_1

T_19_23_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.millisecond_counter_30
T_19_26_wire_logic_cluster/lc_6/out
T_19_26_lc_trk_g1_6
T_19_26_wire_logic_cluster/lc_6/in_1

T_19_26_wire_logic_cluster/lc_6/out
T_19_27_lc_trk_g1_6
T_19_27_wire_logic_cluster/lc_5/in_0

T_19_26_wire_logic_cluster/lc_6/out
T_19_27_lc_trk_g0_6
T_19_27_wire_logic_cluster/lc_5/in_1

T_19_26_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g0_6
T_18_27_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.millisecond_counter_31
T_19_26_wire_logic_cluster/lc_7/out
T_19_26_lc_trk_g1_7
T_19_26_wire_logic_cluster/lc_7/in_1

T_19_26_wire_logic_cluster/lc_7/out
T_19_27_lc_trk_g1_7
T_19_27_wire_logic_cluster/lc_6/in_0

T_19_26_wire_logic_cluster/lc_7/out
T_19_27_lc_trk_g0_7
T_19_27_wire_logic_cluster/lc_6/in_1

T_19_26_wire_logic_cluster/lc_7/out
T_18_27_lc_trk_g1_7
T_18_27_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.millisecond_counter_4
T_19_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g3_4
T_19_23_wire_logic_cluster/lc_4/in_1

T_19_23_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_45
T_19_15_sp4_v_t_41
T_19_11_sp4_v_t_42
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.millisecond_counter_5
T_19_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_5/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_21_23_sp4_v_t_42
T_21_25_lc_trk_g2_7
T_21_25_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.millisecond_counter_6
T_19_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g1_6
T_19_23_wire_logic_cluster/lc_6/in_1

T_19_23_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g1_6
T_19_22_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.millisecond_counter_7
T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_7/in_1

T_19_23_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_43
T_20_25_sp4_h_l_6
T_21_25_lc_trk_g3_6
T_21_25_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.millisecond_counter_8
T_19_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_37
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_11
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_2/in_0

T_19_24_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_11
T_17_21_lc_trk_g2_3
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.millisecond_counter_9
T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_1/in_1

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_19_18_sp4_v_t_36
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_43
T_17_21_sp4_h_l_6
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_43
T_17_21_sp4_h_l_6
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n10_adj_2971
T_21_24_wire_logic_cluster/lc_3/out
T_21_24_lc_trk_g1_3
T_21_24_input_2_0
T_21_24_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n10_adj_2972_cascade_
T_18_27_wire_logic_cluster/lc_2/ltout
T_18_27_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n10_adj_2973_cascade_
T_18_25_wire_logic_cluster/lc_1/ltout
T_18_25_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n10_adj_2975_cascade_
T_13_26_wire_logic_cluster/lc_3/ltout
T_13_26_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n10_adj_2977
T_18_27_wire_logic_cluster/lc_1/out
T_17_27_sp4_h_l_10
T_13_27_sp4_h_l_1
T_12_27_lc_trk_g1_1
T_12_27_input_2_6
T_12_27_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n10_adj_2981_cascade_
T_18_22_wire_logic_cluster/lc_1/ltout
T_18_22_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n10_adj_2982_cascade_
T_18_22_wire_logic_cluster/lc_3/ltout
T_18_22_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n10_adj_2984
T_16_23_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g3_7
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n10_adj_2994_cascade_
T_13_25_wire_logic_cluster/lc_1/ltout
T_13_25_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n10_adj_3015_cascade_
T_17_21_wire_logic_cluster/lc_3/ltout
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n10_adj_3021
T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n10_adj_3023_cascade_
T_20_25_wire_logic_cluster/lc_0/ltout
T_20_25_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n10_adj_3025
T_20_25_wire_logic_cluster/lc_5/out
T_20_24_sp4_v_t_42
T_21_24_sp4_h_l_7
T_23_24_lc_trk_g3_2
T_23_24_input_2_5
T_23_24_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n10_adj_3029_cascade_
T_23_24_wire_logic_cluster/lc_1/ltout
T_23_24_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n10_cascade_
T_21_20_wire_logic_cluster/lc_0/ltout
T_21_20_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n11_cascade_
T_18_22_wire_logic_cluster/lc_4/ltout
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n12_adj_2974
T_18_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_9
T_14_25_sp4_h_l_0
T_13_21_sp4_v_t_40
T_13_22_lc_trk_g2_0
T_13_22_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n12_adj_3017_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n12_cascade_
T_21_23_wire_logic_cluster/lc_3/ltout
T_21_23_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n13335
T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n13338
T_18_21_wire_logic_cluster/lc_2/out
T_18_11_sp12_v_t_23
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n13340
T_18_21_wire_logic_cluster/lc_0/out
T_19_18_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter1.n13_cascade_
T_13_26_wire_logic_cluster/lc_4/ltout
T_13_26_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n14
T_20_24_wire_logic_cluster/lc_5/out
T_21_24_lc_trk_g1_5
T_21_24_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n14_adj_2986_cascade_
T_17_24_wire_logic_cluster/lc_0/ltout
T_17_24_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n14_adj_3022
T_21_25_wire_logic_cluster/lc_2/out
T_21_22_sp4_v_t_44
T_21_18_sp4_v_t_37
T_21_14_sp4_v_t_37
T_18_14_sp4_h_l_0
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n15
T_19_22_wire_logic_cluster/lc_3/out
T_19_13_sp12_v_t_22
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n16
T_12_27_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g2_6
T_11_26_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n16_adj_2983
T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n16_adj_2985_cascade_
T_16_24_wire_logic_cluster/lc_3/ltout
T_16_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n16_adj_2997
T_13_23_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g0_6
T_13_24_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n18
T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n1847
T_18_27_wire_logic_cluster/lc_3/out
T_19_27_lc_trk_g0_3
T_19_27_input_2_1
T_19_27_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n1847_cascade_
T_18_27_wire_logic_cluster/lc_3/ltout
T_18_27_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n18_adj_2976
T_15_27_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g3_7
T_14_27_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n18_adj_2987
T_16_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n18_adj_2990_cascade_
T_12_24_wire_logic_cluster/lc_0/ltout
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n18_adj_3006_cascade_
T_15_21_wire_logic_cluster/lc_4/ltout
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n1913
T_19_27_wire_logic_cluster/lc_6/out
T_20_26_lc_trk_g2_6
T_20_26_wire_logic_cluster/lc_7/in_1

T_19_27_wire_logic_cluster/lc_6/out
T_20_24_sp4_v_t_37
T_20_25_lc_trk_g3_5
T_20_25_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n1914
T_19_27_wire_logic_cluster/lc_5/out
T_20_26_lc_trk_g2_5
T_20_26_wire_logic_cluster/lc_6/in_1

T_19_27_wire_logic_cluster/lc_5/out
T_20_23_sp4_v_t_46
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_0/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_18_27_sp4_h_l_2
T_21_23_sp4_v_t_39
T_21_25_lc_trk_g3_2
T_21_25_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n1915
T_19_27_wire_logic_cluster/lc_4/out
T_20_26_lc_trk_g2_4
T_20_26_wire_logic_cluster/lc_5/in_1

T_19_27_wire_logic_cluster/lc_4/out
T_20_23_sp4_v_t_44
T_20_25_lc_trk_g2_1
T_20_25_wire_logic_cluster/lc_1/in_0

T_19_27_wire_logic_cluster/lc_4/out
T_20_23_sp4_v_t_44
T_20_25_lc_trk_g2_1
T_20_25_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter1.n1916
T_19_27_wire_logic_cluster/lc_3/out
T_20_26_lc_trk_g2_3
T_20_26_wire_logic_cluster/lc_4/in_1

T_19_27_wire_logic_cluster/lc_3/out
T_20_23_sp4_v_t_42
T_20_25_lc_trk_g3_7
T_20_25_wire_logic_cluster/lc_1/in_1

T_19_27_wire_logic_cluster/lc_3/out
T_19_23_sp4_v_t_43
T_18_25_lc_trk_g1_6
T_18_25_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter1.n1917
T_19_27_wire_logic_cluster/lc_2/out
T_20_26_lc_trk_g2_2
T_20_26_wire_logic_cluster/lc_3/in_1

T_19_27_wire_logic_cluster/lc_2/out
T_20_26_sp4_v_t_37
T_20_22_sp4_v_t_38
T_20_25_lc_trk_g0_6
T_20_25_input_2_0
T_20_25_wire_logic_cluster/lc_0/in_2

T_19_27_wire_logic_cluster/lc_2/out
T_19_23_sp4_v_t_41
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n1918
T_19_27_wire_logic_cluster/lc_1/out
T_20_26_lc_trk_g2_1
T_20_26_wire_logic_cluster/lc_2/in_1

T_19_27_wire_logic_cluster/lc_1/out
T_20_23_sp4_v_t_38
T_20_25_lc_trk_g2_3
T_20_25_wire_logic_cluster/lc_0/in_1

T_19_27_wire_logic_cluster/lc_1/out
T_20_23_sp4_v_t_38
T_20_25_lc_trk_g2_3
T_20_25_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n1919
T_19_27_wire_logic_cluster/lc_0/out
T_20_26_lc_trk_g2_0
T_20_26_wire_logic_cluster/lc_1/in_1

T_19_27_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_37
T_18_25_lc_trk_g0_0
T_18_25_wire_logic_cluster/lc_3/in_1

T_19_27_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_36
T_20_25_lc_trk_g3_1
T_20_25_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n1946
T_20_25_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g1_1
T_20_25_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g1_1
T_20_25_wire_logic_cluster/lc_6/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g1_1
T_20_25_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_26_lc_trk_g0_1
T_20_26_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_21_25_lc_trk_g1_1
T_21_25_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_18_25_lc_trk_g0_6
T_18_25_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_18_25_lc_trk_g0_6
T_18_25_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n1946_cascade_
T_20_25_wire_logic_cluster/lc_1/ltout
T_20_25_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n1981
T_20_26_wire_logic_cluster/lc_6/out
T_21_25_lc_trk_g2_6
T_21_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n1982
T_20_26_wire_logic_cluster/lc_5/out
T_20_25_lc_trk_g1_5
T_20_25_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n1983
T_20_26_wire_logic_cluster/lc_4/out
T_19_26_sp4_h_l_0
T_18_22_sp4_v_t_37
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n1984
T_20_26_wire_logic_cluster/lc_3/out
T_20_25_sp4_v_t_38
T_17_25_sp4_h_l_9
T_18_25_lc_trk_g2_1
T_18_25_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter1.n1985
T_20_26_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g1_2
T_20_25_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n1986
T_20_26_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g0_1
T_20_25_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n1987
T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g0_0
T_20_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n19_adj_2996
T_13_25_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g1_2
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n19_cascade_
T_13_22_wire_logic_cluster/lc_2/ltout
T_13_22_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n20
T_15_26_wire_logic_cluster/lc_2/out
T_16_22_sp4_v_t_40
T_13_26_sp4_h_l_10
T_13_26_lc_trk_g1_7
T_13_26_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n2012
T_20_26_wire_logic_cluster/lc_7/out
T_21_24_sp4_v_t_42
T_22_24_sp4_h_l_0
T_23_24_lc_trk_g3_0
T_23_24_wire_logic_cluster/lc_5/in_0

T_20_26_wire_logic_cluster/lc_7/out
T_18_26_sp12_h_l_1
T_28_26_sp4_h_l_10
T_27_26_lc_trk_g0_2
T_27_26_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n2013
T_21_25_wire_logic_cluster/lc_3/out
T_22_24_sp4_v_t_39
T_23_24_sp4_h_l_7
T_23_24_lc_trk_g0_2
T_23_24_wire_logic_cluster/lc_5/in_1

T_21_25_wire_logic_cluster/lc_3/out
T_21_25_sp4_h_l_11
T_25_25_sp4_h_l_2
T_27_25_lc_trk_g3_7
T_27_25_wire_logic_cluster/lc_7/in_1

T_21_25_wire_logic_cluster/lc_3/out
T_21_25_sp4_h_l_11
T_25_25_sp4_h_l_2
T_28_21_sp4_v_t_45
T_28_25_sp4_v_t_45
T_27_26_lc_trk_g3_5
T_27_26_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n2014
T_20_25_wire_logic_cluster/lc_7/out
T_20_25_lc_trk_g2_7
T_20_25_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_7/out
T_21_24_sp4_v_t_47
T_22_24_sp4_h_l_10
T_24_24_lc_trk_g3_7
T_24_24_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_7/out
T_10_25_sp12_h_l_1
T_22_25_sp12_h_l_1
T_27_25_lc_trk_g1_5
T_27_25_input_2_6
T_27_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n2015
T_18_25_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g2_7
T_18_25_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_8_25_sp12_h_l_1
T_20_25_sp12_h_l_1
T_27_25_lc_trk_g1_1
T_27_25_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_7/out
T_8_25_sp12_h_l_1
T_20_25_sp12_h_l_1
T_24_25_sp4_h_l_4
T_27_25_sp4_v_t_41
T_27_26_lc_trk_g2_1
T_27_26_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n2016
T_18_25_wire_logic_cluster/lc_5/out
T_18_25_sp12_h_l_1
T_27_25_lc_trk_g0_5
T_27_25_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_sp12_h_l_1
T_24_25_sp4_h_l_6
T_27_21_sp4_v_t_43
T_27_24_lc_trk_g1_3
T_27_24_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n2016_cascade_
T_18_25_wire_logic_cluster/lc_5/ltout
T_18_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n2017
T_20_25_wire_logic_cluster/lc_6/out
T_20_25_lc_trk_g2_6
T_20_25_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_6/out
T_21_24_sp4_v_t_45
T_22_24_sp4_h_l_8
T_24_24_lc_trk_g2_5
T_24_24_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_6/out
T_19_25_sp12_h_l_0
T_27_25_lc_trk_g1_3
T_27_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2018
T_20_25_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g2_2
T_20_25_wire_logic_cluster/lc_5/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_15_25_sp12_h_l_0
T_27_25_sp12_h_l_0
T_27_25_lc_trk_g0_3
T_27_25_wire_logic_cluster/lc_2/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_15_25_sp12_h_l_0
T_24_25_sp4_h_l_11
T_27_21_sp4_v_t_46
T_27_24_lc_trk_g0_6
T_27_24_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n2019
T_20_25_wire_logic_cluster/lc_3/out
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_6
T_27_25_lc_trk_g3_3
T_27_25_wire_logic_cluster/lc_1/in_1

T_20_25_wire_logic_cluster/lc_3/out
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_6
T_28_21_sp4_v_t_43
T_27_24_lc_trk_g3_3
T_27_24_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n2019_cascade_
T_20_25_wire_logic_cluster/lc_3/ltout
T_20_25_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n2045
T_23_24_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g1_5
T_24_24_wire_logic_cluster/lc_7/in_1

T_23_24_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g1_5
T_24_24_wire_logic_cluster/lc_5/in_3

T_23_24_wire_logic_cluster/lc_5/out
T_23_24_sp12_h_l_1
T_27_24_lc_trk_g1_2
T_27_24_wire_logic_cluster/lc_6/in_3

T_23_24_wire_logic_cluster/lc_5/out
T_23_24_sp12_h_l_1
T_27_24_lc_trk_g1_2
T_27_24_wire_logic_cluster/lc_7/in_0

T_23_24_wire_logic_cluster/lc_5/out
T_23_24_sp12_h_l_1
T_27_24_lc_trk_g1_2
T_27_24_wire_logic_cluster/lc_0/in_3

T_23_24_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_38
T_25_26_sp4_h_l_3
T_27_26_lc_trk_g3_6
T_27_26_wire_logic_cluster/lc_0/in_1

T_23_24_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_38
T_25_26_sp4_h_l_3
T_27_26_lc_trk_g3_6
T_27_26_wire_logic_cluster/lc_3/in_0

T_23_24_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_38
T_25_26_sp4_h_l_3
T_27_26_lc_trk_g3_6
T_27_26_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2045_cascade_
T_23_24_wire_logic_cluster/lc_5/ltout
T_23_24_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n2080
T_27_25_wire_logic_cluster/lc_7/out
T_27_26_lc_trk_g1_7
T_27_26_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2081
T_27_25_wire_logic_cluster/lc_6/out
T_26_25_sp4_h_l_4
T_25_21_sp4_v_t_44
T_24_24_lc_trk_g3_4
T_24_24_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter1.n2082
T_27_25_wire_logic_cluster/lc_5/out
T_27_26_lc_trk_g1_5
T_27_26_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n2083
T_27_25_wire_logic_cluster/lc_4/out
T_27_24_lc_trk_g1_4
T_27_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2084
T_27_25_wire_logic_cluster/lc_3/out
T_27_24_sp12_v_t_22
T_16_24_sp12_h_l_1
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2085
T_27_25_wire_logic_cluster/lc_2/out
T_27_24_lc_trk_g0_2
T_27_24_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2086
T_27_25_wire_logic_cluster/lc_1/out
T_27_24_lc_trk_g0_1
T_27_24_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2087
T_27_25_wire_logic_cluster/lc_0/out
T_24_25_sp12_h_l_0
T_23_13_sp12_v_t_23
T_23_24_lc_trk_g2_3
T_23_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n20_adj_2979
T_12_28_wire_logic_cluster/lc_0/out
T_12_25_sp4_v_t_40
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n21
T_17_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n2111
T_27_26_wire_logic_cluster/lc_0/out
T_28_23_sp4_v_t_41
T_27_24_lc_trk_g3_1
T_27_24_wire_logic_cluster/lc_3/in_3

T_27_26_wire_logic_cluster/lc_0/out
T_26_25_lc_trk_g3_0
T_26_25_wire_logic_cluster/lc_1/in_0

T_27_26_wire_logic_cluster/lc_0/out
T_26_25_lc_trk_g2_0
T_26_25_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2112
T_27_26_wire_logic_cluster/lc_3/out
T_28_23_sp4_v_t_47
T_27_24_lc_trk_g3_7
T_27_24_wire_logic_cluster/lc_3/in_1

T_27_26_wire_logic_cluster/lc_3/out
T_26_25_lc_trk_g3_3
T_26_25_wire_logic_cluster/lc_0/in_0

T_27_26_wire_logic_cluster/lc_3/out
T_26_25_lc_trk_g2_3
T_26_25_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2113
T_24_24_wire_logic_cluster/lc_7/out
T_22_24_sp4_h_l_11
T_26_24_sp4_h_l_2
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_7/in_0

T_24_24_wire_logic_cluster/lc_7/out
T_22_24_sp4_h_l_11
T_26_24_sp4_h_l_2
T_26_24_lc_trk_g1_7
T_26_24_wire_logic_cluster/lc_7/in_1

T_24_24_wire_logic_cluster/lc_7/out
T_22_24_sp4_h_l_11
T_26_24_sp4_h_l_2
T_27_24_lc_trk_g3_2
T_27_24_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n2114
T_27_26_wire_logic_cluster/lc_2/out
T_28_23_sp4_v_t_45
T_27_24_lc_trk_g3_5
T_27_24_wire_logic_cluster/lc_5/in_3

T_27_26_wire_logic_cluster/lc_2/out
T_27_22_sp4_v_t_41
T_26_24_lc_trk_g0_4
T_26_24_wire_logic_cluster/lc_6/in_0

T_27_26_wire_logic_cluster/lc_2/out
T_27_22_sp4_v_t_41
T_26_24_lc_trk_g1_4
T_26_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2115
T_27_24_wire_logic_cluster/lc_6/out
T_27_24_lc_trk_g3_6
T_27_24_wire_logic_cluster/lc_2/in_3

T_27_24_wire_logic_cluster/lc_6/out
T_26_24_lc_trk_g3_6
T_26_24_wire_logic_cluster/lc_5/in_0

T_27_24_wire_logic_cluster/lc_6/out
T_26_24_lc_trk_g2_6
T_26_24_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2116
T_24_24_wire_logic_cluster/lc_5/out
T_24_24_sp12_h_l_1
T_26_24_lc_trk_g0_6
T_26_24_wire_logic_cluster/lc_4/in_0

T_24_24_wire_logic_cluster/lc_5/out
T_24_24_sp12_h_l_1
T_26_24_lc_trk_g1_6
T_26_24_wire_logic_cluster/lc_4/in_1

T_24_24_wire_logic_cluster/lc_5/out
T_24_24_sp12_h_l_1
T_27_24_lc_trk_g1_1
T_27_24_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n2117
T_27_24_wire_logic_cluster/lc_7/out
T_27_24_lc_trk_g1_7
T_27_24_wire_logic_cluster/lc_5/in_1

T_27_24_wire_logic_cluster/lc_7/out
T_26_24_lc_trk_g2_7
T_26_24_wire_logic_cluster/lc_3/in_0

T_27_24_wire_logic_cluster/lc_7/out
T_26_24_lc_trk_g3_7
T_26_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2118
T_27_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_2/in_0

T_27_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g3_0
T_26_24_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2118_cascade_
T_27_24_wire_logic_cluster/lc_0/ltout
T_27_24_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n2119
T_23_24_wire_logic_cluster/lc_6/out
T_22_24_sp12_h_l_0
T_26_24_lc_trk_g0_3
T_26_24_wire_logic_cluster/lc_1/in_0

T_23_24_wire_logic_cluster/lc_6/out
T_22_24_sp12_h_l_0
T_26_24_lc_trk_g1_3
T_26_24_wire_logic_cluster/lc_1/in_1

T_23_24_wire_logic_cluster/lc_6/out
T_22_24_sp12_h_l_0
T_27_24_lc_trk_g0_4
T_27_24_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n2144
T_27_24_wire_logic_cluster/lc_3/out
T_26_24_lc_trk_g2_3
T_26_24_input_2_1
T_26_24_wire_logic_cluster/lc_1/in_2

T_27_24_wire_logic_cluster/lc_3/out
T_26_24_lc_trk_g2_3
T_26_24_input_2_7
T_26_24_wire_logic_cluster/lc_7/in_2

T_27_24_wire_logic_cluster/lc_3/out
T_26_25_lc_trk_g1_3
T_26_25_input_2_0
T_26_25_wire_logic_cluster/lc_0/in_2

T_27_24_wire_logic_cluster/lc_3/out
T_26_25_lc_trk_g0_3
T_26_25_input_2_1
T_26_25_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n2144_cascade_
T_27_24_wire_logic_cluster/lc_3/ltout
T_27_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n22
T_13_26_wire_logic_cluster/lc_5/out
T_14_27_lc_trk_g3_5
T_14_27_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2210
T_26_25_wire_logic_cluster/lc_1/out
T_25_25_sp4_h_l_10
T_24_21_sp4_v_t_47
T_24_24_lc_trk_g1_7
T_24_24_wire_logic_cluster/lc_2/in_0

T_26_25_wire_logic_cluster/lc_1/out
T_25_25_sp4_h_l_10
T_24_21_sp4_v_t_47
T_24_24_lc_trk_g0_7
T_24_24_wire_logic_cluster/lc_2/in_1

T_26_25_wire_logic_cluster/lc_1/out
T_25_25_sp4_h_l_10
T_24_21_sp4_v_t_47
T_23_24_lc_trk_g3_7
T_23_24_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n2211
T_26_25_wire_logic_cluster/lc_0/out
T_25_25_sp4_h_l_8
T_24_21_sp4_v_t_36
T_24_24_lc_trk_g1_4
T_24_24_wire_logic_cluster/lc_1/in_0

T_26_25_wire_logic_cluster/lc_0/out
T_25_25_sp4_h_l_8
T_24_21_sp4_v_t_36
T_24_24_lc_trk_g0_4
T_24_24_wire_logic_cluster/lc_1/in_1

T_26_25_wire_logic_cluster/lc_0/out
T_25_25_sp4_h_l_8
T_24_21_sp4_v_t_36
T_23_24_lc_trk_g2_4
T_23_24_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n2212
T_26_24_wire_logic_cluster/lc_7/out
T_24_24_sp4_h_l_11
T_24_24_lc_trk_g0_6
T_24_24_wire_logic_cluster/lc_0/in_0

T_26_24_wire_logic_cluster/lc_7/out
T_24_24_sp4_h_l_11
T_24_24_lc_trk_g1_6
T_24_24_wire_logic_cluster/lc_0/in_1

T_26_24_wire_logic_cluster/lc_7/out
T_24_24_sp4_h_l_11
T_23_24_lc_trk_g1_3
T_23_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2213
T_26_24_wire_logic_cluster/lc_6/out
T_17_24_sp12_h_l_0
T_23_24_lc_trk_g0_7
T_23_24_wire_logic_cluster/lc_3/in_0

T_26_24_wire_logic_cluster/lc_6/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_20_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_7/in_0

T_26_24_wire_logic_cluster/lc_6/out
T_25_24_sp4_h_l_4
T_24_20_sp4_v_t_41
T_24_23_lc_trk_g1_1
T_24_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2214
T_26_24_wire_logic_cluster/lc_5/out
T_18_24_sp12_h_l_1
T_23_24_lc_trk_g1_5
T_23_24_wire_logic_cluster/lc_1/in_3

T_26_24_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_6/in_0

T_26_24_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_24_23_lc_trk_g0_3
T_24_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2215
T_26_24_wire_logic_cluster/lc_4/out
T_27_20_sp4_v_t_44
T_24_24_sp4_h_l_2
T_23_24_lc_trk_g1_2
T_23_24_wire_logic_cluster/lc_2/in_3

T_26_24_wire_logic_cluster/lc_4/out
T_26_23_sp4_v_t_40
T_23_23_sp4_h_l_11
T_24_23_lc_trk_g2_3
T_24_23_wire_logic_cluster/lc_5/in_0

T_26_24_wire_logic_cluster/lc_4/out
T_26_23_sp4_v_t_40
T_23_23_sp4_h_l_11
T_24_23_lc_trk_g3_3
T_24_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2216
T_26_24_wire_logic_cluster/lc_3/out
T_20_24_sp12_h_l_1
T_23_24_lc_trk_g0_1
T_23_24_wire_logic_cluster/lc_2/in_1

T_26_24_wire_logic_cluster/lc_3/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_24_23_lc_trk_g1_5
T_24_23_wire_logic_cluster/lc_4/in_0

T_26_24_wire_logic_cluster/lc_3/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_24_23_lc_trk_g0_5
T_24_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2217
T_26_24_wire_logic_cluster/lc_2/out
T_24_24_sp4_h_l_1
T_23_24_lc_trk_g1_1
T_23_24_wire_logic_cluster/lc_1/in_1

T_26_24_wire_logic_cluster/lc_2/out
T_26_23_sp4_v_t_36
T_23_23_sp4_h_l_7
T_24_23_lc_trk_g2_7
T_24_23_wire_logic_cluster/lc_3/in_0

T_26_24_wire_logic_cluster/lc_2/out
T_26_23_sp4_v_t_36
T_23_23_sp4_h_l_1
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2218
T_26_24_wire_logic_cluster/lc_1/out
T_22_24_sp12_h_l_1
T_23_24_lc_trk_g0_5
T_23_24_wire_logic_cluster/lc_1/in_0

T_26_24_wire_logic_cluster/lc_1/out
T_25_24_sp4_h_l_10
T_24_20_sp4_v_t_47
T_24_23_lc_trk_g1_7
T_24_23_wire_logic_cluster/lc_2/in_0

T_26_24_wire_logic_cluster/lc_1/out
T_25_24_sp4_h_l_10
T_24_20_sp4_v_t_47
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2219
T_26_24_wire_logic_cluster/lc_0/out
T_23_24_sp12_h_l_0
T_23_24_lc_trk_g0_3
T_23_24_wire_logic_cluster/lc_0/in_3

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_sp4_h_l_5
T_25_20_sp4_v_t_40
T_24_23_lc_trk_g3_0
T_24_23_wire_logic_cluster/lc_1/in_0

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_sp4_h_l_5
T_25_20_sp4_v_t_47
T_24_23_lc_trk_g3_7
T_24_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2243
T_23_24_wire_logic_cluster/lc_3/out
T_24_24_lc_trk_g1_3
T_24_24_input_2_0
T_24_24_wire_logic_cluster/lc_0/in_2

T_23_24_wire_logic_cluster/lc_3/out
T_24_24_lc_trk_g0_3
T_24_24_input_2_1
T_24_24_wire_logic_cluster/lc_1/in_2

T_23_24_wire_logic_cluster/lc_3/out
T_24_24_lc_trk_g1_3
T_24_24_input_2_2
T_24_24_wire_logic_cluster/lc_2/in_2

T_23_24_wire_logic_cluster/lc_3/out
T_24_20_sp4_v_t_42
T_24_23_lc_trk_g1_2
T_24_23_input_2_1
T_24_23_wire_logic_cluster/lc_1/in_2

T_23_24_wire_logic_cluster/lc_3/out
T_24_20_sp4_v_t_42
T_24_23_lc_trk_g1_2
T_24_23_input_2_7
T_24_23_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter1.n2243_cascade_
T_23_24_wire_logic_cluster/lc_3/ltout
T_23_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n22_adj_2978_cascade_
T_11_26_wire_logic_cluster/lc_2/ltout
T_11_26_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n22_adj_2992
T_12_24_wire_logic_cluster/lc_4/out
T_13_22_sp4_v_t_36
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n2309
T_24_24_wire_logic_cluster/lc_2/out
T_23_23_lc_trk_g3_2
T_23_23_wire_logic_cluster/lc_2/in_3

T_24_24_wire_logic_cluster/lc_2/out
T_24_22_sp12_v_t_23
T_13_22_sp12_h_l_0
T_21_22_lc_trk_g0_3
T_21_22_wire_logic_cluster/lc_3/in_0

T_24_24_wire_logic_cluster/lc_2/out
T_24_22_sp12_v_t_23
T_13_22_sp12_h_l_0
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2310
T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_22_20_sp4_v_t_47
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_2/in_0

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_22_20_sp4_v_t_47
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_2/in_1

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_22_20_sp4_v_t_47
T_22_16_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2311
T_24_24_wire_logic_cluster/lc_0/out
T_24_22_sp4_v_t_45
T_21_22_sp4_h_l_8
T_21_22_lc_trk_g0_5
T_21_22_wire_logic_cluster/lc_1/in_0

T_24_24_wire_logic_cluster/lc_0/out
T_24_22_sp4_v_t_45
T_21_22_sp4_h_l_2
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_1/in_1

T_24_24_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_37
T_21_20_sp4_h_l_6
T_21_20_lc_trk_g0_3
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n2312
T_24_23_wire_logic_cluster/lc_7/out
T_23_23_lc_trk_g2_7
T_23_23_wire_logic_cluster/lc_2/in_1

T_24_23_wire_logic_cluster/lc_7/out
T_22_23_sp4_h_l_11
T_21_19_sp4_v_t_41
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_0/in_0

T_24_23_wire_logic_cluster/lc_7/out
T_22_23_sp4_h_l_11
T_21_19_sp4_v_t_41
T_21_22_lc_trk_g0_1
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2313
T_24_23_wire_logic_cluster/lc_6/out
T_22_23_sp4_h_l_9
T_21_19_sp4_v_t_39
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_7/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_22_23_sp4_h_l_9
T_21_19_sp4_v_t_39
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_6/out
T_22_23_sp4_h_l_9
T_21_19_sp4_v_t_39
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2314
T_24_23_wire_logic_cluster/lc_5/out
T_23_23_sp4_h_l_2
T_22_19_sp4_v_t_39
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_6/in_0

T_24_23_wire_logic_cluster/lc_5/out
T_23_23_sp4_h_l_2
T_22_19_sp4_v_t_39
T_21_21_lc_trk_g1_2
T_21_21_wire_logic_cluster/lc_6/in_1

T_24_23_wire_logic_cluster/lc_5/out
T_23_23_sp4_h_l_2
T_22_19_sp4_v_t_42
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2315
T_24_23_wire_logic_cluster/lc_4/out
T_23_23_sp4_h_l_0
T_22_19_sp4_v_t_37
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_5/in_0

T_24_23_wire_logic_cluster/lc_4/out
T_23_23_sp4_h_l_0
T_22_19_sp4_v_t_37
T_21_21_lc_trk_g0_0
T_21_21_wire_logic_cluster/lc_5/in_1

T_24_23_wire_logic_cluster/lc_4/out
T_23_23_sp4_h_l_0
T_22_19_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n2316
T_24_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_3
T_21_19_sp4_v_t_45
T_21_21_lc_trk_g2_0
T_21_21_wire_logic_cluster/lc_4/in_0

T_24_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_3
T_21_19_sp4_v_t_45
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_4/in_1

T_24_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_3
T_21_19_sp4_v_t_45
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n2317
T_24_23_wire_logic_cluster/lc_2/out
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_21_lc_trk_g2_1
T_21_21_wire_logic_cluster/lc_3/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_3/in_1

T_24_23_wire_logic_cluster/lc_2/out
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_20_lc_trk_g2_4
T_21_20_input_2_0
T_21_20_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n2318
T_24_23_wire_logic_cluster/lc_1/out
T_25_21_sp4_v_t_46
T_22_21_sp4_h_l_11
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_2/in_0

T_24_23_wire_logic_cluster/lc_1/out
T_25_21_sp4_v_t_46
T_22_21_sp4_h_l_11
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_2/in_1

T_24_23_wire_logic_cluster/lc_1/out
T_25_21_sp4_v_t_46
T_22_21_sp4_h_l_11
T_21_17_sp4_v_t_41
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n2319
T_24_23_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g3_0
T_23_23_wire_logic_cluster/lc_4/in_3

T_24_23_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_45
T_21_21_sp4_h_l_8
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_1/in_0

T_24_23_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_45
T_21_21_sp4_h_l_8
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2342
T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_21_21_lc_trk_g2_7
T_21_21_input_2_1
T_21_21_wire_logic_cluster/lc_1/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_21_21_lc_trk_g2_7
T_21_21_input_2_7
T_21_21_wire_logic_cluster/lc_7/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_43
T_21_22_lc_trk_g3_3
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_input_2_1
T_21_22_wire_logic_cluster/lc_1/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_43
T_21_22_lc_trk_g3_3
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_input_2_3
T_21_22_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n2342_cascade_
T_21_20_wire_logic_cluster/lc_5/ltout
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n2408
T_21_22_wire_logic_cluster/lc_3/out
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_4/in_0

T_21_22_wire_logic_cluster/lc_3/out
T_21_13_sp12_v_t_22
T_21_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_4/in_0

T_21_22_wire_logic_cluster/lc_3/out
T_21_13_sp12_v_t_22
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_20_24_lc_trk_g2_5
T_20_24_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2409
T_21_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_2/out
T_21_12_sp12_v_t_23
T_10_24_sp12_h_l_0
T_20_24_lc_trk_g0_7
T_20_24_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_2/out
T_21_12_sp12_v_t_23
T_10_24_sp12_h_l_0
T_19_24_sp4_h_l_11
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2410
T_21_22_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_47
T_20_24_lc_trk_g2_2
T_20_24_wire_logic_cluster/lc_2/in_0

T_21_22_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_47
T_18_24_sp4_h_l_10
T_20_24_lc_trk_g2_7
T_20_24_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2411
T_21_22_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_18_sp12_v_t_23
T_21_20_sp4_v_t_43
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_1/in_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_45
T_20_24_lc_trk_g2_0
T_20_24_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2412
T_21_21_wire_logic_cluster/lc_7/out
T_21_16_sp12_v_t_22
T_21_23_lc_trk_g2_2
T_21_23_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_16_sp12_v_t_22
T_21_23_sp4_v_t_38
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_21_16_sp12_v_t_22
T_21_21_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2413
T_21_21_wire_logic_cluster/lc_6/out
T_21_15_sp12_v_t_23
T_21_23_lc_trk_g3_0
T_21_23_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_44
T_20_23_lc_trk_g3_4
T_20_23_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_6/out
T_21_15_sp12_v_t_23
T_21_21_sp4_v_t_39
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2414
T_21_21_wire_logic_cluster/lc_5/out
T_21_22_lc_trk_g1_5
T_21_22_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_5/out
T_21_14_sp12_v_t_22
T_21_21_sp4_v_t_38
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_5/out
T_21_14_sp12_v_t_22
T_21_21_sp4_v_t_38
T_20_23_lc_trk_g0_3
T_20_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2415
T_21_21_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_41
T_21_23_lc_trk_g3_1
T_21_23_input_2_2
T_21_23_wire_logic_cluster/lc_2/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_40
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_21_19_sp4_v_t_37
T_18_23_sp4_h_l_5
T_20_23_lc_trk_g2_0
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2416
T_21_21_wire_logic_cluster/lc_3/out
T_21_12_sp12_v_t_22
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_3/out
T_21_12_sp12_v_t_22
T_21_21_sp4_v_t_36
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_4/in_0

T_21_21_wire_logic_cluster/lc_3/out
T_21_12_sp12_v_t_22
T_21_21_sp4_v_t_36
T_20_23_lc_trk_g0_1
T_20_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2417
T_21_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_19_sp12_v_t_23
T_21_21_sp4_v_t_43
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_19_sp12_v_t_23
T_21_21_sp4_v_t_43
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2418
T_21_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_46
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_46
T_19_23_sp4_h_l_11
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_46
T_19_23_sp4_h_l_11
T_20_23_lc_trk_g2_3
T_20_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2419
T_21_21_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_6/in_1

T_21_21_wire_logic_cluster/lc_0/out
T_21_17_sp12_v_t_23
T_21_21_sp4_v_t_41
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_1/in_0

T_21_21_wire_logic_cluster/lc_0/out
T_21_17_sp12_v_t_23
T_21_21_sp4_v_t_41
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2441
T_21_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_37
T_20_23_lc_trk_g1_0
T_20_23_input_2_1
T_20_23_wire_logic_cluster/lc_1/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_37
T_20_23_lc_trk_g1_0
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g0_4
T_20_24_input_2_0
T_20_24_wire_logic_cluster/lc_0/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g1_4
T_20_24_input_2_1
T_20_24_wire_logic_cluster/lc_1/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g0_4
T_20_24_input_2_2
T_20_24_wire_logic_cluster/lc_2/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g1_4
T_20_24_input_2_3
T_20_24_wire_logic_cluster/lc_3/in_2

T_21_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g0_4
T_20_24_input_2_4
T_20_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n2441_cascade_
T_21_23_wire_logic_cluster/lc_4/ltout
T_21_23_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n2493
T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_input_2_4
T_10_12_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_input_2_6
T_10_12_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g1_3
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_input_2_1
T_10_13_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_input_2_3
T_10_14_wire_logic_cluster/lc_3/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_input_2_5
T_10_14_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g3_2
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_39
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n24_adj_2980_cascade_
T_11_26_wire_logic_cluster/lc_3/ltout
T_11_26_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n24_adj_2991
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n24_adj_2998
T_13_25_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n2507
T_20_24_wire_logic_cluster/lc_4/out
T_21_24_lc_trk_g0_4
T_21_24_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_4/out
T_13_24_sp12_h_l_0
T_18_24_lc_trk_g1_4
T_18_24_wire_logic_cluster/lc_5/in_0

T_20_24_wire_logic_cluster/lc_4/out
T_13_24_sp12_h_l_0
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2508
T_20_24_wire_logic_cluster/lc_3/out
T_21_24_lc_trk_g0_3
T_21_24_wire_logic_cluster/lc_1/in_0

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_18_24_lc_trk_g0_6
T_18_24_wire_logic_cluster/lc_4/in_0

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_18_24_lc_trk_g1_6
T_18_24_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2509
T_20_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g3_2
T_20_24_input_2_5
T_20_24_wire_logic_cluster/lc_5/in_2

T_20_24_wire_logic_cluster/lc_2/out
T_20_24_sp4_h_l_9
T_19_20_sp4_v_t_44
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_3/in_0

T_20_24_wire_logic_cluster/lc_2/out
T_20_24_sp4_h_l_9
T_19_20_sp4_v_t_44
T_16_24_sp4_h_l_2
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2510
T_20_24_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g0_1
T_21_24_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_10
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_10
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2511
T_20_24_wire_logic_cluster/lc_0/out
T_20_24_lc_trk_g1_0
T_20_24_wire_logic_cluster/lc_5/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_24_lc_trk_g1_0
T_18_24_wire_logic_cluster/lc_1/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2512
T_20_23_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g1_7
T_20_24_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_20_20_sp4_v_t_38
T_17_24_sp4_h_l_3
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_20_20_sp4_v_t_38
T_17_24_sp4_h_l_8
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2513
T_20_23_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g0_6
T_20_24_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_20_23_sp4_h_l_1
T_16_23_sp4_h_l_4
T_18_23_lc_trk_g2_1
T_18_23_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_6/out
T_20_23_sp4_h_l_1
T_16_23_sp4_h_l_4
T_19_19_sp4_v_t_47
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2514
T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_21_24_lc_trk_g3_5
T_21_24_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n2515
T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_24_lc_trk_g3_4
T_21_24_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n2516
T_20_23_wire_logic_cluster/lc_3/out
T_20_23_sp4_h_l_11
T_16_23_sp4_h_l_11
T_18_23_lc_trk_g2_6
T_18_23_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_3/out
T_20_23_sp4_h_l_11
T_16_23_sp4_h_l_11
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_3/out
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n2517
T_20_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_1
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_1
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_21_24_lc_trk_g2_2
T_21_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2518
T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g2_1
T_21_24_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n2519
T_20_23_wire_logic_cluster/lc_0/out
T_17_23_sp12_h_l_0
T_16_23_sp4_h_l_1
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_0/out
T_17_23_sp12_h_l_0
T_16_23_sp4_h_l_1
T_18_23_lc_trk_g2_4
T_18_23_wire_logic_cluster/lc_1/in_1

T_20_23_wire_logic_cluster/lc_0/out
T_21_24_lc_trk_g3_0
T_21_24_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n2540_adj_2970
T_21_24_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g3_1
T_20_24_wire_logic_cluster/lc_7/in_3

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g1_5
T_18_24_input_2_0
T_18_24_wire_logic_cluster/lc_0/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g0_5
T_18_24_input_2_1
T_18_24_wire_logic_cluster/lc_1/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g1_5
T_18_24_input_2_2
T_18_24_wire_logic_cluster/lc_2/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g0_5
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g1_5
T_18_24_input_2_4
T_18_24_wire_logic_cluster/lc_4/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_18_24_lc_trk_g0_5
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_23_24_sp4_h_l_6
T_19_24_sp4_h_l_9
T_18_20_sp4_v_t_39
T_18_23_lc_trk_g0_7
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_23_24_sp4_h_l_6
T_19_24_sp4_h_l_9
T_18_20_sp4_v_t_39
T_18_23_lc_trk_g0_7
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter1.n25_adj_3005_cascade_
T_15_22_wire_logic_cluster/lc_3/ltout
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n25_adj_3034_cascade_
T_9_9_wire_logic_cluster/lc_2/ltout
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n25_adj_3038
T_11_9_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n2606
T_18_24_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_47
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_4/in_3

T_18_24_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_6/in_0

T_18_24_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2607
T_18_24_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_45
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_5/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_5/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2608
T_18_24_wire_logic_cluster/lc_3/out
T_18_21_sp4_v_t_46
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_3/out
T_18_21_sp4_v_t_46
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2609
T_18_24_wire_logic_cluster/lc_2/out
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2610
T_18_24_wire_logic_cluster/lc_1/out
T_18_21_sp12_v_t_22
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g2_1
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2611
T_18_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_1/in_1

T_18_24_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2612
T_18_23_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_1/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g2_7
T_17_23_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2613
T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2614
T_18_23_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_3/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2615
T_18_23_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2616
T_18_23_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2617
T_18_23_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2618
T_18_23_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2619
T_18_23_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2639
T_18_22_wire_logic_cluster/lc_5/out
T_10_22_sp12_h_l_1
T_17_22_lc_trk_g0_1
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_10_22_sp12_h_l_1
T_17_22_lc_trk_g0_1
T_17_22_input_2_7
T_17_22_wire_logic_cluster/lc_7/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g0_5
T_17_23_input_2_1
T_17_23_wire_logic_cluster/lc_1/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g0_5
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g0_5
T_17_23_input_2_5
T_17_23_wire_logic_cluster/lc_5/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_6
T_17_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n2639_cascade_
T_18_22_wire_logic_cluster/lc_5/ltout
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n26_adj_2993
T_12_24_wire_logic_cluster/lc_1/out
T_13_22_sp4_v_t_46
T_13_25_lc_trk_g1_6
T_13_25_input_2_3
T_13_25_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n26_adj_2995
T_13_25_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g1_5
T_13_24_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n26_adj_3003
T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter1.n26_adj_3032
T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n26_adj_3036
T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2705
T_17_23_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g0_6
T_16_24_wire_logic_cluster/lc_3/in_3

T_17_23_wire_logic_cluster/lc_6/out
T_17_17_sp12_v_t_23
T_17_26_lc_trk_g2_7
T_17_26_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_6/out
T_17_17_sp12_v_t_23
T_17_26_lc_trk_g3_7
T_17_26_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2706
T_17_23_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_22_sp4_v_t_42
T_17_26_lc_trk_g1_7
T_17_26_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_17_22_sp4_v_t_42
T_17_26_lc_trk_g0_7
T_17_26_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2707
T_17_23_wire_logic_cluster/lc_4/out
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_41
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_17_26_lc_trk_g2_4
T_17_26_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2708
T_17_23_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_26_lc_trk_g2_1
T_17_26_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2709
T_17_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g1_2
T_16_24_input_2_3
T_16_24_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_36
T_17_26_lc_trk_g0_1
T_17_26_wire_logic_cluster/lc_3/in_0

T_17_23_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_36
T_17_26_lc_trk_g1_1
T_17_26_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2710
T_17_23_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_17_20_sp12_v_t_22
T_17_26_lc_trk_g3_5
T_17_26_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_17_20_sp12_v_t_22
T_17_26_lc_trk_g2_5
T_17_26_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2711
T_17_23_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_4/in_3

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp12_v_t_23
T_17_26_lc_trk_g2_3
T_17_26_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp12_v_t_23
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2712
T_17_22_wire_logic_cluster/lc_7/out
T_17_17_sp12_v_t_22
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_7/out
T_17_17_sp12_v_t_22
T_17_26_lc_trk_g2_6
T_17_26_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_7/out
T_17_17_sp12_v_t_22
T_17_26_lc_trk_g3_6
T_17_26_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2713
T_17_22_wire_logic_cluster/lc_6/out
T_17_16_sp12_v_t_23
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_7/in_0

T_17_22_wire_logic_cluster/lc_6/out
T_17_16_sp12_v_t_23
T_17_25_lc_trk_g3_7
T_17_25_wire_logic_cluster/lc_7/in_1

T_17_22_wire_logic_cluster/lc_6/out
T_17_21_sp4_v_t_44
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n2714
T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_16_23_lc_trk_g2_7
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_17_24_sp4_v_t_40
T_17_25_lc_trk_g2_0
T_17_25_wire_logic_cluster/lc_6/in_0

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_17_24_sp4_v_t_40
T_17_25_lc_trk_g3_0
T_17_25_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2715
T_17_22_wire_logic_cluster/lc_4/out
T_17_14_sp12_v_t_23
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_0/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_17_14_sp12_v_t_23
T_17_22_sp4_v_t_37
T_17_25_lc_trk_g0_5
T_17_25_wire_logic_cluster/lc_5/in_0

T_17_22_wire_logic_cluster/lc_4/out
T_17_14_sp12_v_t_23
T_17_22_sp4_v_t_37
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2716
T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_0/in_3

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_4/in_0

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2717
T_17_22_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_7/in_3

T_17_22_wire_logic_cluster/lc_2/out
T_17_21_sp4_v_t_36
T_17_25_lc_trk_g0_1
T_17_25_wire_logic_cluster/lc_3/in_0

T_17_22_wire_logic_cluster/lc_2/out
T_17_21_sp4_v_t_36
T_17_25_lc_trk_g1_1
T_17_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2718
T_17_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_7/in_1

T_17_22_wire_logic_cluster/lc_1/out
T_17_19_sp12_v_t_22
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_2/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_17_19_sp12_v_t_22
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2719
T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_1/in_0

T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_17_20_sp4_v_t_43
T_14_24_sp4_h_l_6
T_13_20_sp4_v_t_43
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n2738
T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_lc_trk_g0_7
T_17_25_input_2_1
T_17_25_wire_logic_cluster/lc_1/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_lc_trk_g0_7
T_17_25_input_2_7
T_17_25_wire_logic_cluster/lc_7/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g2_2
T_17_26_input_2_0
T_17_26_wire_logic_cluster/lc_0/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_input_2_1
T_17_26_wire_logic_cluster/lc_1/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g2_2
T_17_26_input_2_2
T_17_26_wire_logic_cluster/lc_2/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_input_2_3
T_17_26_wire_logic_cluster/lc_3/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g2_2
T_17_26_input_2_4
T_17_26_wire_logic_cluster/lc_4/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_input_2_5
T_17_26_wire_logic_cluster/lc_5/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g2_2
T_17_26_input_2_6
T_17_26_wire_logic_cluster/lc_6/in_2

T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_input_2_7
T_17_26_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter1.n2738_cascade_
T_17_24_wire_logic_cluster/lc_1/ltout
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n27_adj_3004
T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n27_adj_3012
T_14_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_11
T_15_20_sp4_v_t_40
T_15_21_lc_trk_g3_0
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n27_adj_3033
T_10_8_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n27_adj_3037
T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n2804
T_17_26_wire_logic_cluster/lc_7/out
T_16_27_lc_trk_g1_7
T_16_27_wire_logic_cluster/lc_0/in_0

T_17_26_wire_logic_cluster/lc_7/out
T_16_27_lc_trk_g0_7
T_16_27_wire_logic_cluster/lc_0/in_1

T_17_26_wire_logic_cluster/lc_7/out
T_17_23_sp4_v_t_38
T_14_23_sp4_h_l_9
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n2805
T_17_26_wire_logic_cluster/lc_6/out
T_16_26_lc_trk_g3_6
T_16_26_wire_logic_cluster/lc_7/in_0

T_17_26_wire_logic_cluster/lc_6/out
T_16_26_lc_trk_g2_6
T_16_26_wire_logic_cluster/lc_7/in_1

T_17_26_wire_logic_cluster/lc_6/out
T_17_23_sp4_v_t_36
T_14_23_sp4_h_l_7
T_13_19_sp4_v_t_42
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2806
T_17_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g3_5
T_16_26_wire_logic_cluster/lc_6/in_0

T_17_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g2_5
T_16_26_wire_logic_cluster/lc_6/in_1

T_17_26_wire_logic_cluster/lc_5/out
T_17_22_sp4_v_t_47
T_14_22_sp4_h_l_4
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n2807
T_17_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g3_4
T_16_26_wire_logic_cluster/lc_5/in_0

T_17_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g2_4
T_16_26_wire_logic_cluster/lc_5/in_1

T_17_26_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_45
T_14_22_sp4_h_l_8
T_13_22_lc_trk_g0_0
T_13_22_input_2_4
T_13_22_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n2808
T_17_26_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g3_3
T_16_26_wire_logic_cluster/lc_4/in_0

T_17_26_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g2_3
T_16_26_wire_logic_cluster/lc_4/in_1

T_17_26_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_43
T_14_22_sp4_h_l_6
T_13_22_lc_trk_g0_6
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n2809
T_17_26_wire_logic_cluster/lc_2/out
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_3/in_0

T_17_26_wire_logic_cluster/lc_2/out
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_3/in_1

T_17_26_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g3_2
T_18_25_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n2810
T_17_26_wire_logic_cluster/lc_1/out
T_16_26_lc_trk_g3_1
T_16_26_wire_logic_cluster/lc_2/in_0

T_17_26_wire_logic_cluster/lc_1/out
T_16_26_lc_trk_g2_1
T_16_26_wire_logic_cluster/lc_2/in_1

T_17_26_wire_logic_cluster/lc_1/out
T_17_22_sp4_v_t_39
T_14_22_sp4_h_l_2
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/in_0

End 

Net : quad_counter1.n2811
T_17_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g3_0
T_16_26_wire_logic_cluster/lc_1/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g2_0
T_16_26_wire_logic_cluster/lc_1/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp12_v_t_23
T_6_22_sp12_h_l_0
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2812
T_17_25_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g1_7
T_16_26_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g0_7
T_16_26_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_15_25_sp4_h_l_11
T_14_21_sp4_v_t_41
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n2813
T_17_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_7/in_0

T_17_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_7/in_1

T_17_25_wire_logic_cluster/lc_6/out
T_15_25_sp4_h_l_9
T_14_21_sp4_v_t_39
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n2814
T_17_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g0_5
T_18_25_wire_logic_cluster/lc_1/in_0

T_17_25_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g2_5
T_16_25_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2815
T_17_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_5/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g2_4
T_16_25_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2816
T_17_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g2_3
T_16_25_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2817
T_17_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_1/in_3

T_17_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_3/in_0

T_17_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2818
T_17_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g1_1
T_18_25_wire_logic_cluster/lc_1/in_1

T_17_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g2_1
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2819
T_17_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g1_0
T_18_25_wire_logic_cluster/lc_0/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_1/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2837
T_13_22_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_16_25_lc_trk_g1_6
T_16_25_input_2_1
T_16_25_wire_logic_cluster/lc_1/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_16_25_lc_trk_g1_6
T_16_25_input_2_7
T_16_25_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g1_3
T_16_26_input_2_0
T_16_26_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g0_3
T_16_26_input_2_1
T_16_26_wire_logic_cluster/lc_1/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g1_3
T_16_26_input_2_2
T_16_26_wire_logic_cluster/lc_2/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g0_3
T_16_26_input_2_3
T_16_26_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g1_3
T_16_26_input_2_4
T_16_26_wire_logic_cluster/lc_4/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g0_3
T_16_26_input_2_5
T_16_26_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g1_3
T_16_26_input_2_6
T_16_26_wire_logic_cluster/lc_6/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_lc_trk_g0_3
T_16_26_input_2_7
T_16_26_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_16_26_sp4_v_t_42
T_16_27_lc_trk_g2_2
T_16_27_input_2_0
T_16_27_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n28_adj_2999_cascade_
T_13_24_wire_logic_cluster/lc_5/ltout
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n28_adj_3002
T_15_25_wire_logic_cluster/lc_5/out
T_15_21_sp4_v_t_47
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n28_adj_3010
T_13_23_wire_logic_cluster/lc_1/out
T_12_23_sp4_h_l_10
T_15_19_sp4_v_t_47
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n28_adj_3013_cascade_
T_19_22_wire_logic_cluster/lc_0/ltout
T_19_22_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n28_adj_3031
T_9_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_36
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n28_adj_3035_cascade_
T_12_8_wire_logic_cluster/lc_0/ltout
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n2903
T_16_27_wire_logic_cluster/lc_0/out
T_15_27_sp4_h_l_8
T_14_23_sp4_v_t_45
T_13_26_lc_trk_g3_5
T_13_26_wire_logic_cluster/lc_5/in_1

T_16_27_wire_logic_cluster/lc_0/out
T_15_27_sp4_h_l_8
T_14_23_sp4_v_t_45
T_14_27_sp4_v_t_41
T_13_29_lc_trk_g1_4
T_13_29_wire_logic_cluster/lc_1/in_0

T_16_27_wire_logic_cluster/lc_0/out
T_15_27_sp4_h_l_8
T_14_23_sp4_v_t_45
T_14_27_sp4_v_t_41
T_13_29_lc_trk_g0_4
T_13_29_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2904
T_16_26_wire_logic_cluster/lc_7/out
T_15_27_lc_trk_g1_7
T_15_27_wire_logic_cluster/lc_7/in_3

T_16_26_wire_logic_cluster/lc_7/out
T_14_26_sp12_h_l_1
T_13_26_sp12_v_t_22
T_13_29_lc_trk_g2_2
T_13_29_wire_logic_cluster/lc_0/in_0

T_16_26_wire_logic_cluster/lc_7/out
T_14_26_sp12_h_l_1
T_13_26_sp12_v_t_22
T_13_29_lc_trk_g3_2
T_13_29_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2905
T_16_26_wire_logic_cluster/lc_6/out
T_15_26_lc_trk_g3_6
T_15_26_wire_logic_cluster/lc_2/in_3

T_16_26_wire_logic_cluster/lc_6/out
T_15_26_sp4_h_l_4
T_14_26_sp4_v_t_47
T_13_28_lc_trk_g0_1
T_13_28_wire_logic_cluster/lc_7/in_0

T_16_26_wire_logic_cluster/lc_6/out
T_15_26_sp4_h_l_4
T_14_26_sp4_v_t_41
T_13_28_lc_trk_g0_4
T_13_28_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2906
T_16_26_wire_logic_cluster/lc_5/out
T_8_26_sp12_h_l_1
T_13_26_lc_trk_g1_5
T_13_26_wire_logic_cluster/lc_4/in_0

T_16_26_wire_logic_cluster/lc_5/out
T_17_24_sp4_v_t_38
T_14_28_sp4_h_l_8
T_13_28_lc_trk_g0_0
T_13_28_wire_logic_cluster/lc_6/in_0

T_16_26_wire_logic_cluster/lc_5/out
T_17_24_sp4_v_t_38
T_14_28_sp4_h_l_8
T_13_28_lc_trk_g1_0
T_13_28_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2907
T_16_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_2/in_1

T_16_26_wire_logic_cluster/lc_4/out
T_16_24_sp4_v_t_37
T_13_28_sp4_h_l_0
T_13_28_lc_trk_g0_5
T_13_28_wire_logic_cluster/lc_5/in_0

T_16_26_wire_logic_cluster/lc_4/out
T_16_24_sp4_v_t_37
T_13_28_sp4_h_l_0
T_13_28_lc_trk_g1_5
T_13_28_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2908
T_16_26_wire_logic_cluster/lc_3/out
T_15_27_lc_trk_g1_3
T_15_27_wire_logic_cluster/lc_7/in_1

T_16_26_wire_logic_cluster/lc_3/out
T_14_26_sp4_h_l_3
T_13_26_sp4_v_t_44
T_13_28_lc_trk_g3_1
T_13_28_wire_logic_cluster/lc_4/in_0

T_16_26_wire_logic_cluster/lc_3/out
T_14_26_sp4_h_l_3
T_13_26_sp4_v_t_44
T_13_28_lc_trk_g2_1
T_13_28_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2909
T_16_26_wire_logic_cluster/lc_2/out
T_16_23_sp4_v_t_44
T_13_27_sp4_h_l_2
T_14_27_lc_trk_g3_2
T_14_27_input_2_7
T_14_27_wire_logic_cluster/lc_7/in_2

T_16_26_wire_logic_cluster/lc_2/out
T_14_26_sp4_h_l_1
T_13_26_sp4_v_t_42
T_13_28_lc_trk_g2_7
T_13_28_wire_logic_cluster/lc_3/in_0

T_16_26_wire_logic_cluster/lc_2/out
T_14_26_sp4_h_l_1
T_13_26_sp4_v_t_42
T_13_28_lc_trk_g3_7
T_13_28_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2910
T_16_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g3_1
T_15_26_input_2_2
T_15_26_wire_logic_cluster/lc_2/in_2

T_16_26_wire_logic_cluster/lc_1/out
T_17_24_sp4_v_t_46
T_14_28_sp4_h_l_11
T_13_28_lc_trk_g1_3
T_13_28_wire_logic_cluster/lc_2/in_0

T_16_26_wire_logic_cluster/lc_1/out
T_17_24_sp4_v_t_46
T_14_28_sp4_h_l_11
T_13_28_lc_trk_g0_3
T_13_28_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2911
T_16_26_wire_logic_cluster/lc_0/out
T_16_23_sp4_v_t_40
T_13_27_sp4_h_l_5
T_14_27_lc_trk_g2_5
T_14_27_wire_logic_cluster/lc_7/in_0

T_16_26_wire_logic_cluster/lc_0/out
T_17_24_sp4_v_t_44
T_14_28_sp4_h_l_2
T_13_28_lc_trk_g1_2
T_13_28_wire_logic_cluster/lc_1/in_0

T_16_26_wire_logic_cluster/lc_0/out
T_17_24_sp4_v_t_44
T_14_28_sp4_h_l_2
T_13_28_lc_trk_g0_2
T_13_28_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n2912
T_16_25_wire_logic_cluster/lc_7/out
T_14_25_sp4_h_l_11
T_13_25_sp4_v_t_46
T_13_26_lc_trk_g3_6
T_13_26_wire_logic_cluster/lc_5/in_0

T_16_25_wire_logic_cluster/lc_7/out
T_14_25_sp4_h_l_11
T_13_25_sp4_v_t_46
T_13_28_lc_trk_g0_6
T_13_28_wire_logic_cluster/lc_0/in_0

T_16_25_wire_logic_cluster/lc_7/out
T_14_25_sp4_h_l_11
T_13_25_sp4_v_t_46
T_13_28_lc_trk_g1_6
T_13_28_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n2913
T_16_25_wire_logic_cluster/lc_6/out
T_15_26_lc_trk_g0_6
T_15_26_wire_logic_cluster/lc_2/in_0

T_16_25_wire_logic_cluster/lc_6/out
T_15_25_sp4_h_l_4
T_14_25_sp4_v_t_47
T_13_27_lc_trk_g0_1
T_13_27_wire_logic_cluster/lc_7/in_0

T_16_25_wire_logic_cluster/lc_6/out
T_15_25_sp4_h_l_4
T_14_25_sp4_v_t_47
T_13_27_lc_trk_g2_2
T_13_27_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n2914
T_16_25_wire_logic_cluster/lc_5/out
T_14_25_sp4_h_l_7
T_13_25_sp4_v_t_42
T_13_26_lc_trk_g3_2
T_13_26_input_2_3
T_13_26_wire_logic_cluster/lc_3/in_2

T_16_25_wire_logic_cluster/lc_5/out
T_14_25_sp4_h_l_7
T_13_25_sp4_v_t_42
T_13_27_lc_trk_g3_7
T_13_27_wire_logic_cluster/lc_6/in_0

T_16_25_wire_logic_cluster/lc_5/out
T_14_25_sp4_h_l_7
T_13_25_sp4_v_t_42
T_13_27_lc_trk_g2_7
T_13_27_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n2915
T_16_25_wire_logic_cluster/lc_4/out
T_14_25_sp4_h_l_5
T_13_25_sp4_v_t_40
T_13_26_lc_trk_g3_0
T_13_26_wire_logic_cluster/lc_4/in_3

T_16_25_wire_logic_cluster/lc_4/out
T_14_25_sp4_h_l_5
T_13_25_sp4_v_t_40
T_13_27_lc_trk_g2_5
T_13_27_wire_logic_cluster/lc_5/in_0

T_16_25_wire_logic_cluster/lc_4/out
T_14_25_sp4_h_l_5
T_13_25_sp4_v_t_40
T_13_27_lc_trk_g3_5
T_13_27_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n2916
T_16_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_3
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_4/in_1

T_16_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_3
T_13_25_sp4_v_t_44
T_13_27_lc_trk_g3_1
T_13_27_wire_logic_cluster/lc_4/in_0

T_16_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_3
T_13_25_sp4_v_t_44
T_13_27_lc_trk_g2_1
T_13_27_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n2917
T_16_25_wire_logic_cluster/lc_2/out
T_16_22_sp4_v_t_44
T_13_26_sp4_h_l_9
T_13_26_lc_trk_g1_4
T_13_26_wire_logic_cluster/lc_3/in_0

T_16_25_wire_logic_cluster/lc_2/out
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_13_27_lc_trk_g0_3
T_13_27_wire_logic_cluster/lc_3/in_0

T_16_25_wire_logic_cluster/lc_2/out
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_13_27_lc_trk_g1_3
T_13_27_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n2918
T_16_25_wire_logic_cluster/lc_1/out
T_15_25_sp4_h_l_10
T_14_25_sp4_v_t_41
T_13_26_lc_trk_g3_1
T_13_26_wire_logic_cluster/lc_3/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_15_25_sp4_h_l_10
T_14_25_sp4_v_t_41
T_13_27_lc_trk_g0_4
T_13_27_wire_logic_cluster/lc_2/in_0

T_16_25_wire_logic_cluster/lc_1/out
T_15_25_sp4_h_l_10
T_14_25_sp4_v_t_41
T_13_27_lc_trk_g1_4
T_13_27_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n2919
T_16_25_wire_logic_cluster/lc_0/out
T_16_23_sp4_v_t_45
T_13_27_sp4_h_l_8
T_13_27_lc_trk_g0_5
T_13_27_wire_logic_cluster/lc_1/in_0

T_16_25_wire_logic_cluster/lc_0/out
T_16_23_sp4_v_t_45
T_13_27_sp4_h_l_8
T_13_27_lc_trk_g1_5
T_13_27_wire_logic_cluster/lc_1/in_1

T_16_25_wire_logic_cluster/lc_0/out
T_16_23_sp4_v_t_45
T_13_23_sp4_h_l_8
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n2936
T_14_27_wire_logic_cluster/lc_7/out
T_14_25_sp4_v_t_43
T_13_27_lc_trk_g1_6
T_13_27_input_2_1
T_13_27_wire_logic_cluster/lc_1/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_14_25_sp4_v_t_43
T_13_27_lc_trk_g1_6
T_13_27_input_2_7
T_13_27_wire_logic_cluster/lc_7/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_26_lc_trk_g3_7
T_13_26_wire_logic_cluster/lc_7/in_3

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g1_7
T_13_28_input_2_0
T_13_28_wire_logic_cluster/lc_0/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g0_7
T_13_28_input_2_1
T_13_28_wire_logic_cluster/lc_1/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g1_7
T_13_28_input_2_2
T_13_28_wire_logic_cluster/lc_2/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g0_7
T_13_28_input_2_3
T_13_28_wire_logic_cluster/lc_3/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g1_7
T_13_28_input_2_4
T_13_28_wire_logic_cluster/lc_4/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g0_7
T_13_28_input_2_5
T_13_28_wire_logic_cluster/lc_5/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g1_7
T_13_28_input_2_6
T_13_28_wire_logic_cluster/lc_6/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g0_7
T_13_28_input_2_7
T_13_28_wire_logic_cluster/lc_7/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_14_25_sp4_v_t_43
T_11_29_sp4_h_l_6
T_13_29_lc_trk_g3_3
T_13_29_input_2_0
T_13_29_wire_logic_cluster/lc_0/in_2

T_14_27_wire_logic_cluster/lc_7/out
T_14_25_sp4_v_t_43
T_13_29_lc_trk_g1_6
T_13_29_input_2_1
T_13_29_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n29_adj_3011
T_15_22_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3002
T_13_29_wire_logic_cluster/lc_1/out
T_12_28_lc_trk_g2_1
T_12_28_wire_logic_cluster/lc_0/in_3

T_13_29_wire_logic_cluster/lc_1/out
T_13_25_sp4_v_t_39
T_12_27_lc_trk_g0_2
T_12_27_wire_logic_cluster/lc_2/in_0

T_13_29_wire_logic_cluster/lc_1/out
T_13_25_sp4_v_t_39
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3003
T_13_29_wire_logic_cluster/lc_0/out
T_12_28_lc_trk_g3_0
T_12_28_wire_logic_cluster/lc_0/in_1

T_13_29_wire_logic_cluster/lc_0/out
T_13_26_sp4_v_t_40
T_12_27_lc_trk_g3_0
T_12_27_wire_logic_cluster/lc_1/in_0

T_13_29_wire_logic_cluster/lc_0/out
T_13_25_sp4_v_t_37
T_12_27_lc_trk_g0_0
T_12_27_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3004
T_13_28_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g3_7
T_12_27_wire_logic_cluster/lc_0/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_13_25_sp4_v_t_38
T_12_27_lc_trk_g0_3
T_12_27_wire_logic_cluster/lc_0/in_1

T_13_28_wire_logic_cluster/lc_7/out
T_13_26_sp4_v_t_43
T_10_26_sp4_h_l_0
T_11_26_lc_trk_g2_0
T_11_26_input_2_2
T_11_26_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n3005
T_13_28_wire_logic_cluster/lc_6/out
T_12_28_lc_trk_g2_6
T_12_28_wire_logic_cluster/lc_0/in_0

T_13_28_wire_logic_cluster/lc_6/out
T_13_28_sp4_h_l_1
T_12_24_sp4_v_t_43
T_12_26_lc_trk_g3_6
T_12_26_wire_logic_cluster/lc_7/in_0

T_13_28_wire_logic_cluster/lc_6/out
T_13_28_sp4_h_l_1
T_12_24_sp4_v_t_43
T_12_26_lc_trk_g2_6
T_12_26_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3006
T_13_28_wire_logic_cluster/lc_5/out
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_6/in_0

T_13_28_wire_logic_cluster/lc_5/out
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_6/in_1

T_13_28_wire_logic_cluster/lc_5/out
T_12_28_sp4_h_l_2
T_11_24_sp4_v_t_39
T_11_26_lc_trk_g3_2
T_11_26_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n3007
T_13_28_wire_logic_cluster/lc_4/out
T_13_24_sp4_v_t_45
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_5/in_0

T_13_28_wire_logic_cluster/lc_4/out
T_13_24_sp4_v_t_45
T_12_26_lc_trk_g2_0
T_12_26_wire_logic_cluster/lc_5/in_1

T_13_28_wire_logic_cluster/lc_4/out
T_14_26_sp4_v_t_36
T_11_26_sp4_h_l_7
T_11_26_lc_trk_g1_2
T_11_26_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3008
T_13_28_wire_logic_cluster/lc_3/out
T_13_24_sp4_v_t_43
T_12_26_lc_trk_g0_6
T_12_26_wire_logic_cluster/lc_4/in_0

T_13_28_wire_logic_cluster/lc_3/out
T_13_24_sp4_v_t_43
T_12_26_lc_trk_g1_6
T_12_26_wire_logic_cluster/lc_4/in_1

T_13_28_wire_logic_cluster/lc_3/out
T_13_28_sp4_h_l_11
T_12_24_sp4_v_t_41
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n3009
T_13_28_wire_logic_cluster/lc_2/out
T_13_24_sp4_v_t_41
T_12_26_lc_trk_g1_4
T_12_26_wire_logic_cluster/lc_3/in_0

T_13_28_wire_logic_cluster/lc_2/out
T_13_24_sp4_v_t_41
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_3/in_1

T_13_28_wire_logic_cluster/lc_2/out
T_13_28_sp4_h_l_9
T_12_24_sp4_v_t_44
T_11_26_lc_trk_g0_2
T_11_26_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3010
T_13_28_wire_logic_cluster/lc_1/out
T_13_24_sp4_v_t_39
T_12_26_lc_trk_g0_2
T_12_26_wire_logic_cluster/lc_2/in_0

T_13_28_wire_logic_cluster/lc_1/out
T_13_24_sp4_v_t_39
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_2/in_1

T_13_28_wire_logic_cluster/lc_1/out
T_13_28_sp4_h_l_7
T_12_24_sp4_v_t_42
T_11_26_lc_trk_g0_7
T_11_26_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3011
T_13_28_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_37
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_1/in_0

T_13_28_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_37
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_1/in_1

T_13_28_wire_logic_cluster/lc_0/out
T_13_28_sp4_h_l_5
T_12_24_sp4_v_t_47
T_11_26_lc_trk_g0_1
T_11_26_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n3012
T_13_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g2_7
T_12_27_wire_logic_cluster/lc_6/in_3

T_13_27_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g3_7
T_12_26_wire_logic_cluster/lc_0/in_0

T_13_27_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g2_7
T_12_26_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3013
T_13_27_wire_logic_cluster/lc_6/out
T_14_26_sp4_v_t_45
T_11_26_sp4_h_l_2
T_11_26_lc_trk_g1_7
T_11_26_wire_logic_cluster/lc_4/in_0

T_13_27_wire_logic_cluster/lc_6/out
T_13_25_sp4_v_t_41
T_10_25_sp4_h_l_10
T_12_25_lc_trk_g2_7
T_12_25_wire_logic_cluster/lc_7/in_0

T_13_27_wire_logic_cluster/lc_6/out
T_13_25_sp4_v_t_41
T_10_25_sp4_h_l_10
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3014
T_13_27_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_47
T_12_25_lc_trk_g2_2
T_12_25_wire_logic_cluster/lc_6/in_0

T_13_27_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_47
T_12_25_lc_trk_g0_1
T_12_25_wire_logic_cluster/lc_6/in_1

T_13_27_wire_logic_cluster/lc_5/out
T_14_27_sp4_h_l_10
T_18_27_sp4_h_l_1
T_18_27_lc_trk_g0_4
T_18_27_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n3015
T_13_27_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g3_4
T_12_27_wire_logic_cluster/lc_6/in_1

T_13_27_wire_logic_cluster/lc_4/out
T_13_23_sp4_v_t_45
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_5/in_0

T_13_27_wire_logic_cluster/lc_4/out
T_13_23_sp4_v_t_45
T_12_25_lc_trk_g2_0
T_12_25_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3016
T_13_27_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_6/in_0

T_13_27_wire_logic_cluster/lc_3/out
T_13_23_sp4_v_t_43
T_12_25_lc_trk_g0_6
T_12_25_wire_logic_cluster/lc_4/in_0

T_13_27_wire_logic_cluster/lc_3/out
T_13_23_sp4_v_t_43
T_12_25_lc_trk_g1_6
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3017
T_13_27_wire_logic_cluster/lc_2/out
T_13_23_sp4_v_t_41
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_3/in_0

T_13_27_wire_logic_cluster/lc_2/out
T_13_23_sp4_v_t_41
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_3/in_1

T_13_27_wire_logic_cluster/lc_2/out
T_8_27_sp12_h_l_0
T_18_27_lc_trk_g0_7
T_18_27_input_2_1
T_18_27_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n3018
T_13_27_wire_logic_cluster/lc_1/out
T_13_23_sp4_v_t_39
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_2/in_0

T_13_27_wire_logic_cluster/lc_1/out
T_13_23_sp4_v_t_39
T_12_25_lc_trk_g1_2
T_12_25_wire_logic_cluster/lc_2/in_1

T_13_27_wire_logic_cluster/lc_1/out
T_9_27_sp12_h_l_1
T_18_27_lc_trk_g1_5
T_18_27_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3019
T_13_27_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_40
T_12_25_lc_trk_g3_0
T_12_25_wire_logic_cluster/lc_1/in_0

T_13_27_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_37
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_1/in_1

T_13_27_wire_logic_cluster/lc_0/out
T_10_27_sp12_h_l_0
T_17_27_lc_trk_g1_0
T_17_27_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n3035
T_11_26_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g0_4
T_11_25_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g1_5
T_12_26_input_2_0
T_12_26_wire_logic_cluster/lc_0/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g0_5
T_12_26_input_2_1
T_12_26_wire_logic_cluster/lc_1/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g1_5
T_12_26_input_2_2
T_12_26_wire_logic_cluster/lc_2/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g0_5
T_12_26_input_2_3
T_12_26_wire_logic_cluster/lc_3/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g1_5
T_12_26_input_2_4
T_12_26_wire_logic_cluster/lc_4/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g0_5
T_12_26_input_2_5
T_12_26_wire_logic_cluster/lc_5/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g1_5
T_12_26_input_2_6
T_12_26_wire_logic_cluster/lc_6/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_8
T_12_26_lc_trk_g0_5
T_12_26_input_2_7
T_12_26_wire_logic_cluster/lc_7/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g2_4
T_12_27_input_2_0
T_12_27_wire_logic_cluster/lc_0/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_24_sp4_v_t_36
T_12_27_lc_trk_g1_4
T_12_27_input_2_1
T_12_27_wire_logic_cluster/lc_1/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g2_4
T_12_27_input_2_2
T_12_27_wire_logic_cluster/lc_2/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g3_4
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

T_11_26_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g3_4
T_12_25_input_2_7
T_12_25_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter1.n30_adj_3009
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n30_adj_3016_cascade_
T_17_21_wire_logic_cluster/lc_0/ltout
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n31009
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3101
T_12_27_wire_logic_cluster/lc_2/out
T_13_27_sp4_h_l_4
T_14_27_lc_trk_g3_4
T_14_27_wire_logic_cluster/lc_3/in_0

T_12_27_wire_logic_cluster/lc_2/out
T_13_27_sp4_h_l_4
T_14_27_lc_trk_g2_4
T_14_27_wire_logic_cluster/lc_3/in_1

T_12_27_wire_logic_cluster/lc_2/out
T_13_23_sp4_v_t_40
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n31016_cascade_
T_21_24_wire_logic_cluster/lc_2/ltout
T_21_24_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n3102
T_12_27_wire_logic_cluster/lc_1/out
T_8_27_sp12_h_l_1
T_14_27_lc_trk_g0_6
T_14_27_wire_logic_cluster/lc_2/in_0

T_12_27_wire_logic_cluster/lc_1/out
T_8_27_sp12_h_l_1
T_14_27_lc_trk_g1_6
T_14_27_wire_logic_cluster/lc_2/in_1

T_12_27_wire_logic_cluster/lc_1/out
T_12_16_sp12_v_t_22
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3103
T_12_27_wire_logic_cluster/lc_0/out
T_9_27_sp12_h_l_0
T_14_27_lc_trk_g1_4
T_14_27_wire_logic_cluster/lc_1/in_0

T_12_27_wire_logic_cluster/lc_0/out
T_9_27_sp12_h_l_0
T_14_27_lc_trk_g0_4
T_14_27_wire_logic_cluster/lc_1/in_1

T_12_27_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_37
T_12_24_lc_trk_g2_5
T_12_24_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n3104
T_12_26_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_38
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_1/in_1

T_12_26_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_38
T_13_27_sp4_h_l_9
T_14_27_lc_trk_g3_1
T_14_27_wire_logic_cluster/lc_0/in_0

T_12_26_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_38
T_13_27_sp4_h_l_9
T_14_27_lc_trk_g2_1
T_14_27_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n31048
T_23_23_wire_logic_cluster/lc_4/out
T_22_23_sp4_h_l_0
T_21_19_sp4_v_t_40
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3105
T_12_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_36
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_6/out
T_12_26_sp4_h_l_1
T_14_26_lc_trk_g3_4
T_14_26_wire_logic_cluster/lc_7/in_0

T_12_26_wire_logic_cluster/lc_6/out
T_12_26_sp4_h_l_1
T_14_26_lc_trk_g2_4
T_14_26_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3106
T_12_26_wire_logic_cluster/lc_5/out
T_12_19_sp12_v_t_22
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_2/in_1

T_12_26_wire_logic_cluster/lc_5/out
T_12_26_sp12_h_l_1
T_14_26_lc_trk_g0_6
T_14_26_wire_logic_cluster/lc_6/in_0

T_12_26_wire_logic_cluster/lc_5/out
T_12_26_sp12_h_l_1
T_14_26_lc_trk_g1_6
T_14_26_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n31069_cascade_
T_23_24_wire_logic_cluster/lc_0/ltout
T_23_24_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n3107
T_12_26_wire_logic_cluster/lc_4/out
T_13_22_sp4_v_t_44
T_12_24_lc_trk_g0_2
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

T_12_26_wire_logic_cluster/lc_4/out
T_13_22_sp4_v_t_44
T_14_26_sp4_h_l_9
T_14_26_lc_trk_g1_4
T_14_26_wire_logic_cluster/lc_5/in_0

T_12_26_wire_logic_cluster/lc_4/out
T_13_22_sp4_v_t_44
T_14_26_sp4_h_l_9
T_14_26_lc_trk_g0_4
T_14_26_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3108
T_12_26_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_42
T_12_24_lc_trk_g1_7
T_12_24_wire_logic_cluster/lc_2/in_0

T_12_26_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_42
T_14_26_sp4_h_l_7
T_14_26_lc_trk_g0_2
T_14_26_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_42
T_14_26_sp4_h_l_7
T_14_26_lc_trk_g1_2
T_14_26_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n31088_cascade_
T_20_25_wire_logic_cluster/lc_4/ltout
T_20_25_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n3109
T_12_26_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_24_lc_trk_g2_0
T_12_24_wire_logic_cluster/lc_0/in_0

T_12_26_wire_logic_cluster/lc_2/out
T_7_26_sp12_h_l_0
T_14_26_lc_trk_g1_0
T_14_26_wire_logic_cluster/lc_3/in_0

T_12_26_wire_logic_cluster/lc_2/out
T_7_26_sp12_h_l_0
T_14_26_lc_trk_g0_0
T_14_26_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3110
T_12_26_wire_logic_cluster/lc_1/out
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_2/in_0

T_12_26_wire_logic_cluster/lc_1/out
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g3_2
T_14_26_wire_logic_cluster/lc_2/in_1

T_12_26_wire_logic_cluster/lc_1/out
T_13_25_lc_trk_g3_1
T_13_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n31107
T_18_25_wire_logic_cluster/lc_3/out
T_19_25_sp4_h_l_6
T_20_25_lc_trk_g3_6
T_20_25_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3111
T_12_26_wire_logic_cluster/lc_0/out
T_12_22_sp12_v_t_23
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_1/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_5
T_14_26_lc_trk_g3_0
T_14_26_wire_logic_cluster/lc_1/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_5
T_14_26_lc_trk_g2_0
T_14_26_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3112
T_12_25_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_3/in_3

T_12_25_wire_logic_cluster/lc_7/out
T_12_25_sp4_h_l_3
T_15_25_sp4_v_t_38
T_14_26_lc_trk_g2_6
T_14_26_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_7/out
T_11_25_sp4_h_l_6
T_14_25_sp4_v_t_46
T_14_26_lc_trk_g3_6
T_14_26_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3113
T_12_25_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g1_6
T_12_24_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_6/out
T_12_25_sp4_h_l_1
T_14_25_lc_trk_g3_4
T_14_25_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_6/out
T_12_25_sp4_h_l_1
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3114
T_12_25_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g3_5
T_11_25_wire_logic_cluster/lc_7/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_4_25_sp12_h_l_1
T_14_25_lc_trk_g0_6
T_14_25_wire_logic_cluster/lc_6/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_4_25_sp12_h_l_1
T_14_25_lc_trk_g1_6
T_14_25_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3115
T_12_25_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

T_12_25_wire_logic_cluster/lc_4/out
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g1_4
T_14_25_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_4/out
T_13_25_sp4_h_l_8
T_14_25_lc_trk_g2_0
T_14_25_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3116
T_12_25_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_sp4_h_l_11
T_14_25_lc_trk_g2_6
T_14_25_wire_logic_cluster/lc_4/in_0

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_sp4_h_l_11
T_14_25_lc_trk_g3_6
T_14_25_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3117
T_12_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_7_25_sp12_h_l_0
T_14_25_lc_trk_g1_0
T_14_25_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_7_25_sp12_h_l_0
T_14_25_lc_trk_g0_0
T_14_25_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3118
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_sp4_h_l_7
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_2/in_0

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_sp4_h_l_7
T_14_25_lc_trk_g3_2
T_14_25_wire_logic_cluster/lc_2/in_1

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_sp4_h_l_7
T_11_21_sp4_v_t_42
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n3119
T_12_25_wire_logic_cluster/lc_0/out
T_12_25_sp4_h_l_5
T_14_25_lc_trk_g3_0
T_14_25_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_0/out
T_12_25_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_25_lc_trk_g1_5
T_14_25_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_37
T_11_22_lc_trk_g2_5
T_11_22_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter1.n31291_cascade_
T_17_21_wire_logic_cluster/lc_2/ltout
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n31313
T_13_24_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n31334
T_17_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g1_6
T_18_27_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n3134
T_13_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g0_3
T_14_25_input_2_1
T_14_25_wire_logic_cluster/lc_1/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g0_3
T_14_25_input_2_7
T_14_25_wire_logic_cluster/lc_7/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g3_3
T_14_26_input_2_0
T_14_26_wire_logic_cluster/lc_0/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g2_3
T_14_26_input_2_1
T_14_26_wire_logic_cluster/lc_1/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g3_3
T_14_26_input_2_2
T_14_26_wire_logic_cluster/lc_2/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g2_3
T_14_26_input_2_3
T_14_26_wire_logic_cluster/lc_3/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g3_3
T_14_26_input_2_4
T_14_26_wire_logic_cluster/lc_4/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g2_3
T_14_26_input_2_5
T_14_26_wire_logic_cluster/lc_5/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g3_3
T_14_26_input_2_6
T_14_26_wire_logic_cluster/lc_6/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g2_3
T_14_26_input_2_7
T_14_26_wire_logic_cluster/lc_7/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_sp4_v_t_39
T_14_27_lc_trk_g1_7
T_14_27_input_2_0
T_14_27_wire_logic_cluster/lc_0/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_sp4_v_t_39
T_14_27_lc_trk_g0_7
T_14_27_input_2_1
T_14_27_wire_logic_cluster/lc_1/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_sp4_v_t_39
T_14_27_lc_trk_g1_7
T_14_27_input_2_2
T_14_27_wire_logic_cluster/lc_2/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_sp4_v_t_39
T_14_27_lc_trk_g0_7
T_14_27_input_2_3
T_14_27_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n31344
T_12_23_wire_logic_cluster/lc_4/out
T_13_22_sp4_v_t_41
T_13_26_lc_trk_g0_4
T_13_26_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n3134_cascade_
T_13_25_wire_logic_cluster/lc_3/ltout
T_13_25_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n31350_cascade_
T_18_25_wire_logic_cluster/lc_0/ltout
T_18_25_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n31368
T_12_23_wire_logic_cluster/lc_5/out
T_12_23_sp12_h_l_1
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter1.n31_adj_3014
T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n3200
T_14_27_wire_logic_cluster/lc_3/out
T_14_23_sp4_v_t_43
T_13_25_lc_trk_g0_6
T_13_25_input_2_6
T_13_25_wire_logic_cluster/lc_6/in_2

T_14_27_wire_logic_cluster/lc_3/out
T_15_26_sp4_v_t_39
T_15_22_sp4_v_t_40
T_15_25_lc_trk_g0_0
T_15_25_wire_logic_cluster/lc_4/in_0

T_14_27_wire_logic_cluster/lc_3/out
T_15_26_sp4_v_t_39
T_15_22_sp4_v_t_40
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3201
T_14_27_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_40
T_15_25_lc_trk_g2_5
T_15_25_wire_logic_cluster/lc_3/in_0

T_14_27_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_40
T_15_25_lc_trk_g3_5
T_15_25_wire_logic_cluster/lc_3/in_1

T_14_27_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_40
T_12_23_sp4_h_l_11
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n3202
T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_2/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_15_25_lc_trk_g2_3
T_15_25_wire_logic_cluster/lc_2/in_1

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_12_24_sp4_h_l_0
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3203
T_14_27_wire_logic_cluster/lc_0/out
T_15_27_sp4_h_l_0
T_14_23_sp4_v_t_40
T_13_25_lc_trk_g1_5
T_13_25_wire_logic_cluster/lc_5/in_3

T_14_27_wire_logic_cluster/lc_0/out
T_15_23_sp4_v_t_36
T_15_25_lc_trk_g2_1
T_15_25_wire_logic_cluster/lc_1/in_0

T_14_27_wire_logic_cluster/lc_0/out
T_15_23_sp4_v_t_36
T_15_25_lc_trk_g3_1
T_15_25_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3204
T_14_26_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g2_7
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g3_7
T_15_25_wire_logic_cluster/lc_0/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3205
T_14_26_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_36
T_13_24_lc_trk_g2_4
T_13_24_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_6/out
T_13_26_sp4_h_l_4
T_16_22_sp4_v_t_41
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_7/in_0

T_14_26_wire_logic_cluster/lc_6/out
T_13_26_sp4_h_l_4
T_16_22_sp4_v_t_41
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3206
T_14_26_wire_logic_cluster/lc_5/out
T_13_25_lc_trk_g2_5
T_13_25_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_5/out
T_15_25_sp4_v_t_43
T_15_21_sp4_v_t_43
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_6/in_0

T_14_26_wire_logic_cluster/lc_5/out
T_15_25_sp4_v_t_43
T_15_21_sp4_v_t_43
T_15_24_lc_trk_g0_3
T_15_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3207
T_14_26_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g2_4
T_13_25_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_37
T_15_24_sp4_h_l_0
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_37
T_15_24_sp4_h_l_0
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3208
T_14_26_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g2_3
T_13_25_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_3/out
T_15_25_sp4_v_t_39
T_16_25_sp4_h_l_2
T_15_21_sp4_v_t_42
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_4/in_0

T_14_26_wire_logic_cluster/lc_3/out
T_15_25_sp4_v_t_39
T_16_25_sp4_h_l_2
T_15_21_sp4_v_t_42
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3209
T_14_26_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g2_2
T_13_25_wire_logic_cluster/lc_6/in_0

T_14_26_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_45
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_3/in_0

T_14_26_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_45
T_15_24_lc_trk_g3_5
T_15_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3210
T_14_26_wire_logic_cluster/lc_1/out
T_14_23_sp4_v_t_42
T_13_25_lc_trk_g0_7
T_13_25_wire_logic_cluster/lc_6/in_1

T_14_26_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_38
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_2/in_0

T_14_26_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_38
T_15_24_lc_trk_g2_3
T_15_24_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3211
T_14_26_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_37
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_0/out
T_15_22_sp4_v_t_36
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_1/in_0

T_14_26_wire_logic_cluster/lc_0/out
T_15_22_sp4_v_t_36
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3212
T_14_25_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_0/in_0

T_14_25_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g2_7
T_15_24_wire_logic_cluster/lc_0/in_1

T_14_25_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_38
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n3213
T_14_25_wire_logic_cluster/lc_6/out
T_13_25_lc_trk_g3_6
T_13_25_wire_logic_cluster/lc_6/in_3

T_14_25_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_9
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_7/in_0

T_14_25_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_9
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3214
T_14_25_wire_logic_cluster/lc_5/out
T_13_25_lc_trk_g3_5
T_13_25_wire_logic_cluster/lc_1/in_1

T_14_25_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_38
T_15_19_sp4_v_t_43
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_6/in_0

T_14_25_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_38
T_15_19_sp4_v_t_43
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3215
T_14_25_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g3_4
T_13_25_wire_logic_cluster/lc_2/in_1

T_14_25_wire_logic_cluster/lc_4/out
T_15_24_sp4_v_t_41
T_15_20_sp4_v_t_42
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_5/in_0

T_14_25_wire_logic_cluster/lc_4/out
T_15_24_sp4_v_t_41
T_15_20_sp4_v_t_42
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3216
T_14_25_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g3_3
T_13_25_wire_logic_cluster/lc_2/in_0

T_14_25_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_47
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_4/in_0

T_14_25_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_47
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3217
T_14_25_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g3_2
T_13_25_input_2_1
T_13_25_wire_logic_cluster/lc_1/in_2

T_14_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_45
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_3/in_0

T_14_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_45
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3218
T_14_25_wire_logic_cluster/lc_1/out
T_13_25_lc_trk_g2_1
T_13_25_wire_logic_cluster/lc_1/in_0

T_14_25_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_38
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_2/in_0

T_14_25_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_38
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3219
T_14_25_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_3/in_1

T_14_25_wire_logic_cluster/lc_0/out
T_15_21_sp4_v_t_36
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_1/in_0

T_14_25_wire_logic_cluster/lc_0/out
T_15_21_sp4_v_t_36
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3233
T_13_24_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g2_4
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g3_4
T_15_24_input_2_1
T_15_24_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g2_4
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g3_4
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g2_4
T_15_24_input_2_4
T_15_24_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g3_4
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g2_4
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_15_24_lc_trk_g3_4
T_15_24_input_2_7
T_15_24_wire_logic_cluster/lc_7/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_15_25_lc_trk_g2_4
T_15_25_input_2_0
T_15_25_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_16_28_sp4_v_t_44
T_16_24_sp4_v_t_40
T_15_25_lc_trk_g3_0
T_15_25_input_2_1
T_15_25_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_15_25_lc_trk_g2_4
T_15_25_input_2_2
T_15_25_wire_logic_cluster/lc_2/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_16_28_sp4_v_t_44
T_16_24_sp4_v_t_40
T_15_25_lc_trk_g3_0
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_15_25_lc_trk_g2_4
T_15_25_input_2_4
T_15_25_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_16_28_sp4_v_t_44
T_16_24_sp4_v_t_40
T_16_20_sp4_v_t_40
T_15_23_lc_trk_g3_0
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_16_24_sp4_v_t_36
T_16_28_sp4_v_t_44
T_16_24_sp4_v_t_40
T_16_20_sp4_v_t_40
T_15_23_lc_trk_g3_0
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

End 

Net : quad_counter1.n3299
T_15_25_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_5/in_0

T_15_25_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_5/in_1

T_15_25_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_45
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n3300
T_15_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g0_3
T_15_25_input_2_5
T_15_25_wire_logic_cluster/lc_5/in_2

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_4/in_0

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3301
T_15_25_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_5/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_3/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3302
T_15_25_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_2/in_0

T_15_25_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g2_1
T_14_24_wire_logic_cluster/lc_2/in_1

T_15_25_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_39
T_15_22_lc_trk_g3_7
T_15_22_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n3303
T_15_25_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_1/in_0

T_15_25_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g2_0
T_14_24_wire_logic_cluster/lc_1/in_1

T_15_25_wire_logic_cluster/lc_0/out
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3304
T_15_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_0/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g2_7
T_14_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_15_19_sp12_v_t_22
T_15_18_sp4_v_t_46
T_15_22_lc_trk_g0_3
T_15_22_input_2_1
T_15_22_wire_logic_cluster/lc_1/in_2

End 

Net : quad_counter1.n3305
T_15_24_wire_logic_cluster/lc_6/out
T_15_18_sp12_v_t_23
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3306
T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_15_22_lc_trk_g3_2
T_15_22_input_2_3
T_15_22_wire_logic_cluster/lc_3/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3307
T_15_24_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3308
T_15_24_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_42
T_15_22_lc_trk_g1_7
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g2_3
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3309
T_15_24_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_44
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_1/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3310
T_15_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_38
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3311
T_15_24_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_36
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3312
T_15_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g2_7
T_14_23_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_46
T_15_25_lc_trk_g0_6
T_15_25_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n3313
T_15_23_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g2_6
T_14_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3314
T_15_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_42
T_15_18_sp4_v_t_38
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_6/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g2_5
T_14_22_wire_logic_cluster/lc_6/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_sp12_h_l_1
T_21_23_lc_trk_g0_6
T_21_23_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n3315
T_15_23_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_5/in_1

T_15_23_wire_logic_cluster/lc_4/out
T_16_23_sp12_h_l_0
T_21_23_lc_trk_g1_4
T_21_23_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n3316
T_15_23_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g2_3
T_14_22_wire_logic_cluster/lc_4/in_1

T_15_23_wire_logic_cluster/lc_3/out
T_9_23_sp12_h_l_1
T_21_23_sp12_h_l_1
T_21_23_lc_trk_g1_2
T_21_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3317
T_15_23_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_3/in_1

T_15_23_wire_logic_cluster/lc_2/out
T_10_23_sp12_h_l_0
T_22_23_sp12_h_l_0
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3318
T_15_23_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_1/out
T_11_23_sp12_h_l_1
T_13_23_sp4_h_l_2
T_12_19_sp4_v_t_42
T_11_22_lc_trk_g3_2
T_11_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3319
T_15_23_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_1/in_1

T_15_23_wire_logic_cluster/lc_0/out
T_12_23_sp12_h_l_0
T_11_11_sp12_v_t_23
T_11_22_lc_trk_g3_3
T_11_22_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n3332
T_15_22_wire_logic_cluster/lc_4/out
T_14_22_sp4_h_l_0
T_14_22_lc_trk_g0_5
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_22_sp4_h_l_0
T_14_22_lc_trk_g0_5
T_14_22_input_2_7
T_14_22_wire_logic_cluster/lc_7/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g0_4
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g1_4
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g0_4
T_14_24_input_2_2
T_14_24_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g1_4
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g0_4
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_14_24_lc_trk_g1_4
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n3332_cascade_
T_15_22_wire_logic_cluster/lc_4/ltout
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n33778
Net : quad_counter1.n33779
Net : quad_counter1.n33780
Net : quad_counter1.n33781
Net : quad_counter1.n33782
Net : quad_counter1.n33783
Net : quad_counter1.n33784
Net : quad_counter1.n33786
Net : quad_counter1.n33787
Net : quad_counter1.n33788
Net : quad_counter1.n33789
Net : quad_counter1.n33790
Net : quad_counter1.n33791
Net : quad_counter1.n33792
T_11_8_wire_logic_cluster/lc_6/cout
T_11_8_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n33793
Net : quad_counter1.n33794
Net : quad_counter1.n33795
Net : quad_counter1.n33796
Net : quad_counter1.n33797
Net : quad_counter1.n33798
Net : quad_counter1.n33799
Net : quad_counter1.n33801
Net : quad_counter1.n33802
Net : quad_counter1.n33803
Net : quad_counter1.n33804
Net : quad_counter1.n33805
Net : quad_counter1.n33806
Net : quad_counter1.n33807
T_9_8_wire_logic_cluster/lc_6/cout
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n33823
Net : quad_counter1.n33824
Net : quad_counter1.n33825
Net : quad_counter1.n33826
Net : quad_counter1.n33827
Net : quad_counter1.n33828
Net : quad_counter1.n33829
Net : quad_counter1.n33831
Net : quad_counter1.n33832
Net : quad_counter1.n33833
Net : quad_counter1.n33834
Net : quad_counter1.n33835
Net : quad_counter1.n33836
Net : quad_counter1.n33837
Net : quad_counter1.n33839
Net : quad_counter1.n33840
Net : quad_counter1.n33841
Net : quad_counter1.n33842
Net : quad_counter1.n33843
Net : quad_counter1.n33844
Net : quad_counter1.n33845
Net : quad_counter1.n33847
Net : quad_counter1.n33848
Net : quad_counter1.n33849
Net : quad_counter1.n33850
Net : quad_counter1.n33851
Net : quad_counter1.n33852
Net : quad_counter1.n33853
Net : quad_counter1.n33894
Net : quad_counter1.n33895
Net : quad_counter1.n33896
Net : quad_counter1.n33897
Net : quad_counter1.n33898
Net : quad_counter1.n33899
Net : quad_counter1.n33900
Net : quad_counter1.n33902
Net : quad_counter1.n33903
Net : quad_counter1.n33904
Net : quad_counter1.n33905
Net : quad_counter1.n33906
Net : quad_counter1.n33907
Net : quad_counter1.n33908
Net : quad_counter1.n33910
Net : quad_counter1.n33911
Net : quad_counter1.n33912
Net : quad_counter1.n33913
Net : quad_counter1.n33914
Net : quad_counter1.n33915
Net : quad_counter1.n33916
Net : quad_counter1.n33918
Net : quad_counter1.n33919
Net : quad_counter1.n33920
Net : quad_counter1.n33921
Net : quad_counter1.n33922
Net : quad_counter1.n33923
Net : quad_counter1.n33924
T_19_26_wire_logic_cluster/lc_6/cout
T_19_26_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n3398
T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g0_5
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

T_14_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_43
T_16_23_sp4_h_l_6
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_6/in_0

T_14_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_43
T_16_23_sp4_h_l_6
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3399
T_14_24_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g3_4
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

T_14_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_0
T_16_20_sp4_v_t_37
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_5/in_0

T_14_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_0
T_16_20_sp4_v_t_37
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n33_adj_3019
T_17_21_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_22_sp12_h_l_1
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n3400
T_14_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_3/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_2
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_2
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3401
T_14_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_1/in_1

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_sp4_h_l_9
T_17_20_sp4_v_t_44
T_16_23_lc_trk_g3_4
T_16_23_wire_logic_cluster/lc_3/in_0

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_sp4_h_l_9
T_17_20_sp4_v_t_44
T_14_24_sp4_h_l_2
T_17_20_sp4_v_t_45
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3402
T_14_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_7
T_17_20_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_2/in_0

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_7
T_17_20_sp4_v_t_42
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_2/in_1

T_14_24_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_38
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter1.n3403
T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_7/in_1

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_sp4_h_l_5
T_17_20_sp4_v_t_40
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_1/in_0

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_sp4_h_l_5
T_17_20_sp4_v_t_40
T_14_20_sp4_h_l_5
T_17_20_sp4_v_t_47
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3404
T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_13_23_sp4_h_l_6
T_16_19_sp4_v_t_43
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n3405
T_14_23_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_19_sp4_v_t_42
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3406
T_14_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_46
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_43
T_16_22_sp4_h_l_6
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_43
T_16_22_sp4_h_l_6
T_16_22_lc_trk_g0_3
T_16_22_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3407
T_14_23_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_16_19_sp4_v_t_37
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_16_19_sp4_v_t_37
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_5/in_1

End 

Net : quad_counter1.n3408
T_14_23_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_42
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_39
T_16_22_sp4_h_l_2
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_39
T_16_22_sp4_h_l_2
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3409
T_14_23_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_2/out
T_14_22_sp4_v_t_36
T_15_22_sp4_h_l_1
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_3/in_0

T_14_23_wire_logic_cluster/lc_2/out
T_14_22_sp4_v_t_36
T_11_22_sp4_h_l_7
T_15_22_sp4_h_l_3
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3410
T_14_23_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_43
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_13_23_sp4_h_l_10
T_16_19_sp4_v_t_41
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_13_23_sp4_h_l_10
T_16_19_sp4_v_t_41
T_16_22_lc_trk_g0_1
T_16_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3411
T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3412
T_14_22_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_46
T_14_24_lc_trk_g0_6
T_14_24_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_sp4_h_l_3
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_sp4_h_l_3
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3413
T_14_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_5_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_7/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_5_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n3414
T_14_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_2
T_16_18_sp4_v_t_39
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_2
T_16_18_sp4_v_t_39
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_10
T_18_18_sp4_v_t_47
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n3415
T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_15_21_sp4_h_l_10
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_15_21_sp4_h_l_10
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_36
T_16_20_sp4_h_l_1
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n3416
T_14_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_38
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_4/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_38
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_38
T_15_21_sp4_h_l_8
T_18_17_sp4_v_t_39
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3417
T_14_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_36
T_15_21_sp4_h_l_1
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_3/in_0

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_36
T_15_21_sp4_h_l_1
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_36
T_15_21_sp4_h_l_1
T_18_17_sp4_v_t_42
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3418
T_14_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_10
T_16_18_sp4_v_t_41
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_10
T_16_18_sp4_v_t_41
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_46
T_16_20_sp4_h_l_11
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3419
T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_46
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_42
T_17_18_sp4_v_t_38
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n34194
Net : quad_counter1.n34195
Net : quad_counter1.n34196
Net : quad_counter1.n34197
Net : quad_counter1.n34198
Net : quad_counter1.n34199
T_19_27_wire_logic_cluster/lc_5/cout
T_19_27_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n34200
Net : quad_counter1.n34201
Net : quad_counter1.n34202
Net : quad_counter1.n34203
Net : quad_counter1.n34204
Net : quad_counter1.n34205
Net : quad_counter1.n34206
T_20_26_wire_logic_cluster/lc_6/cout
T_20_26_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n34207
Net : quad_counter1.n34208
Net : quad_counter1.n34209
Net : quad_counter1.n34210
Net : quad_counter1.n34211
Net : quad_counter1.n34212
Net : quad_counter1.n34213
Net : quad_counter1.n34215
Net : quad_counter1.n34216
Net : quad_counter1.n34217
Net : quad_counter1.n34218
Net : quad_counter1.n34219
Net : quad_counter1.n34220
Net : quad_counter1.n34221
Net : quad_counter1.n34223
T_26_25_wire_logic_cluster/lc_0/cout
T_26_25_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n34224
Net : quad_counter1.n34225
Net : quad_counter1.n34226
Net : quad_counter1.n34227
Net : quad_counter1.n34228
Net : quad_counter1.n34229
Net : quad_counter1.n34230
Net : quad_counter1.n34232
Net : quad_counter1.n34233
T_24_24_wire_logic_cluster/lc_1/cout
T_24_24_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n34234
Net : quad_counter1.n34235
Net : quad_counter1.n34236
Net : quad_counter1.n34237
Net : quad_counter1.n34238
Net : quad_counter1.n34239
Net : quad_counter1.n34240
Net : quad_counter1.n34242
Net : quad_counter1.n34243
Net : quad_counter1.n34244
T_21_22_wire_logic_cluster/lc_2/cout
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n34245
Net : quad_counter1.n34246
Net : quad_counter1.n34247
Net : quad_counter1.n34248
Net : quad_counter1.n34249
Net : quad_counter1.n34250
Net : quad_counter1.n34251
Net : quad_counter1.n34253
Net : quad_counter1.n34254
Net : quad_counter1.n34255
Net : quad_counter1.n34256
T_20_24_wire_logic_cluster/lc_3/cout
T_20_24_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n34257
Net : quad_counter1.n34258
Net : quad_counter1.n34259
Net : quad_counter1.n34260
Net : quad_counter1.n34261
Net : quad_counter1.n34262
Net : quad_counter1.n34263
Net : quad_counter1.n34265
Net : quad_counter1.n34266
Net : quad_counter1.n34267
Net : quad_counter1.n34268
Net : quad_counter1.n34269
T_18_24_wire_logic_cluster/lc_4/cout
T_18_24_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n34270
Net : quad_counter1.n34271
Net : quad_counter1.n34272
Net : quad_counter1.n34273
Net : quad_counter1.n34274
Net : quad_counter1.n34275
Net : quad_counter1.n34276
Net : quad_counter1.n34278
Net : quad_counter1.n34279
Net : quad_counter1.n34280
Net : quad_counter1.n34281
Net : quad_counter1.n34282
Net : quad_counter1.n34283
T_17_23_wire_logic_cluster/lc_5/cout
T_17_23_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n34284
Net : quad_counter1.n34285
Net : quad_counter1.n34286
Net : quad_counter1.n34287
Net : quad_counter1.n34288
Net : quad_counter1.n34289
Net : quad_counter1.n34290
Net : quad_counter1.n34292
Net : quad_counter1.n34293
Net : quad_counter1.n34294
Net : quad_counter1.n34295
Net : quad_counter1.n34296
Net : quad_counter1.n34297
Net : quad_counter1.n34298
T_17_26_wire_logic_cluster/lc_6/cout
T_17_26_wire_logic_cluster/lc_7/in_3

End 

Net : quad_counter1.n34299
Net : quad_counter1.n34300
Net : quad_counter1.n34301
Net : quad_counter1.n34302
Net : quad_counter1.n34303
Net : quad_counter1.n34304
Net : quad_counter1.n34305
Net : quad_counter1.n34307
Net : quad_counter1.n34308
Net : quad_counter1.n34309
Net : quad_counter1.n3431
T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_lc_trk_g0_3
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_lc_trk_g0_3
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_1
T_16_22_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_7
T_16_22_wire_logic_cluster/lc_7/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g3_3
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g2_3
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g3_3
T_16_23_input_2_2
T_16_23_wire_logic_cluster/lc_2/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g2_3
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g3_3
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g2_3
T_16_23_input_2_5
T_16_23_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g3_3
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n34310
Net : quad_counter1.n34311
Net : quad_counter1.n34312
Net : quad_counter1.n34313
Net : quad_counter1.n34315
Net : quad_counter1.n34316
Net : quad_counter1.n34317
Net : quad_counter1.n34318
Net : quad_counter1.n34319
Net : quad_counter1.n3431_cascade_
T_15_21_wire_logic_cluster/lc_1/ltout
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n34320
Net : quad_counter1.n34321
Net : quad_counter1.n34323
Net : quad_counter1.n34324
Net : quad_counter1.n34325
Net : quad_counter1.n34326
Net : quad_counter1.n34327
Net : quad_counter1.n34328
Net : quad_counter1.n34329
Net : quad_counter1.n34331
T_13_29_wire_logic_cluster/lc_0/cout
T_13_29_wire_logic_cluster/lc_1/in_3

End 

Net : quad_counter1.n34332
Net : quad_counter1.n34333
Net : quad_counter1.n34334
Net : quad_counter1.n34335
Net : quad_counter1.n34336
Net : quad_counter1.n34337
Net : quad_counter1.n34338
Net : quad_counter1.n34340
Net : quad_counter1.n34341
Net : quad_counter1.n34342
Net : quad_counter1.n34343
Net : quad_counter1.n34344
Net : quad_counter1.n34345
Net : quad_counter1.n34346
Net : quad_counter1.n34348
Net : quad_counter1.n34349
T_12_27_wire_logic_cluster/lc_1/cout
T_12_27_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n34350
Net : quad_counter1.n34351
Net : quad_counter1.n34352
Net : quad_counter1.n34353
Net : quad_counter1.n34354
Net : quad_counter1.n34355
Net : quad_counter1.n34356
Net : quad_counter1.n34358
Net : quad_counter1.n34359
Net : quad_counter1.n34360
Net : quad_counter1.n34361
Net : quad_counter1.n34362
Net : quad_counter1.n34363
Net : quad_counter1.n34364
Net : quad_counter1.n34366
Net : quad_counter1.n34367
Net : quad_counter1.n34368
T_14_27_wire_logic_cluster/lc_2/cout
T_14_27_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n34369
Net : quad_counter1.n34370
Net : quad_counter1.n34371
Net : quad_counter1.n34372
Net : quad_counter1.n34373
Net : quad_counter1.n34374
Net : quad_counter1.n34375
Net : quad_counter1.n34377
Net : quad_counter1.n34378
Net : quad_counter1.n34379
Net : quad_counter1.n34380
Net : quad_counter1.n34381
Net : quad_counter1.n34382
Net : quad_counter1.n34383
Net : quad_counter1.n34385
Net : quad_counter1.n34386
Net : quad_counter1.n34387
Net : quad_counter1.n34388
T_15_25_wire_logic_cluster/lc_3/cout
T_15_25_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n34389
Net : quad_counter1.n34390
Net : quad_counter1.n34391
Net : quad_counter1.n34392
Net : quad_counter1.n34393
Net : quad_counter1.n34394
Net : quad_counter1.n34395
Net : quad_counter1.n34397
Net : quad_counter1.n34398
Net : quad_counter1.n34399
Net : quad_counter1.n34400
Net : quad_counter1.n34401
Net : quad_counter1.n34402
Net : quad_counter1.n34403
Net : quad_counter1.n34405
Net : quad_counter1.n34406
Net : quad_counter1.n34407
Net : quad_counter1.n34408
Net : quad_counter1.n34409
T_14_24_wire_logic_cluster/lc_4/cout
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n34410
Net : quad_counter1.n34411
Net : quad_counter1.n34412
Net : quad_counter1.n34413
Net : quad_counter1.n34414
Net : quad_counter1.n34415
Net : quad_counter1.n34416
Net : quad_counter1.n34418
Net : quad_counter1.n34419
Net : quad_counter1.n34420
Net : quad_counter1.n34421
Net : quad_counter1.n34422
Net : quad_counter1.n34423
Net : quad_counter1.n34424
Net : quad_counter1.n34426
Net : quad_counter1.n34427
Net : quad_counter1.n34428
Net : quad_counter1.n34429
Net : quad_counter1.n34430
Net : quad_counter1.n34431
T_16_23_wire_logic_cluster/lc_5/cout
T_16_23_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n34432
Net : quad_counter1.n34433
Net : quad_counter1.n34434
Net : quad_counter1.n34435
Net : quad_counter1.n34436
Net : quad_counter1.n34437
T_18_21_wire_logic_cluster/lc_5/cout
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n3497
T_16_23_wire_logic_cluster/lc_6/out
T_17_20_sp4_v_t_37
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n3498
T_16_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_10
T_20_19_sp4_v_t_47
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3499
T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_18_23_sp4_v_t_40
T_18_24_lc_trk_g2_0
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n34_adj_3018_cascade_
T_19_22_wire_logic_cluster/lc_1/ltout
T_19_22_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n3500
T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_38
T_17_22_sp4_h_l_3
T_19_22_lc_trk_g3_6
T_19_22_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3501
T_16_23_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_44
T_17_24_sp4_h_l_9
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n3502
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_19_19_sp4_v_t_36
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n3503
T_16_23_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_41
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n3504
T_16_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_43
T_17_24_sp4_h_l_6
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3505
T_16_22_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n3506
T_16_22_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3507
T_16_22_wire_logic_cluster/lc_4/out
T_17_22_sp12_h_l_0
T_19_22_lc_trk_g1_7
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

End 

Net : quad_counter1.n3508
T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_46
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_6/in_3

End 

Net : quad_counter1.n3509
T_16_22_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : quad_counter1.n3510
T_16_22_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n3511
T_16_22_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : quad_counter1.n3512
T_16_21_wire_logic_cluster/lc_7/out
T_16_21_sp4_h_l_3
T_19_21_sp4_v_t_45
T_19_22_lc_trk_g2_5
T_19_22_wire_logic_cluster/lc_0/in_1

End 

Net : quad_counter1.n3513
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_1
T_19_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_0/in_0

End 

Net : quad_counter1.n3514
T_16_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_3/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : quad_counter1.n3515
T_16_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_9_21_sp12_h_l_0
T_18_21_lc_trk_g1_4
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

End 

Net : quad_counter1.n3516
T_16_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_10_21_sp12_h_l_1
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_4/in_1

End 

Net : quad_counter1.n3517
T_16_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_3/in_1

T_16_21_wire_logic_cluster/lc_2/out
T_11_21_sp12_h_l_0
T_18_21_lc_trk_g0_0
T_18_21_wire_logic_cluster/lc_3/in_1

End 

Net : quad_counter1.n3518
T_16_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_6/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_1/out
T_12_21_sp12_h_l_1
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n3519
T_16_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_0/out
T_17_21_sp4_h_l_0
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_1/in_1

End 

Net : quad_counter1.n38672_cascade_
T_19_22_wire_logic_cluster/lc_2/ltout
T_19_22_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n38813_cascade_
T_21_23_wire_logic_cluster/lc_2/ltout
T_21_23_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n39220
T_21_23_wire_logic_cluster/lc_6/out
T_22_22_sp4_v_t_45
T_19_22_sp4_h_l_2
T_15_22_sp4_h_l_2
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n39390
T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_21_sp4_h_l_2
T_14_21_sp4_v_t_45
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n39831_cascade_
T_27_24_wire_logic_cluster/lc_2/ltout
T_27_24_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n40101_cascade_
T_12_24_wire_logic_cluster/lc_3/ltout
T_12_24_wire_logic_cluster/lc_4/in_2

End 

Net : quad_counter1.n40638
T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_4
T_19_21_sp4_v_t_41
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_2/in_3

End 

Net : quad_counter1.n40639
T_18_21_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g2_7
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n40640
T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g0_1
T_18_21_wire_logic_cluster/lc_7/in_0

End 

Net : quad_counter1.n40993
T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40994
T_15_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g3_5
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g3_5
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_39
T_14_22_lc_trk_g1_2
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g3_5
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_39
T_14_22_lc_trk_g1_2
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g3_5
T_14_22_input_2_6
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40995
T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g2_2
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g2_2
T_15_23_input_2_2
T_15_23_wire_logic_cluster/lc_2/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g2_2
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g2_2
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40996
T_13_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g0_4
T_14_25_input_2_0
T_14_25_wire_logic_cluster/lc_0/in_2

T_13_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g0_4
T_14_25_input_2_2
T_14_25_wire_logic_cluster/lc_2/in_2

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_25_lc_trk_g2_1
T_14_25_input_2_3
T_14_25_wire_logic_cluster/lc_3/in_2

T_13_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g0_4
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_25_lc_trk_g2_1
T_14_25_input_2_5
T_14_25_wire_logic_cluster/lc_5/in_2

T_13_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g0_4
T_14_25_input_2_6
T_14_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40997
T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_input_2_0
T_12_25_wire_logic_cluster/lc_0/in_2

T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_input_2_2
T_12_25_wire_logic_cluster/lc_2/in_2

T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g0_5
T_12_25_input_2_3
T_12_25_wire_logic_cluster/lc_3/in_2

T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_input_2_4
T_12_25_wire_logic_cluster/lc_4/in_2

T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g0_5
T_12_25_input_2_5
T_12_25_wire_logic_cluster/lc_5/in_2

T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_input_2_6
T_12_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40998
T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g1_7
T_13_27_input_2_0
T_13_27_wire_logic_cluster/lc_0/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g1_7
T_13_27_input_2_2
T_13_27_wire_logic_cluster/lc_2/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g0_7
T_13_27_input_2_3
T_13_27_wire_logic_cluster/lc_3/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g1_7
T_13_27_input_2_4
T_13_27_wire_logic_cluster/lc_4/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g0_7
T_13_27_input_2_5
T_13_27_wire_logic_cluster/lc_5/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g1_7
T_13_27_input_2_6
T_13_27_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n40999
T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g3_7
T_16_25_input_2_0
T_16_25_wire_logic_cluster/lc_0/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g3_7
T_16_25_input_2_2
T_16_25_wire_logic_cluster/lc_2/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g2_7
T_16_25_input_2_3
T_16_25_wire_logic_cluster/lc_3/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g3_7
T_16_25_input_2_4
T_16_25_wire_logic_cluster/lc_4/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g2_7
T_16_25_input_2_5
T_16_25_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_16_25_lc_trk_g3_7
T_16_25_input_2_6
T_16_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41000
T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_input_2_0
T_17_25_wire_logic_cluster/lc_0/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_input_2_2
T_17_25_wire_logic_cluster/lc_2/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_input_2_3
T_17_25_wire_logic_cluster/lc_3/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_input_2_4
T_17_25_wire_logic_cluster/lc_4/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_input_2_5
T_17_25_wire_logic_cluster/lc_5/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_input_2_6
T_17_25_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41001
T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g1_3
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g1_3
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g0_3
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g1_3
T_17_22_input_2_4
T_17_22_wire_logic_cluster/lc_4/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g0_3
T_17_22_input_2_5
T_17_22_wire_logic_cluster/lc_5/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_17_22_lc_trk_g1_3
T_17_22_input_2_6
T_17_22_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41002
T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g1_1
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g1_1
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g0_1
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g1_1
T_18_23_input_2_4
T_18_23_wire_logic_cluster/lc_4/in_2

T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g0_1
T_18_23_input_2_5
T_18_23_wire_logic_cluster/lc_5/in_2

T_20_24_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_47
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g1_1
T_18_23_input_2_6
T_18_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41003
T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_input_2_2
T_20_23_wire_logic_cluster/lc_2/in_2

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g2_5
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g2_5
T_20_23_input_2_5
T_20_23_wire_logic_cluster/lc_5/in_2

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_input_2_6
T_20_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41004
T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_input_2_2
T_21_21_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g1_6
T_21_21_input_2_3
T_21_21_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_input_2_4
T_21_21_wire_logic_cluster/lc_4/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g1_6
T_21_21_input_2_5
T_21_21_wire_logic_cluster/lc_5/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_input_2_6
T_21_21_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41005
T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g2_4
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g2_4
T_24_23_input_2_2
T_24_23_wire_logic_cluster/lc_2/in_2

T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g3_4
T_24_23_input_2_3
T_24_23_wire_logic_cluster/lc_3/in_2

T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g2_4
T_24_23_input_2_4
T_24_23_wire_logic_cluster/lc_4/in_2

T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g3_4
T_24_23_input_2_5
T_24_23_wire_logic_cluster/lc_5/in_2

T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g2_4
T_24_23_input_2_6
T_24_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41006
T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g2_4
T_26_24_input_2_0
T_26_24_wire_logic_cluster/lc_0/in_2

T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g2_4
T_26_24_input_2_2
T_26_24_wire_logic_cluster/lc_2/in_2

T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g3_4
T_26_24_input_2_3
T_26_24_wire_logic_cluster/lc_3/in_2

T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g2_4
T_26_24_input_2_4
T_26_24_wire_logic_cluster/lc_4/in_2

T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g3_4
T_26_24_input_2_5
T_26_24_wire_logic_cluster/lc_5/in_2

T_27_24_wire_logic_cluster/lc_4/out
T_26_24_lc_trk_g2_4
T_26_24_input_2_6
T_26_24_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n41007
T_18_27_wire_logic_cluster/lc_4/out
T_19_27_lc_trk_g0_4
T_19_27_input_2_0
T_19_27_wire_logic_cluster/lc_0/in_2

T_18_27_wire_logic_cluster/lc_4/out
T_19_27_lc_trk_g0_4
T_19_27_input_2_2
T_19_27_wire_logic_cluster/lc_2/in_2

T_18_27_wire_logic_cluster/lc_4/out
T_19_25_sp4_v_t_36
T_19_27_lc_trk_g2_1
T_19_27_input_2_3
T_19_27_wire_logic_cluster/lc_3/in_2

T_18_27_wire_logic_cluster/lc_4/out
T_19_27_lc_trk_g0_4
T_19_27_input_2_4
T_19_27_wire_logic_cluster/lc_4/in_2

T_18_27_wire_logic_cluster/lc_4/out
T_19_25_sp4_v_t_36
T_19_27_lc_trk_g2_1
T_19_27_input_2_5
T_19_27_wire_logic_cluster/lc_5/in_2

T_18_27_wire_logic_cluster/lc_4/out
T_19_27_lc_trk_g0_4
T_19_27_input_2_6
T_19_27_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n7
T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_5/in_0

End 

Net : quad_counter1.n7_adj_2969
T_21_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g1_6
T_21_23_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n7_adj_2989
T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_3/in_0

End 

Net : quad_counter1.n7_adj_3001
T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_21_22_sp12_v_t_23
T_21_23_lc_trk_g3_7
T_21_23_input_2_6
T_21_23_wire_logic_cluster/lc_6/in_2

End 

Net : quad_counter1.n7_adj_3008
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n7_adj_3028_cascade_
T_27_24_wire_logic_cluster/lc_1/ltout
T_27_24_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n7_adj_3030_cascade_
T_23_24_wire_logic_cluster/lc_2/ltout
T_23_24_wire_logic_cluster/lc_3/in_2

End 

Net : quad_counter1.n8
T_23_23_wire_logic_cluster/lc_2/out
T_24_20_sp4_v_t_45
T_21_20_sp4_h_l_2
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n8_adj_2968
T_21_22_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_2/in_0

End 

Net : quad_counter1.n8_adj_2988
T_11_25_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g3_7
T_12_24_wire_logic_cluster/lc_3/in_3

End 

Net : quad_counter1.n8_adj_3000
T_21_23_wire_logic_cluster/lc_7/out
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_6/in_0

End 

Net : quad_counter1.n8_adj_3007_cascade_
T_18_20_wire_logic_cluster/lc_1/ltout
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : quad_counter1.n8_adj_3024
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : quad_counter1.n8_adj_3027
T_27_24_wire_logic_cluster/lc_5/out
T_27_24_lc_trk_g2_5
T_27_24_wire_logic_cluster/lc_2/in_1

End 

Net : quad_counter1.n9_adj_3020
T_18_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_7/in_1

End 

Net : quad_counter1.n9_adj_3026
T_18_25_wire_logic_cluster/lc_6/out
T_18_24_sp4_v_t_44
T_19_24_sp4_h_l_2
T_23_24_sp4_h_l_2
T_23_24_lc_trk_g1_7
T_23_24_wire_logic_cluster/lc_5/in_3

End 

Net : quad_counter1.n9_cascade_
T_21_24_wire_logic_cluster/lc_0/ltout
T_21_24_wire_logic_cluster/lc_1/in_2

End 

Net : r_Bit_Index_0
T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_1/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_3/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_18_12_sp4_v_t_37
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_18_12_sp4_v_t_37
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_7/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_5/in_0

End 

Net : r_Bit_Index_0_adj_3394
T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_37
T_14_13_sp4_h_l_5
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_13_15_sp4_h_l_2
T_16_11_sp4_v_t_45
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : r_Bit_Index_1
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_42
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g2_3
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_8_sp12_v_t_22
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_42
T_18_9_sp4_v_t_42
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_8_sp12_v_t_22
T_17_11_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_7/in_0

End 

Net : r_Bit_Index_1_adj_3393
T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_7/in_0

End 

Net : r_Bit_Index_2
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_7_sp12_v_t_23
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_37
T_19_12_sp4_v_t_38
T_16_12_sp4_h_l_9
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : r_Bit_Index_2_adj_3392
T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_13_sp12_v_t_22
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_5/in_3

End 

Net : r_Rx_Data
T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_11_sp4_v_t_38
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_15_15_sp4_h_l_9
T_18_15_sp4_v_t_44
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_19_15_sp12_v_t_23
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_19_15_sp12_v_t_23
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_7/in_1

End 

Net : r_SM_Main_0
T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_2/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_36
T_19_15_lc_trk_g3_4
T_19_15_wire_logic_cluster/lc_4/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_3/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_2/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_7/in_3

End 

Net : r_SM_Main_0_adj_3391
T_20_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g3_6
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

T_20_15_wire_logic_cluster/lc_6/out
T_11_15_sp12_h_l_0
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_11_15_sp12_h_l_0
T_14_15_lc_trk_g0_0
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_20_15_wire_logic_cluster/lc_6/out
T_11_15_sp12_h_l_0
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_14_15_sp4_h_l_9
T_13_15_sp4_v_t_38
T_12_16_lc_trk_g2_6
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : r_SM_Main_1
T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_3/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_2/in_0

T_19_17_wire_logic_cluster/lc_3/out
T_19_8_sp12_v_t_22
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_4/in_0

T_19_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_7/in_3

T_19_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_19_14_sp4_v_t_46
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_3/out
T_19_14_sp4_v_t_46
T_16_18_sp4_h_l_4
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_3/out
T_19_14_sp4_v_t_46
T_16_18_sp4_h_l_4
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_2/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_3
T_20_13_sp4_v_t_44
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_5/in_3

End 

Net : r_SM_Main_1_adj_3390
T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g2_1
T_19_15_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_3_15_sp12_h_l_1
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_3_15_sp12_h_l_1
T_13_15_sp4_h_l_10
T_12_15_sp4_v_t_47
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_3_15_sp12_h_l_1
T_13_15_sp4_h_l_10
T_12_15_sp4_v_t_47
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_5/in_0

End 

Net : r_SM_Main_2
T_19_18_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_3
T_20_14_sp4_v_t_38
T_19_15_lc_trk_g2_6
T_19_15_input_2_4
T_19_15_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_18_14_sp4_v_t_46
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_18_14_sp4_v_t_46
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_3
T_20_14_sp4_v_t_38
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_5/in_1

End 

Net : r_SM_Main_2_N_2223_2
T_19_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_39
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_6/in_0

T_19_17_wire_logic_cluster/lc_7/out
T_19_17_sp4_h_l_3
T_18_13_sp4_v_t_45
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_2/in_1

T_19_17_wire_logic_cluster/lc_7/out
T_19_17_sp4_h_l_3
T_18_13_sp4_v_t_45
T_18_15_lc_trk_g3_0
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

End 

Net : r_SM_Main_2_N_2294_1
T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_20_15_lc_trk_g1_5
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_6/in_1

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_2/in_0

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_1/in_3

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_15_lc_trk_g1_2
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_0/in_3

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_5
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_4/in_0

End 

Net : r_SM_Main_2_adj_3389
T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_37
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_37
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_4/in_3

End 

Net : rx_data_0
T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_9_sp4_v_t_41
T_18_9_sp4_h_l_4
T_19_9_lc_trk_g2_4
T_19_9_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_20_10_lc_trk_g3_7
T_20_10_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_20_9_lc_trk_g2_2
T_20_9_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_20_8_lc_trk_g3_7
T_20_8_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_22_11_sp4_h_l_10
T_23_11_lc_trk_g2_2
T_23_11_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_9_sp4_v_t_41
T_17_5_sp4_v_t_42
T_18_5_sp4_h_l_7
T_18_5_lc_trk_g0_2
T_18_5_input_2_4
T_18_5_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_9_sp4_v_t_41
T_17_5_sp4_v_t_42
T_18_5_sp4_h_l_7
T_18_5_lc_trk_g1_2
T_18_5_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_0_span12_vert_8
T_17_2_lc_trk_g3_7
T_17_2_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_6_lc_trk_g0_3
T_21_6_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_22_7_sp4_h_l_3
T_23_7_lc_trk_g2_3
T_23_7_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_5_sp12_v_t_23
T_17_9_sp4_v_t_41
T_17_5_sp4_v_t_42
T_17_1_sp4_v_t_42
T_16_2_lc_trk_g3_2
T_16_2_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_6_lc_trk_g3_3
T_23_6_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_6_lc_trk_g3_3
T_23_6_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_9_sp4_v_t_39
T_24_9_sp4_h_l_2
T_26_9_lc_trk_g3_7
T_26_9_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_4_lc_trk_g3_3
T_21_4_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_9_sp4_v_t_39
T_23_5_sp4_v_t_40
T_20_5_sp4_h_l_11
T_19_1_sp4_v_t_46
T_19_2_lc_trk_g2_6
T_19_2_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_6_lc_trk_g3_3
T_23_6_input_2_6
T_23_6_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_9_sp4_v_t_39
T_24_9_sp4_h_l_2
T_28_9_sp4_h_l_2
T_27_9_lc_trk_g1_2
T_27_9_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_0_span4_vert_30
T_21_2_lc_trk_g1_3
T_21_2_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_0_span4_vert_30
T_20_1_lc_trk_g1_6
T_20_1_wire_logic_cluster/lc_1/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_0_span4_vert_33
T_21_1_lc_trk_g3_1
T_21_1_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_21_3_sp4_v_t_43
T_21_0_span4_vert_33
T_21_1_lc_trk_g3_1
T_21_1_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_9_sp4_v_t_39
T_23_5_sp4_v_t_40
T_20_5_sp4_h_l_11
T_24_5_sp4_h_l_2
T_28_5_sp4_h_l_2
T_28_5_lc_trk_g0_7
T_28_5_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_12_15_sp12_h_l_0
T_23_3_sp12_v_t_23
T_23_9_sp4_v_t_39
T_23_5_sp4_v_t_40
T_20_5_sp4_h_l_11
T_24_5_sp4_h_l_2
T_28_5_sp4_h_l_2
T_28_5_lc_trk_g0_7
T_28_5_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_21_7_sp4_v_t_47
T_22_7_sp4_h_l_3
T_26_7_sp4_h_l_3
T_29_3_sp4_v_t_38
T_29_4_lc_trk_g2_6
T_29_4_wire_logic_cluster/lc_1/in_1

End 

Net : rx_data_1
T_17_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_23_14_lc_trk_g0_7
T_23_14_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_41
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_37
T_19_10_sp4_h_l_0
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_40
T_18_15_sp4_h_l_5
T_21_11_sp4_v_t_46
T_22_11_sp4_h_l_11
T_23_11_lc_trk_g2_3
T_23_11_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_37
T_18_2_sp4_v_t_37
T_17_4_lc_trk_g0_0
T_17_4_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_40
T_18_15_sp4_h_l_5
T_21_11_sp4_v_t_46
T_22_11_sp4_h_l_11
T_24_11_lc_trk_g3_6
T_24_11_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_21_4_sp4_v_t_39
T_20_7_lc_trk_g2_7
T_20_7_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_45
T_26_12_lc_trk_g3_0
T_26_12_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_37
T_18_2_sp4_v_t_37
T_18_4_lc_trk_g2_0
T_18_4_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_19_12_sp4_v_t_43
T_19_8_sp4_v_t_39
T_19_4_sp4_v_t_47
T_19_5_lc_trk_g2_7
T_19_5_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_37
T_18_2_sp4_v_t_37
T_18_0_span4_vert_21
T_17_2_lc_trk_g2_0
T_17_2_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_41
T_19_6_sp4_h_l_9
T_21_6_lc_trk_g3_4
T_21_6_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_25_8_sp4_v_t_42
T_24_9_lc_trk_g3_2
T_24_9_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_39
T_26_11_lc_trk_g3_7
T_26_11_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_23_8_lc_trk_g2_2
T_23_8_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_37
T_18_2_sp4_v_t_37
T_18_0_span4_vert_14
T_17_1_lc_trk_g2_6
T_17_1_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_41
T_19_6_sp4_h_l_9
T_22_2_sp4_v_t_38
T_21_5_lc_trk_g2_6
T_21_5_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_24_8_lc_trk_g3_7
T_24_8_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_10_sp4_v_t_41
T_18_6_sp4_v_t_41
T_19_6_sp4_h_l_9
T_22_2_sp4_v_t_38
T_21_5_lc_trk_g2_6
T_21_5_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_24_8_lc_trk_g3_7
T_24_8_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_19_12_sp4_v_t_43
T_19_8_sp4_v_t_39
T_19_4_sp4_v_t_47
T_20_4_sp4_h_l_10
T_20_4_lc_trk_g1_7
T_20_4_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_19_12_sp4_v_t_43
T_19_8_sp4_v_t_39
T_19_4_sp4_v_t_47
T_20_4_sp4_h_l_10
T_20_4_lc_trk_g1_7
T_20_4_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_25_8_sp4_v_t_42
T_25_4_sp4_v_t_47
T_24_7_lc_trk_g3_7
T_24_7_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_19_12_sp4_v_t_43
T_20_12_sp4_h_l_6
T_24_12_sp4_h_l_2
T_27_8_sp4_v_t_39
T_27_9_lc_trk_g2_7
T_27_9_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_2
T_25_8_sp4_v_t_42
T_25_4_sp4_v_t_47
T_24_5_lc_trk_g3_7
T_24_5_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_45
T_26_6_sp4_v_t_46
T_26_7_lc_trk_g2_6
T_26_7_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_19_12_sp4_v_t_43
T_19_8_sp4_v_t_39
T_19_4_sp4_v_t_47
T_20_4_sp4_h_l_10
T_24_4_sp4_h_l_10
T_23_4_lc_trk_g1_2
T_23_4_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_21_8_sp4_v_t_39
T_21_4_sp4_v_t_39
T_21_0_span4_vert_47
T_21_1_lc_trk_g3_7
T_21_1_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_45
T_26_6_sp4_v_t_46
T_27_6_sp4_h_l_11
T_26_6_lc_trk_g0_3
T_26_6_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_45
T_26_6_sp4_v_t_46
T_27_6_sp4_h_l_11
T_30_2_sp4_v_t_40
T_29_5_lc_trk_g3_0
T_29_5_wire_logic_cluster/lc_3/in_0

End 

Net : rx_data_2
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_3_sp12_v_t_23
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_9
T_19_9_lc_trk_g0_4
T_19_9_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_45
T_20_10_sp4_h_l_1
T_21_10_lc_trk_g3_1
T_21_10_input_2_6
T_21_10_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_2/out
T_18_3_sp12_v_t_23
T_18_6_lc_trk_g2_3
T_18_6_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_20_8_lc_trk_g3_2
T_20_8_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_9
T_21_9_lc_trk_g2_4
T_21_9_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_9
T_21_9_lc_trk_g2_4
T_21_9_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_20_8_lc_trk_g3_2
T_20_8_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_3_sp12_v_t_23
T_18_5_lc_trk_g2_4
T_18_5_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_18_4_sp4_v_t_39
T_17_6_lc_trk_g1_2
T_17_6_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_25_13_sp12_h_l_0
T_27_13_lc_trk_g1_7
T_27_13_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_22_4_sp4_v_t_39
T_21_7_lc_trk_g2_7
T_21_7_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_18_4_sp4_v_t_44
T_17_5_lc_trk_g3_4
T_17_5_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_18_4_sp4_v_t_39
T_15_4_sp4_h_l_8
T_17_4_lc_trk_g3_5
T_17_4_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_18_4_sp4_v_t_39
T_15_4_sp4_h_l_8
T_17_4_lc_trk_g3_5
T_17_4_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_8_lc_trk_g3_3
T_24_8_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_18_4_sp4_v_t_39
T_18_0_span4_vert_40
T_18_1_lc_trk_g2_0
T_18_1_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_0_span4_vert_34
T_21_3_sp4_h_l_3
T_20_3_lc_trk_g1_3
T_20_3_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_45
T_20_10_sp4_h_l_1
T_24_10_sp4_h_l_1
T_27_6_sp4_v_t_42
T_26_9_lc_trk_g3_2
T_26_9_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_18_4_sp4_v_t_39
T_15_4_sp4_h_l_8
T_15_4_lc_trk_g1_5
T_15_4_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_0_span4_vert_34
T_21_3_sp4_h_l_3
T_20_3_lc_trk_g1_3
T_20_3_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_45
T_20_10_sp4_h_l_1
T_24_10_sp4_h_l_1
T_27_6_sp4_v_t_42
T_27_10_sp4_v_t_38
T_27_6_sp4_v_t_38
T_27_9_lc_trk_g0_6
T_27_9_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_5_lc_trk_g3_0
T_24_5_wire_logic_cluster/lc_4/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_22_4_sp4_v_t_39
T_22_0_span4_vert_40
T_21_2_lc_trk_g0_5
T_21_2_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_23_8_sp4_h_l_5
T_27_8_sp4_h_l_5
T_27_8_lc_trk_g1_0
T_27_8_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_22_4_sp4_v_t_39
T_19_4_sp4_h_l_8
T_22_0_span4_vert_45
T_21_1_lc_trk_g3_5
T_21_1_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_23_8_sp4_h_l_5
T_27_8_sp4_h_l_5
T_29_8_lc_trk_g2_0
T_29_8_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_45
T_20_10_sp4_h_l_1
T_24_10_sp4_h_l_1
T_27_6_sp4_v_t_42
T_28_6_sp4_h_l_7
T_29_6_lc_trk_g3_7
T_29_6_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_0_span4_vert_34
T_24_1_lc_trk_g2_2
T_24_1_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_18_8_sp4_v_t_44
T_19_8_sp4_h_l_2
T_22_4_sp4_v_t_39
T_19_4_sp4_h_l_8
T_23_4_sp4_h_l_8
T_27_4_sp4_h_l_8
T_29_4_lc_trk_g3_5
T_29_4_wire_logic_cluster/lc_2/in_0

End 

Net : rx_data_3
T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_47
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_47
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_47
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_10_lc_trk_g3_4
T_19_10_input_2_1
T_19_10_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_18_7_lc_trk_g3_1
T_18_7_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_24_12_lc_trk_g1_3
T_24_12_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_5_sp4_v_t_40
T_21_9_lc_trk_g1_5
T_21_9_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_24_11_lc_trk_g0_6
T_24_11_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_6_lc_trk_g2_4
T_19_6_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_5_sp4_v_t_46
T_21_7_lc_trk_g2_3
T_21_7_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_5_lc_trk_g2_1
T_19_5_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_20_4_sp4_h_l_4
T_23_4_sp4_v_t_41
T_23_8_lc_trk_g0_4
T_23_8_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_0_span4_vert_42
T_18_3_lc_trk_g3_2
T_18_3_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_36
T_18_9_sp4_h_l_6
T_17_5_sp4_v_t_43
T_17_1_sp4_v_t_39
T_16_3_lc_trk_g1_2
T_16_3_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_9_sp4_v_t_47
T_22_5_sp4_v_t_43
T_21_6_lc_trk_g3_3
T_21_6_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_0_span4_vert_42
T_19_4_sp4_v_t_38
T_20_4_sp4_h_l_8
T_20_4_lc_trk_g0_5
T_20_4_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_25_8_sp4_h_l_11
T_24_8_lc_trk_g1_3
T_24_8_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_0_span4_vert_42
T_19_3_lc_trk_g1_2
T_19_3_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_19_0_span4_vert_42
T_18_1_lc_trk_g3_2
T_18_1_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_20_4_sp4_h_l_9
T_21_4_lc_trk_g2_1
T_21_4_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_5_sp4_v_t_40
T_22_1_sp4_v_t_45
T_21_3_lc_trk_g0_3
T_21_3_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_5_sp4_v_t_40
T_22_1_sp4_v_t_45
T_19_1_sp4_h_l_8
T_20_1_lc_trk_g2_0
T_20_1_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_25_8_sp4_h_l_11
T_27_8_lc_trk_g3_6
T_27_8_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_5_sp4_v_t_40
T_22_1_sp4_v_t_45
T_19_1_sp4_h_l_8
T_20_1_lc_trk_g2_0
T_20_1_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_22_9_sp4_v_t_47
T_22_5_sp4_v_t_43
T_23_9_sp4_h_l_0
T_26_5_sp4_v_t_37
T_26_6_lc_trk_g2_5
T_26_6_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_24_4_sp4_v_t_46
T_24_0_span4_vert_46
T_24_3_lc_trk_g0_6
T_24_3_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_25_8_sp4_h_l_11
T_29_8_sp4_h_l_2
T_29_8_lc_trk_g1_7
T_29_8_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_24_4_sp4_v_t_46
T_24_0_span4_vert_46
T_23_1_lc_trk_g3_6
T_23_1_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_25_12_sp4_h_l_11
T_24_8_sp4_v_t_46
T_24_4_sp4_v_t_46
T_24_0_span4_vert_46
T_24_1_lc_trk_g3_6
T_24_1_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_19_8_sp4_v_t_41
T_19_4_sp4_v_t_41
T_20_4_sp4_h_l_4
T_24_4_sp4_h_l_7
T_28_4_sp4_h_l_10
T_28_4_lc_trk_g0_7
T_28_4_wire_logic_cluster/lc_7/in_0

End 

Net : rx_data_4
T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_21_12_lc_trk_g1_2
T_21_12_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_21_12_lc_trk_g1_2
T_21_12_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_19_10_lc_trk_g1_0
T_19_10_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_23_12_sp4_h_l_6
T_22_8_sp4_v_t_43
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_17_8_sp4_h_l_0
T_18_8_lc_trk_g3_0
T_18_8_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_17_8_sp4_h_l_0
T_18_8_lc_trk_g3_0
T_18_8_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_23_12_sp4_h_l_6
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_46
T_18_4_sp4_v_t_42
T_17_6_lc_trk_g1_7
T_17_6_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_38
T_18_6_sp4_v_t_46
T_18_2_sp4_v_t_46
T_17_5_lc_trk_g3_6
T_17_5_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_38
T_18_6_sp4_v_t_46
T_18_2_sp4_v_t_46
T_17_5_lc_trk_g3_6
T_17_5_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_20_4_sp4_v_t_37
T_20_8_lc_trk_g0_0
T_20_8_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_19_7_lc_trk_g2_6
T_19_7_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_26_12_lc_trk_g0_5
T_26_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_20_0_span4_vert_38
T_19_4_lc_trk_g1_3
T_19_4_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_24_9_lc_trk_g2_7
T_24_9_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_20_0_span4_vert_38
T_19_4_lc_trk_g1_3
T_19_4_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_27_11_lc_trk_g3_5
T_27_11_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_38
T_18_6_sp4_v_t_46
T_18_2_sp4_v_t_46
T_18_0_span4_vert_22
T_18_1_lc_trk_g0_6
T_18_1_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_20_0_span4_vert_38
T_19_2_lc_trk_g0_3
T_19_2_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_28_12_sp4_v_t_45
T_27_15_lc_trk_g3_5
T_27_15_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_38
T_18_6_sp4_v_t_46
T_18_2_sp4_v_t_46
T_19_2_sp4_h_l_11
T_22_2_sp4_v_t_41
T_21_3_lc_trk_g3_1
T_21_3_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_20_0_span4_vert_38
T_19_1_lc_trk_g2_6
T_19_1_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_28_10_lc_trk_g2_0
T_28_10_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_38
T_20_0_span4_vert_38
T_19_1_lc_trk_g2_6
T_19_1_input_2_2
T_19_1_wire_logic_cluster/lc_2/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_23_12_sp4_h_l_6
T_27_12_sp4_h_l_9
T_30_8_sp4_v_t_44
T_29_10_lc_trk_g0_2
T_29_10_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_24_4_sp4_v_t_39
T_24_0_span4_vert_47
T_23_3_lc_trk_g3_7
T_23_3_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_29_8_sp4_h_l_1
T_29_8_lc_trk_g0_4
T_29_8_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_28_4_sp4_v_t_46
T_28_6_lc_trk_g2_3
T_28_6_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_28_4_sp4_v_t_46
T_28_5_lc_trk_g2_6
T_28_5_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_sp12_h_l_1
T_17_12_sp4_h_l_0
T_20_8_sp4_v_t_37
T_20_12_sp4_v_t_45
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_39
T_25_12_sp4_h_l_2
T_28_8_sp4_v_t_45
T_28_4_sp4_v_t_46
T_29_4_sp4_h_l_4
T_29_4_lc_trk_g1_1
T_29_4_wire_logic_cluster/lc_5/in_1

End 

Net : rx_data_5
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_19_11_lc_trk_g0_5
T_19_11_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_22_14_sp4_h_l_2
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_24_12_lc_trk_g0_7
T_24_12_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_17_5_lc_trk_g2_7
T_17_5_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_18_6_sp4_h_l_2
T_19_6_lc_trk_g3_2
T_19_6_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_18_6_sp4_h_l_2
T_19_6_lc_trk_g3_2
T_19_6_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_18_6_sp4_h_l_2
T_20_6_lc_trk_g3_7
T_20_6_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_18_6_sp4_h_l_2
T_20_6_lc_trk_g3_7
T_20_6_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_7_lc_trk_g3_5
T_21_7_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_19_4_sp4_v_t_37
T_16_4_sp4_h_l_6
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_18_6_sp4_h_l_2
T_20_6_lc_trk_g3_7
T_20_6_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_17_0_span12_vert_7
T_17_2_lc_trk_g2_4
T_17_2_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_23_8_lc_trk_g1_1
T_23_8_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_2_sp4_v_t_41
T_21_6_lc_trk_g0_4
T_21_6_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_27_8_sp4_v_t_44
T_27_11_lc_trk_g1_4
T_27_11_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_2_sp4_v_t_41
T_21_5_lc_trk_g0_1
T_21_5_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_23_4_sp4_v_t_39
T_23_6_lc_trk_g3_2
T_23_6_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_29_12_sp12_v_t_23
T_29_10_sp4_v_t_47
T_28_11_lc_trk_g3_7
T_28_11_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_2_sp4_v_t_41
T_18_2_sp4_h_l_4
T_19_2_lc_trk_g3_4
T_19_2_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_27_8_sp4_v_t_44
T_27_9_lc_trk_g3_4
T_27_9_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_29_12_sp12_v_t_23
T_29_0_span12_vert_23
T_29_10_lc_trk_g3_4
T_29_10_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_2_sp4_v_t_41
T_21_0_span4_vert_18
T_21_1_lc_trk_g1_2
T_21_1_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_27_8_sp4_v_t_44
T_27_4_sp4_v_t_37
T_26_6_lc_trk_g1_0
T_26_6_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_27_8_sp4_v_t_44
T_27_4_sp4_v_t_37
T_26_6_lc_trk_g1_0
T_26_6_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_28_8_sp4_h_l_9
T_28_8_lc_trk_g0_4
T_28_8_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_6_sp4_v_t_45
T_21_2_sp4_v_t_41
T_21_0_span4_vert_18
T_21_1_lc_trk_g1_2
T_21_1_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_19_8_sp4_v_t_37
T_16_8_sp4_h_l_6
T_20_8_sp4_h_l_6
T_24_8_sp4_h_l_9
T_27_8_sp4_v_t_44
T_27_4_sp4_v_t_37
T_27_5_lc_trk_g3_5
T_27_5_wire_logic_cluster/lc_2/in_0

End 

Net : rx_data_6
T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_42
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_42
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_23_12_lc_trk_g3_2
T_23_12_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_9_lc_trk_g3_3
T_21_9_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_18_6_lc_trk_g3_4
T_18_6_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_18_6_lc_trk_g3_4
T_18_6_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_17_4_lc_trk_g3_6
T_17_4_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_25_12_sp4_h_l_10
T_26_12_lc_trk_g3_2
T_26_12_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_14_lc_trk_g2_0
T_24_14_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_21_7_lc_trk_g1_4
T_21_7_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_19_5_lc_trk_g0_4
T_19_5_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_22_8_sp4_h_l_11
T_23_8_lc_trk_g2_3
T_23_8_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_22_8_sp4_h_l_11
T_23_8_lc_trk_g2_3
T_23_8_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_17_0_span12_vert_5
T_17_1_lc_trk_g3_5
T_17_1_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_25_12_sp4_h_l_10
T_29_12_sp4_h_l_10
T_28_8_sp4_v_t_38
T_27_11_lc_trk_g2_6
T_27_11_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_38
T_24_4_sp4_v_t_43
T_23_7_lc_trk_g3_3
T_23_7_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_19_1_sp4_h_l_1
T_18_1_lc_trk_g1_1
T_18_1_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_21_0_span4_vert_37
T_21_0_span4_vert_13
T_18_2_sp4_h_l_5
T_19_2_lc_trk_g2_5
T_19_2_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_38
T_24_4_sp4_v_t_43
T_24_6_lc_trk_g3_6
T_24_6_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_19_1_sp4_h_l_1
T_18_1_sp4_v_t_36
T_19_1_sp4_h_l_6
T_19_1_lc_trk_g0_3
T_19_1_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_19_1_sp4_h_l_1
T_18_1_sp4_v_t_36
T_19_1_sp4_h_l_6
T_19_1_lc_trk_g0_3
T_19_1_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_19_1_sp4_h_l_1
T_18_1_sp4_v_t_36
T_19_1_sp4_h_l_6
T_19_1_lc_trk_g0_3
T_19_1_input_2_1
T_19_1_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_38
T_24_4_sp4_v_t_43
T_24_6_lc_trk_g3_6
T_24_6_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_21_0_span4_vert_37
T_20_1_lc_trk_g2_5
T_20_1_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_23_1_sp4_h_l_0
T_26_1_sp4_v_t_37
T_26_5_lc_trk_g1_0
T_26_5_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_23_1_sp4_h_l_0
T_26_1_sp4_v_t_37
T_26_5_lc_trk_g1_0
T_26_5_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_23_1_sp4_h_l_0
T_26_1_sp4_v_t_37
T_27_5_sp4_h_l_6
T_27_5_lc_trk_g0_3
T_27_5_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_18_5_sp4_v_t_36
T_19_5_sp4_h_l_1
T_22_1_sp4_v_t_42
T_23_1_sp4_h_l_0
T_26_1_sp4_v_t_37
T_26_3_lc_trk_g2_0
T_26_3_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_38
T_24_4_sp4_v_t_43
T_25_4_sp4_h_l_11
T_27_4_lc_trk_g2_6
T_27_4_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_38
T_24_4_sp4_v_t_43
T_25_4_sp4_h_l_11
T_27_4_lc_trk_g2_6
T_27_4_wire_logic_cluster/lc_6/in_0

End 

Net : rx_data_7
T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_20_12_lc_trk_g1_7
T_20_12_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_17_6_lc_trk_g2_4
T_17_6_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_40
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_20_9_lc_trk_g2_0
T_20_9_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_20_9_lc_trk_g2_0
T_20_9_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_20_4_sp4_v_t_40
T_20_8_lc_trk_g1_5
T_20_8_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_16_6_lc_trk_g3_1
T_16_6_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_20_4_sp4_v_t_40
T_19_6_lc_trk_g0_5
T_19_6_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_26_12_sp12_h_l_0
T_26_12_lc_trk_g0_3
T_26_12_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_26_12_sp12_h_l_0
T_26_12_lc_trk_g0_3
T_26_12_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_21_12_sp4_h_l_9
T_24_12_sp4_v_t_44
T_23_15_lc_trk_g3_4
T_23_15_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_18_2_sp4_v_t_44
T_18_4_lc_trk_g2_1
T_18_4_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_18_2_sp4_v_t_44
T_18_4_lc_trk_g3_1
T_18_4_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_23_8_lc_trk_g2_0
T_23_8_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_23_8_lc_trk_g2_0
T_23_8_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_23_14_sp4_h_l_3
T_26_10_sp4_v_t_44
T_26_13_lc_trk_g1_4
T_26_13_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_20_4_sp4_v_t_40
T_17_4_sp4_h_l_5
T_16_0_span4_vert_40
T_16_3_lc_trk_g1_0
T_16_3_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_18_2_sp4_v_t_44
T_18_3_lc_trk_g2_4
T_18_3_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_45
T_23_7_lc_trk_g3_5
T_23_7_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_21_12_sp4_h_l_9
T_25_12_sp4_h_l_0
T_28_8_sp4_v_t_37
T_27_11_lc_trk_g2_5
T_27_11_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_24_7_lc_trk_g0_4
T_24_7_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_25_8_sp4_h_l_7
T_26_8_lc_trk_g3_7
T_26_8_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_6_sp4_v_t_44
T_18_2_sp4_v_t_44
T_19_2_sp4_h_l_9
T_21_2_lc_trk_g3_4
T_21_2_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_24_0_span4_vert_36
T_23_3_lc_trk_g2_4
T_23_3_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_24_0_span4_vert_36
T_23_1_lc_trk_g2_4
T_23_1_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_24_0_span4_vert_36
T_23_1_lc_trk_g2_4
T_23_1_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_17_12_sp4_h_l_5
T_20_8_sp4_v_t_40
T_21_8_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_24_0_span4_vert_36
T_23_1_lc_trk_g2_4
T_23_1_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_21_12_sp4_h_l_9
T_25_12_sp4_h_l_0
T_28_8_sp4_v_t_43
T_28_4_sp4_v_t_44
T_28_5_lc_trk_g2_4
T_28_5_wire_logic_cluster/lc_1/in_3

End 

Net : rx_data_ready
T_20_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_8_sp12_v_t_22
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_8_sp12_v_t_22
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_24_15_lc_trk_g1_2
T_24_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_16_lc_trk_g2_4
T_24_16_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_16_lc_trk_g2_4
T_24_16_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_14_lc_trk_g2_4
T_24_14_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_43
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_14_lc_trk_g2_4
T_24_14_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_16_lc_trk_g2_4
T_24_16_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_26_15_lc_trk_g0_6
T_26_15_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_26_15_lc_trk_g0_6
T_26_15_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_13_sp4_v_t_36
T_24_17_lc_trk_g1_1
T_24_17_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_27_15_lc_trk_g0_1
T_27_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_27_15_lc_trk_g0_1
T_27_15_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_8_sp12_v_t_22
T_20_0_span12_vert_14
T_20_8_lc_trk_g3_1
T_20_8_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_45
T_24_12_lc_trk_g3_5
T_24_12_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_19_3_sp12_v_t_22
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_43
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_46
T_26_14_lc_trk_g3_6
T_26_14_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_19_3_sp12_v_t_22
T_19_9_lc_trk_g2_5
T_19_9_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_24_19_sp4_h_l_11
T_24_19_lc_trk_g0_6
T_24_19_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_20_15_sp4_h_l_0
T_23_11_sp4_v_t_43
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_46
T_26_13_lc_trk_g2_3
T_26_13_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_19_3_sp12_v_t_22
T_19_8_lc_trk_g3_6
T_19_8_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_26_13_sp4_h_l_4
T_29_13_sp4_v_t_44
T_28_14_lc_trk_g3_4
T_28_14_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_19_3_sp12_v_t_22
T_19_6_sp4_v_t_42
T_20_6_sp4_h_l_0
T_21_6_lc_trk_g3_0
T_21_6_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_sp12_h_l_1
T_19_3_sp12_v_t_22
T_19_6_sp4_v_t_42
T_20_6_sp4_h_l_0
T_21_6_lc_trk_g3_0
T_21_6_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_8
T_26_13_sp4_h_l_4
T_29_13_sp4_v_t_44
T_29_9_sp4_v_t_40
T_29_5_sp4_v_t_40
T_28_7_lc_trk_g1_5
T_28_7_wire_logic_cluster/lc_3/in_3

End 

Net : rx_i
T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span4_vert_40
T_3_4_sp4_v_t_40
T_4_8_sp4_h_l_11
T_7_8_sp4_v_t_41
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_1/in_0

T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span12_vert_0
T_3_1_sp12_v_t_23
T_3_13_sp12_v_t_23
T_4_25_sp12_h_l_0
T_5_25_lc_trk_g0_4
T_5_25_wire_logic_cluster/lc_1/in_3

End 

Net : setpoint_0
T_18_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g3_2
T_18_8_wire_logic_cluster/lc_2/in_3

T_18_8_wire_logic_cluster/lc_2/out
T_16_8_sp4_h_l_1
T_16_8_lc_trk_g1_4
T_16_8_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_2/out
T_19_4_sp4_v_t_40
T_16_4_sp4_h_l_5
T_15_4_lc_trk_g0_5
T_15_4_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_2/out
T_19_4_sp4_v_t_40
T_16_4_sp4_h_l_5
T_12_4_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_1/in_0

T_18_8_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_44
T_18_1_sp4_v_t_37
T_15_1_sp4_h_l_6
T_11_1_sp4_h_l_6
T_12_1_lc_trk_g2_6
T_12_1_wire_logic_cluster/lc_3/in_1

End 

Net : setpoint_1
T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_3/in_3

T_15_7_wire_logic_cluster/lc_3/out
T_15_6_lc_trk_g1_3
T_15_6_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_38
T_15_9_lc_trk_g0_6
T_15_9_wire_logic_cluster/lc_0/in_0

T_15_7_wire_logic_cluster/lc_3/out
T_16_3_sp4_v_t_42
T_13_3_sp4_h_l_7
T_12_3_lc_trk_g1_7
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : setpoint_10
T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_5/in_1

T_13_8_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_0/in_1

T_13_8_wire_logic_cluster/lc_5/out
T_13_1_sp12_v_t_22
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_6/in_3

End 

Net : setpoint_11
T_14_8_wire_logic_cluster/lc_7/out
T_14_8_lc_trk_g3_7
T_14_8_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g3_7
T_13_8_wire_logic_cluster/lc_1/in_3

T_14_8_wire_logic_cluster/lc_7/out
T_14_3_sp12_v_t_22
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_3/in_3

T_14_8_wire_logic_cluster/lc_7/out
T_14_3_sp12_v_t_22
T_14_4_lc_trk_g2_6
T_14_4_wire_logic_cluster/lc_0/in_0

T_14_8_wire_logic_cluster/lc_7/out
T_14_3_sp12_v_t_22
T_14_4_sp4_v_t_44
T_13_5_lc_trk_g3_4
T_13_5_wire_logic_cluster/lc_7/in_0

End 

Net : setpoint_12
T_15_8_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_3/in_1

T_15_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_5/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_6/in_0

T_15_8_wire_logic_cluster/lc_3/out
T_15_0_span12_vert_21
T_15_2_sp4_v_t_42
T_14_4_lc_trk_g0_7
T_14_4_wire_logic_cluster/lc_0/in_3

End 

Net : setpoint_13
T_16_7_wire_logic_cluster/lc_7/out
T_16_7_lc_trk_g1_7
T_16_7_wire_logic_cluster/lc_7/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_39
T_14_8_sp4_h_l_2
T_14_8_lc_trk_g0_7
T_14_8_wire_logic_cluster/lc_6/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_39
T_14_8_sp4_h_l_2
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_16_2_sp12_v_t_22
T_16_1_sp4_v_t_46
T_13_1_sp4_h_l_11
T_14_1_lc_trk_g3_3
T_14_1_wire_logic_cluster/lc_1/in_1

End 

Net : setpoint_14
T_16_8_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g0_2
T_16_8_wire_logic_cluster/lc_2/in_0

T_16_8_wire_logic_cluster/lc_2/out
T_11_8_sp12_h_l_0
T_12_8_sp4_h_l_3
T_11_8_sp4_v_t_44
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_4/in_3

T_16_8_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_41
T_13_4_sp4_h_l_10
T_12_0_span4_vert_47
T_12_3_lc_trk_g0_7
T_12_3_wire_logic_cluster/lc_2/in_1

End 

Net : setpoint_15
T_17_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g1_0
T_17_8_wire_logic_cluster/lc_0/in_1

T_17_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_45
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_7/in_0

T_17_8_wire_logic_cluster/lc_0/out
T_14_8_sp12_h_l_0
T_13_0_span12_vert_15
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_2/in_1

End 

Net : setpoint_16
T_13_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g1_7
T_13_9_wire_logic_cluster/lc_7/in_3

T_13_9_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_42
T_15_11_sp4_h_l_1
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_1/in_0

T_13_9_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_42
T_14_3_sp4_v_t_47
T_14_0_span4_vert_34
T_13_2_lc_trk_g3_7
T_13_2_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_42
T_14_3_sp4_v_t_47
T_14_0_span4_vert_34
T_13_2_lc_trk_g3_7
T_13_2_wire_logic_cluster/lc_4/in_0

T_13_9_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_42
T_14_3_sp4_v_t_47
T_14_0_span4_vert_34
T_13_2_lc_trk_g3_7
T_13_2_wire_logic_cluster/lc_2/in_0

End 

Net : setpoint_17
T_15_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g1_4
T_15_8_wire_logic_cluster/lc_4/in_3

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_13_8_sp4_v_t_43
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_5/in_3

T_15_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_45
T_12_4_sp4_h_l_8
T_13_4_lc_trk_g3_0
T_13_4_wire_logic_cluster/lc_6/in_3

T_15_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_45
T_12_4_sp4_h_l_8
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_2/in_0

End 

Net : setpoint_18
T_15_8_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g3_6
T_15_8_wire_logic_cluster/lc_6/in_3

T_15_8_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g2_6
T_14_8_wire_logic_cluster/lc_5/in_1

T_15_8_wire_logic_cluster/lc_6/out
T_15_2_sp12_v_t_23
T_15_4_sp4_v_t_43
T_12_4_sp4_h_l_0
T_13_4_lc_trk_g2_0
T_13_4_wire_logic_cluster/lc_5/in_3

T_15_8_wire_logic_cluster/lc_6/out
T_15_2_sp12_v_t_23
T_4_2_sp12_h_l_0
T_11_2_lc_trk_g1_0
T_11_2_wire_logic_cluster/lc_5/in_0

End 

Net : setpoint_2
T_17_6_wire_logic_cluster/lc_7/out
T_17_6_lc_trk_g3_7
T_17_6_wire_logic_cluster/lc_7/in_1

T_17_6_wire_logic_cluster/lc_7/out
T_15_6_sp12_h_l_1
T_15_6_lc_trk_g0_2
T_15_6_wire_logic_cluster/lc_5/in_1

T_17_6_wire_logic_cluster/lc_7/out
T_15_6_sp12_h_l_1
T_14_6_lc_trk_g0_1
T_14_6_wire_logic_cluster/lc_0/in_1

T_17_6_wire_logic_cluster/lc_7/out
T_16_6_sp4_h_l_6
T_15_6_sp4_v_t_43
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_5/in_3

T_17_6_wire_logic_cluster/lc_7/out
T_17_1_sp12_v_t_22
T_6_1_sp12_h_l_1
T_13_1_lc_trk_g1_1
T_13_1_wire_logic_cluster/lc_4/in_0

End 

Net : setpoint_20
T_13_7_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g2_5
T_13_7_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_38
T_14_1_sp4_v_t_43
T_14_2_lc_trk_g3_3
T_14_2_wire_logic_cluster/lc_4/in_0

End 

Net : setpoint_22
T_17_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g3_4
T_17_8_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_5
T_14_8_sp4_v_t_46
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_4/in_1

T_17_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_5
T_14_4_sp4_v_t_40
T_14_0_span4_vert_45
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_5/in_1

T_17_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_5
T_14_4_sp4_v_t_40
T_14_0_span4_vert_45
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_1/in_1

End 

Net : setpoint_23
T_17_8_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_7/in_1

T_17_8_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_43
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_3/in_1

T_17_8_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_43
T_14_6_sp4_h_l_0
T_13_6_lc_trk_g1_0
T_13_6_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_43
T_14_6_sp4_h_l_0
T_13_2_sp4_v_t_40
T_13_3_lc_trk_g2_0
T_13_3_wire_logic_cluster/lc_2/in_0

T_17_8_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_43
T_14_6_sp4_h_l_0
T_13_2_sp4_v_t_40
T_12_4_lc_trk_g0_5
T_12_4_wire_logic_cluster/lc_6/in_3

End 

Net : setpoint_24
T_15_4_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g1_7
T_15_4_wire_logic_cluster/lc_7/in_1

T_15_4_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_43
T_14_6_lc_trk_g1_6
T_14_6_wire_logic_cluster/lc_4/in_1

T_15_4_wire_logic_cluster/lc_7/out
T_15_1_sp4_v_t_38
T_12_5_sp4_h_l_3
T_13_5_lc_trk_g2_3
T_13_5_wire_logic_cluster/lc_4/in_1

T_15_4_wire_logic_cluster/lc_7/out
T_5_4_sp12_h_l_1
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_6/in_3

T_15_4_wire_logic_cluster/lc_7/out
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_13_7_lc_trk_g0_3
T_13_7_wire_logic_cluster/lc_0/in_3

End 

Net : setpoint_25
T_15_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_0
T_13_9_sp4_v_t_37
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_0
T_13_9_sp4_v_t_37
T_13_5_sp4_v_t_38
T_13_6_lc_trk_g3_6
T_13_6_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_0
T_13_9_sp4_v_t_37
T_13_5_sp4_v_t_38
T_14_5_sp4_h_l_8
T_13_5_lc_trk_g0_0
T_13_5_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_0
T_13_9_sp4_v_t_37
T_13_5_sp4_v_t_38
T_14_5_sp4_h_l_8
T_13_5_lc_trk_g0_0
T_13_5_wire_logic_cluster/lc_0/in_0

End 

Net : setpoint_26
T_15_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_6/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g2_6
T_14_7_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g3_6
T_14_6_wire_logic_cluster/lc_6/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g3_6
T_14_6_wire_logic_cluster/lc_3/in_0

T_15_7_wire_logic_cluster/lc_6/out
T_15_7_sp4_h_l_1
T_14_3_sp4_v_t_43
T_13_5_lc_trk_g0_6
T_13_5_wire_logic_cluster/lc_7/in_1

End 

Net : setpoint_28
T_15_8_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g0_2
T_15_8_wire_logic_cluster/lc_2/in_0

T_15_8_wire_logic_cluster/lc_2/out
T_15_6_sp12_v_t_23
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_7/in_0

T_15_8_wire_logic_cluster/lc_2/out
T_10_8_sp12_h_l_0
T_13_8_lc_trk_g0_0
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_15_8_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g2_2
T_14_7_wire_logic_cluster/lc_6/in_0

T_15_8_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_37
T_13_7_sp4_h_l_0
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_7/in_1

T_15_8_wire_logic_cluster/lc_2/out
T_15_6_sp12_v_t_23
T_15_4_sp4_v_t_47
T_12_4_sp4_h_l_10
T_13_4_lc_trk_g2_2
T_13_4_wire_logic_cluster/lc_0/in_0

End 

Net : setpoint_29
T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_0/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_6/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_0/in_1

End 

Net : setpoint_3
T_15_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g1_0
T_15_8_wire_logic_cluster/lc_0/in_1

T_15_8_wire_logic_cluster/lc_0/out
T_16_5_sp4_v_t_41
T_17_9_sp4_h_l_10
T_17_9_lc_trk_g0_7
T_17_9_wire_logic_cluster/lc_5/in_0

T_15_8_wire_logic_cluster/lc_0/out
T_15_0_span12_vert_15
T_15_2_sp4_v_t_39
T_14_3_lc_trk_g2_7
T_14_3_wire_logic_cluster/lc_3/in_0

T_15_8_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_36
T_13_4_sp4_h_l_7
T_13_4_lc_trk_g1_2
T_13_4_wire_logic_cluster/lc_6/in_1

T_15_8_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_36
T_13_4_sp4_h_l_7
T_13_4_lc_trk_g1_2
T_13_4_wire_logic_cluster/lc_2/in_1

End 

Net : setpoint_30
T_16_7_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_5/in_0

T_16_7_wire_logic_cluster/lc_5/out
T_16_3_sp4_v_t_47
T_15_5_lc_trk_g2_2
T_15_5_wire_logic_cluster/lc_6/in_0

T_16_7_wire_logic_cluster/lc_5/out
T_15_7_sp4_h_l_2
T_14_3_sp4_v_t_39
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_1/in_1

T_16_7_wire_logic_cluster/lc_5/out
T_15_7_sp4_h_l_2
T_14_7_sp4_v_t_45
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_0/in_0

T_16_7_wire_logic_cluster/lc_5/out
T_15_7_sp4_h_l_2
T_14_7_sp4_v_t_45
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_4/in_3

End 

Net : setpoint_31
T_18_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_5/out
T_10_10_sp12_h_l_1
T_10_10_sp4_h_l_0
T_13_6_sp4_v_t_37
T_13_8_lc_trk_g3_0
T_13_8_wire_logic_cluster/lc_0/in_3

T_18_10_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_38
T_16_8_sp4_h_l_3
T_15_4_sp4_v_t_38
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_6/in_3

T_18_10_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_38
T_16_8_sp4_h_l_3
T_15_4_sp4_v_t_38
T_15_0_span4_vert_46
T_14_2_lc_trk_g0_0
T_14_2_wire_logic_cluster/lc_2/in_0

End 

Net : setpoint_4
T_16_6_wire_logic_cluster/lc_1/out
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_1/in_0

T_16_6_wire_logic_cluster/lc_1/out
T_17_4_sp4_v_t_46
T_14_4_sp4_h_l_11
T_14_4_lc_trk_g0_6
T_14_4_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_1/out
T_16_2_sp4_v_t_39
T_13_2_sp4_h_l_8
T_15_2_lc_trk_g2_5
T_15_2_wire_logic_cluster/lc_5/in_0

T_16_6_wire_logic_cluster/lc_1/out
T_16_2_sp4_v_t_39
T_13_2_sp4_h_l_8
T_14_2_lc_trk_g3_0
T_14_2_wire_logic_cluster/lc_5/in_0

End 

Net : setpoint_5
T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_3/in_1

T_16_6_wire_logic_cluster/lc_3/out
T_10_6_sp12_h_l_1
T_13_6_lc_trk_g1_1
T_13_6_wire_logic_cluster/lc_1/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_10_6_sp12_h_l_1
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_6/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_10_6_sp12_h_l_1
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_10_6_sp12_h_l_1
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_5/in_1

T_16_6_wire_logic_cluster/lc_3/out
T_10_6_sp12_h_l_1
T_14_6_sp4_h_l_4
T_17_6_sp4_v_t_41
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_1/in_1

End 

Net : setpoint_6
T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_2/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_14_0_span12_vert_16
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_4/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g3_2
T_13_6_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_sp4_h_l_9
T_13_3_sp4_v_t_44
T_12_6_lc_trk_g3_4
T_12_6_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_sp4_h_l_9
T_13_3_sp4_v_t_44
T_12_6_lc_trk_g3_4
T_12_6_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_2/out
T_14_0_span12_vert_16
T_3_9_sp12_h_l_0
T_12_9_lc_trk_g0_4
T_12_9_input_2_2
T_12_9_wire_logic_cluster/lc_2/in_2

End 

Net : setpoint_7
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_4/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_1_sp12_v_t_23
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_1_sp12_v_t_23
T_17_5_sp4_v_t_41
T_14_5_sp4_h_l_10
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_1_sp12_v_t_23
T_17_5_sp4_v_t_41
T_14_5_sp4_h_l_10
T_13_5_sp4_v_t_41
T_13_6_lc_trk_g3_1
T_13_6_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_1_sp12_v_t_23
T_17_5_sp4_v_t_41
T_14_5_sp4_h_l_10
T_13_5_sp4_v_t_41
T_13_1_sp4_v_t_42
T_13_3_lc_trk_g2_7
T_13_3_wire_logic_cluster/lc_6/in_1

End 

Net : setpoint_8
T_15_7_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_4/out
T_16_6_sp4_v_t_41
T_13_6_sp4_h_l_4
T_13_6_lc_trk_g0_1
T_13_6_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_4/out
T_16_6_sp4_v_t_41
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_44
T_13_3_sp4_h_l_9
T_13_3_lc_trk_g0_4
T_13_3_wire_logic_cluster/lc_6/in_0

T_15_7_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_44
T_13_3_sp4_h_l_9
T_13_3_lc_trk_g0_4
T_13_3_wire_logic_cluster/lc_1/in_3

End 

Net : setpoint_9
T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_1/in_1

T_17_8_wire_logic_cluster/lc_1/out
T_17_6_sp4_v_t_47
T_14_10_sp4_h_l_3
T_13_10_lc_trk_g1_3
T_13_10_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_1/out
T_17_6_sp4_v_t_47
T_17_2_sp4_v_t_36
T_14_2_sp4_h_l_7
T_13_2_lc_trk_g0_7
T_13_2_wire_logic_cluster/lc_6/in_1

End 

Net : tx_enable
T_7_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_41
T_4_3_sp4_h_l_4
T_0_3_span4_horz_18
T_0_3_lc_trk_g0_2
T_0_3_wire_io_cluster/io_1/OUT_ENB

End 

Net : tx_o
T_11_15_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_7/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_9_15_sp12_h_l_1
T_8_3_sp12_v_t_22
T_8_2_sp4_v_t_46
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_9_15_sp12_h_l_1
T_8_3_sp12_v_t_22
T_0_3_span12_horz_9
T_0_3_lc_trk_g0_1
T_0_3_wire_io_cluster/io_1/D_OUT_0

End 

