// Seed: 1617931721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    input  tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri0  _id_4,
    input  wor   id_5,
    output tri   id_6,
    output tri0  id_7,
    output wor   id_8,
    output uwire id_9,
    output wand  id_10
);
  logic id_12 = id_12, id_13;
  logic id_14;
  wire  id_15 [id_4 : 1  &  -1];
  if (-1) wire id_16, id_17, id_18;
  else assign id_8 = 1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_14,
      id_17
  );
  assign id_15 = id_14;
  wire  id_19;
  logic id_20;
endmodule
