Timing Analyzer report for color_recognize_draw
Fri Jul 12 10:09:49 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 14. Slow 1200mV 85C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 15. Slow 1200mV 85C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 16. Slow 1200mV 85C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 17. Slow 1200mV 85C Model Hold: 'sys_clk'
 18. Slow 1200mV 85C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 19. Slow 1200mV 85C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'sys_clk'
 28. Slow 1200mV 0C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 29. Slow 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 30. Slow 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 31. Slow 1200mV 0C Model Hold: 'sys_clk'
 32. Slow 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 33. Slow 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 34. Slow 1200mV 0C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'sys_clk'
 42. Fast 1200mV 0C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 43. Fast 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 44. Fast 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 45. Fast 1200mV 0C Model Hold: 'sys_clk'
 46. Fast 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 47. Fast 1200mV 0C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'
 48. Fast 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; color_recognize_draw                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.9%      ;
;     Processors 3-16        ;   3.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                             ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk } ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] } ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] }        ;
; sys_clk                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                                                         ;
+-----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 93.2 MHz   ; 93.2 MHz        ; sys_clk                                                         ;      ;
; 204.5 MHz  ; 204.5 MHz       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;      ;
; 310.95 MHz ; 310.95 MHz      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -9.730 ; -451.393      ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; -5.835 ; -4488.968     ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -3.890 ; -411.360      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; -1.696 ; -13.732       ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.453 ; 0.000         ;
; sys_clk                                                         ; 0.453 ; 0.000         ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.718 ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.764 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -3.000 ; -206.719      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.487 ; -208.180      ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.422  ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.423  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                    ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.730 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.404      ; 11.135     ;
; -9.603 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.403      ; 11.007     ;
; -9.591 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.403      ; 10.995     ;
; -9.493 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.403      ; 10.897     ;
; -9.488 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.403      ; 10.892     ;
; -9.406 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.404      ; 10.811     ;
; -9.326 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[4]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.404      ; 10.731     ;
; -8.810 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.080     ; 9.731      ;
; -8.741 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.080     ; 9.662      ;
; -8.712 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[0]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.122     ; 9.591      ;
; -8.424 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.583      ; 9.998      ;
; -8.415 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.368      ; 9.784      ;
; -8.403 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[1]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.129     ; 9.275      ;
; -8.386 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.368      ; 9.755      ;
; -8.380 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.368      ; 9.749      ;
; -8.316 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.560      ; 9.867      ;
; -8.290 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.582      ; 9.863      ;
; -8.287 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.553      ; 9.831      ;
; -8.279 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.553      ; 9.823      ;
; -8.198 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.558      ; 9.747      ;
; -8.192 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.583      ; 9.766      ;
; -8.189 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.576      ; 9.756      ;
; -8.137 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.557      ; 9.685      ;
; -8.113 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.585      ; 9.689      ;
; -8.054 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[2]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.368      ; 9.423      ;
; -7.997 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.582      ; 9.570      ;
; -7.994 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.583      ; 9.568      ;
; -7.865 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.582      ; 9.438      ;
; -7.857 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.557      ; 9.405      ;
; -7.715 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.542      ; 9.248      ;
; -7.358 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.378      ; 8.227      ;
; -7.347 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.405      ; 8.243      ;
; -7.275 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.346      ; 8.112      ;
; -7.245 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.358      ; 8.094      ;
; -7.230 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.351      ; 8.072      ;
; -7.179 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.384      ; 8.054      ;
; -7.121 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.330      ; 7.942      ;
; -7.113 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.369      ; 7.973      ;
; -7.088 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.373      ; 7.952      ;
; -7.077 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.599      ; 8.167      ;
; -7.055 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.384      ; 7.930      ;
; -7.046 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.367      ; 7.904      ;
; -7.025 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][23]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.392      ; 7.908      ;
; -7.020 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.353      ; 7.864      ;
; -7.008 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.574      ; 8.073      ;
; -6.999 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.379      ; 7.869      ;
; -6.997 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.341      ; 7.829      ;
; -6.991 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.397      ; 7.879      ;
; -6.989 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.356      ; 7.836      ;
; -6.986 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.359      ; 7.836      ;
; -6.982 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.366      ; 7.839      ;
; -6.981 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.597      ; 8.069      ;
; -6.973 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.376      ; 7.840      ;
; -6.970 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.185      ; 7.646      ;
; -6.967 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.378      ; 7.836      ;
; -6.953 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][12] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.393      ; 7.837      ;
; -6.943 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.408      ; 7.842      ;
; -6.941 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][5]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.371      ; 7.803      ;
; -6.937 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.596      ; 8.024      ;
; -6.932 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.381      ; 7.804      ;
; -6.925 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.315      ; 7.731      ;
; -6.904 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][15]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.343      ; 7.738      ;
; -6.903 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.339      ; 7.733      ;
; -6.892 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.366      ; 7.749      ;
; -6.879 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.395      ; 7.765      ;
; -6.877 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.350      ; 7.718      ;
; -6.874 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.602      ; 7.967      ;
; -6.866 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.371      ; 7.728      ;
; -6.856 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.350      ; 7.697      ;
; -6.850 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.319      ; 7.660      ;
; -6.849 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.340      ; 7.680      ;
; -6.847 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.374      ; 7.712      ;
; -6.844 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.397      ; 7.732      ;
; -6.833 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.389      ; 7.713      ;
; -6.832 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.378      ; 7.701      ;
; -6.828 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.363      ; 7.682      ;
; -6.822 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.388      ; 7.701      ;
; -6.819 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.378      ; 7.688      ;
; -6.816 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.381      ; 7.688      ;
; -6.813 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.350      ; 7.654      ;
; -6.809 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.371      ; 7.671      ;
; -6.809 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.371      ; 7.671      ;
; -6.807 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.376      ; 7.674      ;
; -6.802 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.342      ; 7.635      ;
; -6.801 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.334      ; 7.626      ;
; -6.800 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][7]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.401      ; 7.692      ;
; -6.797 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.386      ; 7.674      ;
; -6.794 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.354      ; 7.639      ;
; -6.789 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.355      ; 7.635      ;
; -6.785 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.254      ; 7.530      ;
; -6.781 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.347      ; 7.619      ;
; -6.771 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.372      ; 7.634      ;
; -6.769 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.377      ; 7.637      ;
; -6.765 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][6]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.598      ; 7.854      ;
; -6.761 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.315      ; 7.567      ;
; -6.760 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[2][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.344      ; 7.595      ;
; -6.750 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][7]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.598      ; 7.839      ;
; -6.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.337      ; 7.576      ;
; -6.743 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][3]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.362      ; 7.596      ;
; -6.741 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.370      ; 7.602      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.835 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.107     ; 4.082      ;
; -5.828 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.107     ; 4.075      ;
; -5.700 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.285     ; 4.909      ;
; -5.691 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.107     ; 3.938      ;
; -5.678 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.106     ; 3.926      ;
; -5.636 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.299     ; 4.839      ;
; -5.629 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.299     ; 4.832      ;
; -5.615 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.297     ; 4.823      ;
; -5.610 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.297     ; 4.818      ;
; -5.584 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.808      ;
; -5.572 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.086     ; 4.637      ;
; -5.552 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.285     ; 4.761      ;
; -5.545 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.297     ; 4.753      ;
; -5.531 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.296     ; 4.730      ;
; -5.527 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 4.782      ;
; -5.527 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.304     ; 4.725      ;
; -5.526 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.296     ; 4.725      ;
; -5.524 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.285     ; 4.733      ;
; -5.522 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 4.777      ;
; -5.520 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.304     ; 4.718      ;
; -5.516 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.770      ;
; -5.514 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.061     ; 4.513      ;
; -5.511 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.765      ;
; -5.507 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.061     ; 4.506      ;
; -5.492 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.299     ; 4.695      ;
; -5.483 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.106     ; 3.731      ;
; -5.474 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.752      ;
; -5.473 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.752      ;
; -5.469 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.747      ;
; -5.468 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.747      ;
; -5.461 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.296     ; 4.660      ;
; -5.458 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.294     ; 4.666      ;
; -5.457 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 4.712      ;
; -5.450 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.107     ; 3.697      ;
; -5.450 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.674      ;
; -5.446 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.700      ;
; -5.444 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][6]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.503      ;
; -5.438 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.086     ; 4.503      ;
; -5.430 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.062     ; 4.527      ;
; -5.417 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.083     ; 4.682      ;
; -5.414 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.322     ; 4.587      ;
; -5.408 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.286     ; 4.625      ;
; -5.408 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.297     ; 4.616      ;
; -5.406 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.670      ;
; -5.405 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.669      ;
; -5.404 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.682      ;
; -5.403 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.069     ; 4.682      ;
; -5.401 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.307     ; 4.596      ;
; -5.392 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.288     ; 4.598      ;
; -5.389 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 4.648      ;
; -5.389 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.056     ; 4.690      ;
; -5.388 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][4]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.135     ; 4.611      ;
; -5.384 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.288     ; 4.590      ;
; -5.383 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.152     ; 4.588      ;
; -5.383 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.304     ; 4.581      ;
; -5.382 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.288     ; 4.588      ;
; -5.382 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.056     ; 4.683      ;
; -5.378 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.132     ; 4.603      ;
; -5.378 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.118     ; 4.618      ;
; -5.378 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.118     ; 4.618      ;
; -5.377 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.307     ; 4.572      ;
; -5.375 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.307     ; 4.570      ;
; -5.371 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.132     ; 4.596      ;
; -5.370 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.061     ; 4.369      ;
; -5.368 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.070     ; 4.395      ;
; -5.364 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.074     ; 4.648      ;
; -5.362 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.074     ; 4.646      ;
; -5.358 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.281     ; 4.579      ;
; -5.355 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.118     ; 4.595      ;
; -5.349 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.083     ; 4.621      ;
; -5.342 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.083     ; 4.614      ;
; -5.341 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.074     ; 4.625      ;
; -5.338 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.078     ; 4.421      ;
; -5.331 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.078     ; 4.414      ;
; -5.328 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][22]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.315     ; 4.515      ;
; -5.324 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.296     ; 4.523      ;
; -5.321 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.287     ; 4.537      ;
; -5.320 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 4.575      ;
; -5.319 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.078     ; 4.596      ;
; -5.319 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.287     ; 4.535      ;
; -5.318 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.542      ;
; -5.314 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.293     ; 4.516      ;
; -5.314 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.078     ; 4.591      ;
; -5.313 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.299     ; 4.506      ;
; -5.310 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.294     ; 4.518      ;
; -5.310 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][6]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.369      ;
; -5.309 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.563      ;
; -5.306 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.086     ; 4.371      ;
; -5.306 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.293     ; 4.508      ;
; -5.304 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.293     ; 4.506      ;
; -5.303 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.342      ;
; -5.302 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 4.566      ;
; -5.301 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.340      ;
; -5.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.089     ; 4.558      ;
; -5.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.287     ; 4.514      ;
; -5.296 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.062     ; 4.393      ;
; -5.295 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.089     ; 4.553      ;
; -5.294 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[4] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.106     ; 3.542      ;
; -5.292 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.059     ; 4.591      ;
; -5.291 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.087     ; 4.551      ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.890 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.807      ;
; -3.886 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.044     ; 4.843      ;
; -3.860 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.060     ; 4.801      ;
; -3.857 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.077     ; 4.781      ;
; -3.818 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.061     ; 4.758      ;
; -3.817 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.738      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.767 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.688      ;
; -3.713 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.630      ;
; -3.694 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.614      ;
; -3.655 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.575      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.567      ;
; -3.642 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.055     ; 4.588      ;
; -3.642 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.055     ; 4.588      ;
; -3.627 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.059     ; 4.569      ;
; -3.627 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.059     ; 4.569      ;
; -3.620 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.540      ;
; -3.617 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 4.536      ;
; -3.617 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 4.536      ;
; -3.617 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 4.536      ;
; -3.604 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.522      ;
; -3.604 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.522      ;
; -3.604 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.522      ;
; -3.552 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.469      ;
; -3.548 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.044     ; 4.505      ;
; -3.537 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.457      ;
; -3.522 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.060     ; 4.463      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.077     ; 4.443      ;
; -3.480 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.061     ; 4.420      ;
; -3.479 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.400      ;
; -3.469 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.389      ;
; -3.444 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.081     ; 4.364      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.350      ;
; -3.414 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.085     ; 4.330      ;
; -3.380 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.041     ; 4.340      ;
; -3.380 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.297      ;
; -3.354 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.057     ; 4.298      ;
; -3.351 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 4.278      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.339 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.084     ; 4.256      ;
; -3.312 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.058     ; 4.255      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.077     ; 4.235      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.311 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.083     ; 4.229      ;
; -3.309 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.041     ; 4.269      ;
; -3.304 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.055     ; 4.250      ;
; -3.304 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.055     ; 4.250      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.696 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 3.074      ;
; -1.686 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 3.076      ;
; -1.678 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 3.182      ;
; -1.678 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 3.068      ;
; -1.665 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 3.043      ;
; -1.528 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.282      ; 3.008      ;
; -1.528 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.906      ;
; -1.506 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 3.010      ;
; -1.491 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.994      ;
; -1.476 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.979      ;
; -1.466 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.282      ; 2.946      ;
; -1.464 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.842      ;
; -1.438 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.942      ;
; -1.436 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.941      ;
; -1.425 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.309      ; 2.802      ;
; -1.408 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.786      ;
; -1.407 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.313      ; 2.788      ;
; -1.401 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.905      ;
; -1.396 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.900      ;
; -1.394 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.899      ;
; -1.387 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.309      ; 2.764      ;
; -1.385 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.762      ;
; -1.380 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.883      ;
; -1.376 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.313      ; 2.757      ;
; -1.372 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.282      ; 2.852      ;
; -1.369 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.747      ;
; -1.364 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.741      ;
; -1.355 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.860      ;
; -1.340 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.309      ; 2.717      ;
; -1.328 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.313      ; 2.709      ;
; -1.318 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.309      ; 2.695      ;
; -1.283 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.660      ;
; -1.279 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.282      ; 2.759      ;
; -1.278 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.655      ;
; -1.271 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.313      ; 2.652      ;
; -1.243 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.747      ;
; -1.213 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.310      ; 2.591      ;
; -1.174 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.311      ; 2.552      ;
; -1.155 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.312      ; 2.545      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.797      ;
; 0.517 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.809      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.821      ;
; 0.540 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.833      ;
; 0.550 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_start                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.843      ;
; 0.559 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.851      ;
; 0.641 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.933      ;
; 0.642 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.938      ;
; 0.668 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.960      ;
; 0.686 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.570      ;
; 0.698 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.079      ; 0.989      ;
; 0.700 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.079      ; 0.993      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 1.002      ;
; 0.710 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.081      ; 1.003      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.391      ; 3.631      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.453 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.493 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 0.785      ;
; 0.506 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.099      ; 0.818      ;
; 0.509 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 0.802      ;
; 0.525 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.819      ;
; 0.548 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 0.842      ;
; 0.651 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[0]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.944      ;
; 0.674 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 0.967      ;
; 0.718 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[1]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.011      ;
; 0.723 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.016      ;
; 0.742 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[3]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.043      ;
; 0.754 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.099      ; 1.066      ;
; 0.756 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.048      ;
; 0.760 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.099      ; 1.071      ;
; 0.761 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 2.615      ; 3.881      ;
; 0.764 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cfg_start         ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.061      ;
; 0.771 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.065      ;
; 0.773 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_0         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.099      ; 1.086      ;
; 0.780 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.072      ;
; 0.783 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.082      ;
; 0.789 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.083      ;
; 0.793 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.086      ;
; 0.801 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.099      ; 1.112      ;
; 0.803 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.096      ;
; 0.815 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.108      ;
; 0.843 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.080      ; 1.135      ;
; 0.870 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.163      ;
; 0.882 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.175      ;
; 0.912 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.205      ;
; 0.933 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.226      ;
; 0.940 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.081      ; 1.233      ;
; 0.959 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.082      ; 1.253      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.718 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.784      ;
; 0.719 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.784      ;
; 0.719 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.785      ;
; 0.719 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.784      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.784      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.785      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.786      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.784      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.785      ;
; 0.720 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.785      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.784      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.787      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.787      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.067      ; 0.788      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.787      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.785      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.785      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.785      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.785      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.787      ;
; 0.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.786      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.786      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][23]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.786      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][22]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][22]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.788      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.787      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][23]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.790      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.790      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.790      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.063      ; 0.787      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.789      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.064      ; 0.788      ;
; 0.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.066      ; 0.790      ;
; 0.725 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][7]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.065      ; 0.790      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.764 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.368      ;
; 0.782 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.387      ;
; 0.807 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.410      ;
; 0.859 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.462      ;
; 0.873 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.582      ; 2.475      ;
; 0.875 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.586      ; 2.481      ;
; 0.885 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.489      ;
; 0.903 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.582      ; 2.505      ;
; 0.905 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.510      ;
; 0.909 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.512      ;
; 0.928 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.531      ;
; 0.931 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.536      ;
; 0.932 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.586      ; 2.538      ;
; 0.934 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.537      ;
; 0.938 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.586      ; 2.544      ;
; 0.940 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.553      ; 2.513      ;
; 0.964 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.569      ;
; 0.970 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.574      ;
; 0.988 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.583      ; 2.591      ;
; 0.988 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.593      ;
; 1.005 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.553      ; 2.578      ;
; 1.011 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.616      ;
; 1.026 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.631      ;
; 1.032 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.582      ; 2.634      ;
; 1.033 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.637      ;
; 1.040 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.582      ; 2.642      ;
; 1.042 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.647      ;
; 1.058 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.586      ; 2.664      ;
; 1.060 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.664      ;
; 1.079 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.553      ; 2.652      ;
; 1.082 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.686      ;
; 1.097 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.702      ;
; 1.097 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.701      ;
; 1.097 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.702      ;
; 1.098 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.553      ; 2.671      ;
; 1.104 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.709      ;
; 1.170 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.774      ;
; 1.188 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.585      ; 2.793      ;
; 1.211 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.584      ; 2.815      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                     ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 98.32 MHz  ; 98.32 MHz       ; sys_clk                                                         ;      ;
; 214.82 MHz ; 214.82 MHz      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;      ;
; 329.38 MHz ; 329.38 MHz      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -9.171 ; -414.342      ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; -5.516 ; -4215.070     ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -3.655 ; -381.818      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; -1.551 ; -12.128       ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; sys_clk                                                         ; 0.401 ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.403 ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.606 ; 0.000         ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.646 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -3.000 ; -206.719      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.487 ; -208.180      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.290  ; 0.000         ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.443  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                    ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.171 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.554     ;
; -9.068 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.451     ;
; -9.065 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.448     ;
; -9.031 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.414     ;
; -9.019 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.402     ;
; -8.897 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.280     ;
; -8.806 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[4]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.381      ; 10.189     ;
; -8.339 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.075     ; 9.266      ;
; -8.264 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[0]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.116     ; 9.150      ;
; -8.235 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.075     ; 9.162      ;
; -7.986 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[1]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.122     ; 8.866      ;
; -7.921 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.349      ; 9.272      ;
; -7.916 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.573      ; 9.481      ;
; -7.904 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.349      ; 9.255      ;
; -7.900 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.349      ; 9.251      ;
; -7.879 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.572      ; 9.443      ;
; -7.832 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.544      ; 9.368      ;
; -7.832 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.552      ; 9.376      ;
; -7.791 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.544      ; 9.327      ;
; -7.774 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.551      ; 9.317      ;
; -7.730 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.573      ; 9.295      ;
; -7.710 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.549      ; 9.251      ;
; -7.699 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.568      ; 9.259      ;
; -7.677 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.577      ; 9.246      ;
; -7.668 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[2]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.349      ; 9.019      ;
; -7.574 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.572      ; 9.138      ;
; -7.506 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.573      ; 9.071      ;
; -7.450 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.572      ; 9.014      ;
; -7.429 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.549      ; 8.970      ;
; -7.328 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.536      ; 8.856      ;
; -6.960 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.447      ; 7.899      ;
; -6.939 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.420      ; 7.851      ;
; -6.863 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.392      ; 7.747      ;
; -6.774 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.406      ; 7.672      ;
; -6.773 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.399      ; 7.664      ;
; -6.738 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.426      ; 7.656      ;
; -6.670 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.377      ; 7.539      ;
; -6.657 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.413      ; 7.562      ;
; -6.657 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.428      ; 7.577      ;
; -6.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.416      ; 7.556      ;
; -6.637 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.401      ; 7.530      ;
; -6.630 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.620      ; 7.742      ;
; -6.621 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][23]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.436      ; 7.549      ;
; -6.616 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.413      ; 7.521      ;
; -6.613 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.620      ; 7.725      ;
; -6.604 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.404      ; 7.500      ;
; -6.595 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.624      ; 7.711      ;
; -6.593 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.423      ; 7.508      ;
; -6.586 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.442      ; 7.520      ;
; -6.585 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][12] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.437      ; 7.514      ;
; -6.573 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.418      ; 7.483      ;
; -6.572 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.602      ; 7.666      ;
; -6.566 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.400      ; 7.458      ;
; -6.553 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][5]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.415      ; 7.460      ;
; -6.553 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.389      ; 7.434      ;
; -6.550 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.408      ; 7.450      ;
; -6.524 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.252      ; 7.268      ;
; -6.514 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.397      ; 7.403      ;
; -6.510 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][15]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.395      ; 7.397      ;
; -6.509 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.400      ; 7.401      ;
; -6.505 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.440      ; 7.437      ;
; -6.493 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.450      ; 7.435      ;
; -6.493 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.363      ; 7.348      ;
; -6.488 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.422      ; 7.402      ;
; -6.477 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.428      ; 7.397      ;
; -6.469 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.624      ; 7.585      ;
; -6.468 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.422      ; 7.382      ;
; -6.451 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.423      ; 7.366      ;
; -6.449 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.442      ; 7.383      ;
; -6.441 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.413      ; 7.346      ;
; -6.441 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.420      ; 7.353      ;
; -6.439 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.411      ; 7.342      ;
; -6.435 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.421      ; 7.348      ;
; -6.434 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.367      ; 7.293      ;
; -6.422 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.390      ; 7.304      ;
; -6.422 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.429      ; 7.343      ;
; -6.415 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.430      ; 7.337      ;
; -6.409 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.388      ; 7.289      ;
; -6.406 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.392      ; 7.290      ;
; -6.402 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.419      ; 7.313      ;
; -6.402 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][7]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.446      ; 7.340      ;
; -6.398 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.429      ; 7.319      ;
; -6.397 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.404      ; 7.293      ;
; -6.396 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.398      ; 7.286      ;
; -6.392 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.420      ; 7.304      ;
; -6.392 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.409      ; 7.293      ;
; -6.390 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.419      ; 7.301      ;
; -6.376 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.398      ; 7.266      ;
; -6.376 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][6]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.623      ; 7.491      ;
; -6.375 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.314      ; 7.181      ;
; -6.372 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.380      ; 7.244      ;
; -6.367 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.418      ; 7.277      ;
; -6.361 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.413      ; 7.266      ;
; -6.357 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][3]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.412      ; 7.261      ;
; -6.356 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.420      ; 7.268      ;
; -6.352 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[51][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.414      ; 7.258      ;
; -6.350 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.421      ; 7.263      ;
; -6.339 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][7]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.623      ; 7.454      ;
; -6.338 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.363      ; 7.193      ;
; -6.333 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[2][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.392      ; 7.217      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.516 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.830      ;
; -5.504 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.818      ;
; -5.399 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.713      ;
; -5.376 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.320     ; 4.639      ;
; -5.341 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.655      ;
; -5.327 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.590      ;
; -5.315 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.578      ;
; -5.311 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.335     ; 4.565      ;
; -5.299 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.335     ; 4.553      ;
; -5.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.140     ; 4.390      ;
; -5.278 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.320     ; 4.541      ;
; -5.268 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.550      ;
; -5.256 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.150     ; 4.561      ;
; -5.251 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.506      ;
; -5.249 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.554      ;
; -5.244 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.150     ; 4.549      ;
; -5.239 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.494      ;
; -5.237 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.542      ;
; -5.235 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.498      ;
; -5.224 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.320     ; 4.487      ;
; -5.216 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.140     ; 4.308      ;
; -5.214 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.541      ;
; -5.213 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.541      ;
; -5.205 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.117     ; 4.256      ;
; -5.202 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.529      ;
; -5.201 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.529      ;
; -5.198 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.512      ;
; -5.197 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.334     ; 4.453      ;
; -5.194 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.335     ; 4.448      ;
; -5.193 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.117     ; 4.244      ;
; -5.190 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.154     ; 3.504      ;
; -5.186 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.468      ;
; -5.185 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.334     ; 4.441      ;
; -5.164 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.150     ; 4.469      ;
; -5.159 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.414      ;
; -5.157 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][6]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.249      ;
; -5.157 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.462      ;
; -5.152 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.120     ; 4.271      ;
; -5.139 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.452      ;
; -5.136 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.449      ;
; -5.132 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.331     ; 4.391      ;
; -5.125 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.135     ; 4.439      ;
; -5.123 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.322     ; 4.384      ;
; -5.122 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.449      ;
; -5.121 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.449      ;
; -5.116 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.379      ;
; -5.112 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.126     ; 4.444      ;
; -5.110 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.322     ; 4.371      ;
; -5.108 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.400      ;
; -5.106 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.126     ; 4.438      ;
; -5.104 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 4.155      ;
; -5.103 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.342     ; 4.350      ;
; -5.102 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.394      ;
; -5.101 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.352     ; 4.333      ;
; -5.096 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.145     ; 4.406      ;
; -5.092 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.140     ; 4.184      ;
; -5.090 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.342     ; 4.337      ;
; -5.088 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.117     ; 4.139      ;
; -5.084 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.322     ; 4.345      ;
; -5.082 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][4]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.187     ; 4.353      ;
; -5.080 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.334     ; 4.336      ;
; -5.077 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.112     ; 4.423      ;
; -5.075 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][6]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.167      ;
; -5.074 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.321     ; 4.343      ;
; -5.073 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.196     ; 4.335      ;
; -5.070 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.120     ; 4.189      ;
; -5.066 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.126     ; 4.398      ;
; -5.065 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.112     ; 4.411      ;
; -5.064 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.184     ; 4.338      ;
; -5.064 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.342     ; 4.311      ;
; -5.062 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.344      ;
; -5.062 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.166     ; 4.354      ;
; -5.058 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.131     ; 4.382      ;
; -5.058 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.168     ; 4.135      ;
; -5.054 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.327     ; 4.311      ;
; -5.052 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.184     ; 4.326      ;
; -5.052 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.168     ; 4.129      ;
; -5.051 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.315     ; 4.326      ;
; -5.049 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.131     ; 4.163      ;
; -5.046 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.359      ;
; -5.046 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.131     ; 4.370      ;
; -5.045 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.136     ; 4.365      ;
; -5.045 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.150     ; 4.350      ;
; -5.043 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.135     ; 4.357      ;
; -5.042 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.320     ; 4.305      ;
; -5.041 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.140     ; 4.351      ;
; -5.041 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.321     ; 4.310      ;
; -5.041 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.327     ; 4.298      ;
; -5.040 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.329     ; 4.295      ;
; -5.038 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.143     ; 4.343      ;
; -5.037 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.131     ; 4.151      ;
; -5.035 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.321     ; 4.304      ;
; -5.034 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.331     ; 4.293      ;
; -5.033 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.136     ; 4.353      ;
; -5.029 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.140     ; 4.339      ;
; -5.022 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][13]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.309     ; 4.304      ;
; -5.015 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.327     ; 4.272      ;
; -5.014 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.145     ; 4.324      ;
; -5.012 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][15] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.168     ; 4.089      ;
; -5.010 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.309     ; 4.291      ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.655 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 4.620      ;
; -3.640 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.569      ;
; -3.624 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.051     ; 4.575      ;
; -3.620 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.067     ; 4.555      ;
; -3.591 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.052     ; 4.541      ;
; -3.570 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.502      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.519 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.451      ;
; -3.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.403      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.419 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.349      ;
; -3.400 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.049     ; 4.353      ;
; -3.400 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.049     ; 4.353      ;
; -3.393 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.045     ; 4.350      ;
; -3.393 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.045     ; 4.350      ;
; -3.390 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.321      ;
; -3.390 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.321      ;
; -3.390 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.321      ;
; -3.375 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.305      ;
; -3.375 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.305      ;
; -3.375 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.305      ;
; -3.372 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.301      ;
; -3.341 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 4.306      ;
; -3.334 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.264      ;
; -3.333 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.264      ;
; -3.326 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.255      ;
; -3.310 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.051     ; 4.261      ;
; -3.306 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.067     ; 4.241      ;
; -3.277 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.052     ; 4.227      ;
; -3.256 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.188      ;
; -3.219 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.150      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.137      ;
; -3.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.135      ;
; -3.168 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 4.099      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.153 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.082      ;
; -3.131 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 4.059      ;
; -3.115 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 4.081      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.105 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.072     ; 4.035      ;
; -3.097 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 4.063      ;
; -3.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.049     ; 4.039      ;
; -3.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.049     ; 4.039      ;
; -3.084 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.050     ; 4.036      ;
; -3.081 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.010      ;
; -3.080 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.066     ; 4.016      ;
; -3.079 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.045     ; 4.036      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.551 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.987      ;
; -1.531 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.954      ;
; -1.527 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.950      ;
; -1.510 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.946      ;
; -1.507 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 3.045      ;
; -1.381 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.804      ;
; -1.360 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.263      ; 2.880      ;
; -1.355 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.893      ;
; -1.305 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.842      ;
; -1.302 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.725      ;
; -1.280 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.819      ;
; -1.278 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.263      ; 2.798      ;
; -1.262 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.799      ;
; -1.257 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.795      ;
; -1.238 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.776      ;
; -1.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.768      ;
; -1.214 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.752      ;
; -1.208 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.747      ;
; -1.204 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.628      ;
; -1.198 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.620      ;
; -1.195 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.263      ; 2.715      ;
; -1.192 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.289      ; 2.619      ;
; -1.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.612      ;
; -1.183 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.607      ;
; -1.175 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.712      ;
; -1.160 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.582      ;
; -1.155 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.579      ;
; -1.149 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.289      ; 2.576      ;
; -1.144 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.567      ;
; -1.102 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.526      ;
; -1.096 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.263      ; 2.616      ;
; -1.069 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.491      ;
; -1.068 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.289      ; 2.495      ;
; -1.058 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.286      ; 2.480      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.577      ;
; -1.016 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.289      ; 2.443      ;
; -1.012 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.437      ;
; -0.969 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.287      ; 2.392      ;
; -0.943 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 1.288      ; 2.379      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.457 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.724      ;
; 0.467 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.091      ; 0.753      ;
; 0.470 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.477 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.744      ;
; 0.486 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.753      ;
; 0.494 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.761      ;
; 0.508 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.074      ; 0.777      ;
; 0.609 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[0]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.876      ;
; 0.628 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.895      ;
; 0.637 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[1]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.904      ;
; 0.669 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[3]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.936      ;
; 0.672 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.939      ;
; 0.691 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.959      ;
; 0.695 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.091      ; 0.987      ;
; 0.703 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.091      ; 0.989      ;
; 0.703 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cfg_start         ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.091      ; 1.001      ;
; 0.716 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.984      ;
; 0.723 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_0         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 0.990      ;
; 0.727 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.074      ; 0.996      ;
; 0.729 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 2.403      ; 3.600      ;
; 0.733 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.074      ; 1.002      ;
; 0.734 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 1.002      ;
; 0.743 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.010      ;
; 0.746 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.091      ; 1.032      ;
; 0.751 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.018      ;
; 0.759 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.026      ;
; 0.794 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.061      ;
; 0.797 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 1.065      ;
; 0.826 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.093      ;
; 0.855 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.073      ; 1.123      ;
; 0.860 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.074      ; 1.129      ;
; 0.867 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.134      ;
; 0.870 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.072      ; 1.137      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR          ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR          ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1]  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2]  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3]  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0]  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP              ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP              ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.741      ;
; 0.475 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.741      ;
; 0.478 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.743      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.761      ;
; 0.500 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3]  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.766      ;
; 0.515 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_start                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.781      ;
; 0.523 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA              ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK              ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.788      ;
; 0.599 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.869      ;
; 0.621 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.887      ;
; 0.622 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.888      ;
; 0.622 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.888      ;
; 0.624 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.889      ;
; 0.627 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.072      ; 0.894      ;
; 0.628 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.893      ;
; 0.648 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.915      ;
; 0.650 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.916      ;
; 0.666 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.932      ;
; 0.672 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.170      ; 3.297      ;
; 0.699 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.965      ;
; 0.706 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.170      ; 3.331      ;
; 0.707 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[5] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[5] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[4] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[4] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[1] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[2] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.975      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.606 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.165      ;
; 0.634 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.194      ;
; 0.640 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.198      ;
; 0.650 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.537      ; 2.207      ;
; 0.662 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.222      ;
; 0.688 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.246      ;
; 0.695 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.255      ;
; 0.709 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.268      ;
; 0.712 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.270      ;
; 0.719 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.513      ; 2.252      ;
; 0.727 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.286      ;
; 0.729 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.289      ;
; 0.735 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.293      ;
; 0.743 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.301      ;
; 0.747 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.537      ; 2.304      ;
; 0.751 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.310      ;
; 0.758 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.316      ;
; 0.763 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.513      ; 2.296      ;
; 0.772 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.332      ;
; 0.785 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.345      ;
; 0.793 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.351      ;
; 0.794 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.354      ;
; 0.806 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.366      ;
; 0.827 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.385      ;
; 0.830 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.388      ;
; 0.832 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.392      ;
; 0.834 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.513      ; 2.367      ;
; 0.842 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.513      ; 2.375      ;
; 0.844 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.404      ;
; 0.848 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.408      ;
; 0.856 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.415      ;
; 0.858 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.417      ;
; 0.863 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.537      ; 2.420      ;
; 0.865 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.537      ; 2.422      ;
; 0.872 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.431      ;
; 0.917 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.540      ; 2.477      ;
; 0.934 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.493      ;
; 0.952 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.538      ; 2.510      ;
; 0.974 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 1.539      ; 2.533      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.646 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.704      ;
; 0.646 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.703      ;
; 0.647 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.703      ;
; 0.647 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.704      ;
; 0.647 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.704      ;
; 0.647 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.705      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.703      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.704      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.705      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.705      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.706      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.705      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.704      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.705      ;
; 0.648 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.704      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.705      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.704      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.705      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.707      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.707      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.707      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.704      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.706      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.705      ;
; 0.649 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.705      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.708      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.708      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.708      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][23]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.708      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.706      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.707      ;
; 0.650 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.709      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.706      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.706      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][22]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][22]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.706      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.707      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.708      ;
; 0.651 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.058      ; 0.710      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][23]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.057      ; 0.709      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.055      ; 0.707      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
; 0.652 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.056      ; 0.708      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -3.840 ; -129.174      ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; -2.258 ; -1695.852     ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.181 ; -100.298      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; -0.212 ; -1.087        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; sys_clk                                                         ; 0.186 ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.187 ; 0.000         ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.280 ; 0.000         ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.318 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; sys_clk                                                         ; -3.000 ; -149.096      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.000 ; -140.000      ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.331  ; 0.000         ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0.392  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                    ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.840 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.155      ; 4.982      ;
; -3.836 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.155      ; 4.978      ;
; -3.776 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.155      ; 4.918      ;
; -3.764 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.155      ; 4.906      ;
; -3.743 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.157      ; 4.887      ;
; -3.734 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.157      ; 4.878      ;
; -3.643 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[4]            ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.157      ; 4.787      ;
; -3.603 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[0]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.063     ; 4.527      ;
; -3.429 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.036     ; 4.380      ;
; -3.400 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.136      ; 4.523      ;
; -3.382 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]                  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.036     ; 4.333      ;
; -3.343 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[1]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; -0.065     ; 4.265      ;
; -3.317 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.136      ; 4.440      ;
; -3.315 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.230      ; 4.522      ;
; -3.273 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.136      ; 4.396      ;
; -3.212 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.248      ; 4.437      ;
; -3.210 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.238      ; 4.425      ;
; -3.179 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.112      ; 3.768      ;
; -3.178 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.248      ; 4.403      ;
; -3.152 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.230      ; 4.359      ;
; -3.139 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.248      ; 4.364      ;
; -3.129 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.237      ; 4.343      ;
; -3.120 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.247      ; 4.344      ;
; -3.096 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[2]              ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; sys_clk                                                         ; sys_clk     ; 1.000        ; 0.136      ; 4.219      ;
; -3.071 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.246      ; 4.294      ;
; -3.066 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.247      ; 4.290      ;
; -2.999 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.235      ; 4.211      ;
; -2.996 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.114      ; 3.587      ;
; -2.977 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.246      ; 4.200      ;
; -2.976 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.111      ; 3.564      ;
; -2.976 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.235      ; 4.188      ;
; -2.971 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.217      ; 3.665      ;
; -2.966 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.246      ; 4.189      ;
; -2.962 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.105      ; 3.544      ;
; -2.942 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.102      ; 3.521      ;
; -2.936 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.108      ; 3.521      ;
; -2.930 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.122      ; 3.529      ;
; -2.928 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.115      ; 3.520      ;
; -2.923 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.106      ; 3.506      ;
; -2.918 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.115      ; 3.510      ;
; -2.918 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.122      ; 3.517      ;
; -2.907 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.125      ; 3.509      ;
; -2.901 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.112      ; 3.490      ;
; -2.899 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.091      ; 3.467      ;
; -2.886 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][23]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.124      ; 3.487      ;
; -2.886 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.131      ; 3.494      ;
; -2.879 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.115      ; 3.471      ;
; -2.867 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.119      ; 3.463      ;
; -2.855 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.107      ; 3.439      ;
; -2.855 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.106      ; 3.438      ;
; -2.847 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.126      ; 3.450      ;
; -2.847 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.130      ; 3.454      ;
; -2.847 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.102      ; 3.426      ;
; -2.846 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.201      ; 3.524      ;
; -2.838 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.029      ; 3.344      ;
; -2.834 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]                ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 1.000        ; 0.228      ; 4.039      ;
; -2.828 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][13] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.123      ; 3.428      ;
; -2.821 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.120      ; 3.418      ;
; -2.814 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.079      ; 3.370      ;
; -2.803 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.097      ; 3.377      ;
; -2.794 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.116      ; 3.387      ;
; -2.793 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.100      ; 3.370      ;
; -2.791 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][22]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.101      ; 3.369      ;
; -2.786 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.080      ; 3.343      ;
; -2.785 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.118      ; 3.380      ;
; -2.784 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.211      ; 3.472      ;
; -2.783 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.108      ; 3.368      ;
; -2.782 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][12] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.126      ; 3.385      ;
; -2.781 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.210      ; 3.468      ;
; -2.778 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][15] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.101      ; 3.356      ;
; -2.778 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.126      ; 3.381      ;
; -2.774 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.106      ; 3.357      ;
; -2.774 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.138      ; 3.389      ;
; -2.772 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.135      ; 3.384      ;
; -2.770 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.124      ; 3.371      ;
; -2.766 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.120      ; 3.363      ;
; -2.764 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.104      ; 3.345      ;
; -2.763 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.059      ; 3.299      ;
; -2.759 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.130      ; 3.366      ;
; -2.757 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.210      ; 3.444      ;
; -2.754 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][14] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.118      ; 3.349      ;
; -2.753 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.094      ; 3.324      ;
; -2.753 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][5]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.116      ; 3.346      ;
; -2.752 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][4]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.109      ; 3.338      ;
; -2.752 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.114      ; 3.343      ;
; -2.751 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][6]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.214      ; 3.442      ;
; -2.750 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][22] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.121      ; 3.348      ;
; -2.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][19] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.202      ; 3.427      ;
; -2.748 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][21] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.079      ; 3.304      ;
; -2.744 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][15]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.098      ; 3.319      ;
; -2.737 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][4]   ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.116      ; 3.330      ;
; -2.736 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.115      ; 3.328      ;
; -2.735 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][13] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.112      ; 3.324      ;
; -2.729 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][5]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.105      ; 3.311      ;
; -2.727 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][21]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.213      ; 3.417      ;
; -2.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][21]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.124      ; 3.325      ;
; -2.724 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][23] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.126      ; 3.327      ;
; -2.722 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][20] ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.220      ; 3.419      ;
; -2.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][7]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.109      ; 3.307      ;
; -2.721 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][19]  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk     ; 0.500        ; 0.218      ; 3.416      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.258 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.208      ;
; -2.251 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 1.770      ;
; -2.250 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 1.769      ;
; -2.242 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.192      ;
; -2.212 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.019     ; 2.185      ;
; -2.210 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.159      ;
; -2.206 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.014     ; 2.184      ;
; -2.205 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.162      ;
; -2.199 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 1.718      ;
; -2.197 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.094     ; 2.156      ;
; -2.196 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.019     ; 2.169      ;
; -2.194 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][3]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.143      ;
; -2.193 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.094     ; 2.152      ;
; -2.191 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.030     ; 2.154      ;
; -2.190 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.111     ; 2.132      ;
; -2.190 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.014     ; 2.168      ;
; -2.187 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][7]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.030     ; 2.150      ;
; -2.181 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.005     ; 2.168      ;
; -2.181 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 1.700      ;
; -2.178 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.005     ; 2.165      ;
; -2.178 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.111     ; 2.120      ;
; -2.172 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.129      ;
; -2.165 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.005     ; 2.152      ;
; -2.164 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.028     ; 2.128      ;
; -2.162 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.005     ; 2.149      ;
; -2.161 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.088     ; 2.126      ;
; -2.160 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.017     ; 2.136      ;
; -2.160 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.018     ; 1.681      ;
; -2.159 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.017     ; 2.135      ;
; -2.151 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 2.103      ;
; -2.145 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.110     ; 2.088      ;
; -2.144 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.110     ; 2.087      ;
; -2.142 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.008     ; 2.128      ;
; -2.139 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][13]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.089     ; 2.103      ;
; -2.139 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.100     ; 2.091      ;
; -2.138 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.008     ; 2.124      ;
; -2.127 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][13]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.089     ; 2.091      ;
; -2.122 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.028     ; 2.086      ;
; -2.117 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 2.088      ;
; -2.114 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.063      ;
; -2.114 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.028     ; 2.078      ;
; -2.113 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.034     ; 2.071      ;
; -2.113 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.020     ; 2.084      ;
; -2.113 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.062      ;
; -2.112 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 2.073      ;
; -2.110 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.090     ; 2.073      ;
; -2.109 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.102     ; 2.059      ;
; -2.109 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.034     ; 2.067      ;
; -2.108 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.033     ; 2.068      ;
; -2.107 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.012     ; 2.087      ;
; -2.106 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.063      ;
; -2.105 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.007     ; 1.939      ;
; -2.105 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.062      ;
; -2.104 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.017     ; 2.080      ;
; -2.104 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.033     ; 2.064      ;
; -2.104 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.007     ; 1.938      ;
; -2.103 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.019     ; 2.076      ;
; -2.102 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.052      ;
; -2.102 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.059      ;
; -2.101 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.003     ; 2.091      ;
; -2.100 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][6]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.017     ; 1.985      ;
; -2.100 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.018     ; 2.073      ;
; -2.098 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.090     ; 2.061      ;
; -2.097 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.095     ; 2.054      ;
; -2.097 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.102     ; 2.047      ;
; -2.097 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.003     ; 2.087      ;
; -2.094 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.094     ; 2.051      ;
; -2.093 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.110     ; 2.036      ;
; -2.092 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.018     ; 1.982      ;
; -2.091 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.012     ; 2.071      ;
; -2.091 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.019     ; 2.064      ;
; -2.090 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][23] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.094     ; 2.047      ;
; -2.089 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.003     ; 2.079      ;
; -2.084 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.032     ; 2.045      ;
; -2.084 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.018     ; 2.057      ;
; -2.083 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.031     ; 2.044      ;
; -2.083 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.091     ; 2.045      ;
; -2.081 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][15]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.018     ; 1.602      ;
; -2.076 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.092     ; 2.037      ;
; -2.075 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; 0.012      ; 2.080      ;
; -2.075 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.110     ; 2.018      ;
; -2.073 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.019     ; 2.045      ;
; -2.072 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 2.004      ;
; -2.072 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.032     ; 2.033      ;
; -2.071 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][21] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.031     ; 2.032      ;
; -2.071 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.031     ; 2.032      ;
; -2.071 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; 0.012      ; 2.076      ;
; -2.071 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][22] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.122     ; 2.003      ;
; -2.069 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.028     ; 2.033      ;
; -2.069 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][12] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.111     ; 2.011      ;
; -2.069 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.049     ; 2.013      ;
; -2.067 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en     ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.003     ; 1.956      ;
; -2.066 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; 0.003      ; 2.060      ;
; -2.065 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][5]  ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.111     ; 2.007      ;
; -2.062 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][13] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.104     ; 2.011      ;
; -2.061 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.037     ; 2.016      ;
; -2.061 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][14] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.011     ; 2.043      ;
; -2.060 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.094     ; 2.019      ;
; -2.060 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][20] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.049     ; 2.004      ;
; -2.060 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][11] ; sys_clk      ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.500        ; -0.037     ; 2.015      ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.181 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.021     ; 2.147      ;
; -1.166 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.029     ; 2.124      ;
; -1.163 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 2.111      ;
; -1.162 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 2.112      ;
; -1.148 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 2.104      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.086 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.038      ;
; -1.083 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 2.035      ;
; -1.066 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.023     ; 2.030      ;
; -1.066 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.023     ; 2.030      ;
; -1.065 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.027     ; 2.025      ;
; -1.065 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.027     ; 2.025      ;
; -1.063 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 2.012      ;
; -1.063 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 2.012      ;
; -1.063 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 2.012      ;
; -1.049 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.996      ;
; -1.049 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.996      ;
; -1.049 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.996      ;
; -1.045 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.996      ;
; -1.040 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.021     ; 2.006      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.039 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.990      ;
; -1.025 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.029     ; 1.983      ;
; -1.022 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.970      ;
; -1.021 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.971      ;
; -1.007 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.963      ;
; -1.005 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.956      ;
; -1.001 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.951      ;
; -0.968 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.919      ;
; -0.955 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.905      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.945 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.897      ;
; -0.942 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.035     ; 1.894      ;
; -0.940 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.021     ; 1.906      ;
; -0.926 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.876      ;
; -0.925 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.029     ; 1.883      ;
; -0.925 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.023     ; 1.889      ;
; -0.925 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.023     ; 1.889      ;
; -0.924 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.027     ; 1.884      ;
; -0.924 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.027     ; 1.884      ;
; -0.922 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.870      ;
; -0.922 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.871      ;
; -0.922 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.871      ;
; -0.922 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.871      ;
; -0.908 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.855      ;
; -0.908 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.855      ;
; -0.908 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.855      ;
; -0.907 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.021     ; 1.873      ;
; -0.907 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.863      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.898 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.036     ; 1.849      ;
; -0.893 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.892 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.029     ; 1.850      ;
; -0.889 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.837      ;
; -0.874 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]     ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.830      ;
; -0.864 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.814      ;
; -0.864 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.814      ;
; -0.864 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.814      ;
; -0.864 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.814      ;
; -0.864 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]        ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.814      ;
+--------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.212 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.391      ;
; -0.212 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.326      ;
; -0.183 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.304      ;
; -0.161 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.282      ;
; -0.158 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.272      ;
; -0.116 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.230      ;
; -0.114 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.293      ;
; -0.110 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.512      ; 1.279      ;
; -0.109 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.288      ;
; -0.098 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.512      ; 1.267      ;
; -0.074 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.253      ;
; -0.073 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.252      ;
; -0.071 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.188      ;
; -0.071 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.185      ;
; -0.067 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.246      ;
; -0.064 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.523      ; 1.178      ;
; -0.064 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.243      ;
; -0.053 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.167      ;
; -0.053 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.170      ;
; -0.050 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.229      ;
; -0.046 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.512      ; 1.215      ;
; -0.034 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.214      ;
; -0.028 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.523      ; 1.142      ;
; -0.028 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.207      ;
; -0.025 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.523      ; 1.139      ;
; -0.023 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.202      ;
; -0.018 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.133      ;
; -0.014 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.131      ;
; -0.011 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.125      ;
; -0.008 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.512      ; 1.177      ;
; -0.003 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.117      ;
; 0.002  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.113      ;
; 0.015  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.102      ;
; 0.020  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.523      ; 1.094      ;
; 0.036  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.078      ;
; 0.044  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.136      ;
; 0.060  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.524      ; 1.055      ;
; 0.080  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.525      ; 1.035      ;
; 0.087  ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 1.000        ; 0.526      ; 1.034      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|flash_en      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[3]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 1.188      ; 1.599      ;
; 0.198 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[19]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.044      ; 0.333      ;
; 0.205 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[25]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.330      ;
; 0.218 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.338      ;
; 0.225 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[5]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.346      ;
; 0.258 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[0]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.379      ;
; 0.270 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[1]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.394      ;
; 0.281 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.402      ;
; 0.285 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[3]                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.406      ;
; 0.296 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[11]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[7]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[13]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[10]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[8]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[5]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[3]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[1]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[12]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[18]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[17]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[16]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[6]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[4]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[2]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[23]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[9]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[15]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[3]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[14]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[15]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[10]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[5]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[2]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.044      ; 0.434      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[17]                   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[9]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[8]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[7]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[4]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[1]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cfg_start         ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cnt_wait[0]   ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN              ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01          ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.044      ; 0.440      ;
; 0.314 ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; draw_top:ws2812_top_inst|counter:counter_inst|cnt[0]                    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_0         ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[4]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|cfg_num[3]    ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.439      ;
; 0.323 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]        ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.044      ; 0.454      ;
; 0.331 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.452      ;
; 0.334 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.454      ;
; 0.349 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]                 ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4]                 ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[0]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[1]  ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.470      ;
; 0.362 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT     ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst       ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.482      ;
; 0.366 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.037      ; 0.487      ;
; 0.367 ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N     ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.036      ; 0.487      ;
; 0.370 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|ws2812_start  ; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE      ; sys_clk                                                         ; sys_clk     ; 0.000        ; 0.038      ; 0.492      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR         ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.317      ;
; 0.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.328      ;
; 0.217 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_start                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.341      ;
; 0.225 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.345      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.229 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.510      ;
; 0.236 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.072      ; 1.517      ;
; 0.252 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.376      ;
; 0.264 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.034      ; 0.383      ;
; 0.265 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]            ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]           ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.388      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.280 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.310      ;
; 0.280 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.311      ;
; 0.280 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.311      ;
; 0.280 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.310      ;
; 0.280 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.310      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][4]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][20]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][19]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][6]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.311      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.281 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.029      ; 0.311      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][14]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][11]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][11]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][13]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][20]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][20]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.313      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.282 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][12]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.312      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][6]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][6]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[51][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[51][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][14] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][14] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][23] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][7]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.029      ; 0.312      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][15]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][15] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][15] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][20] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][21]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][21]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][22] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][22] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][21] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][21] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][19] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][19] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][5]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][3]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][3]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][3]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][4]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][4]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][12] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][13] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][11] ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][11] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.030      ; 0.313      ;
; 0.283 ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][13]  ; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][13]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] ; 0.000        ; 0.031      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 0.982      ;
; 0.327 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 0.992      ;
; 0.331 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 0.995      ;
; 0.336 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.002      ;
; 0.343 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.006      ;
; 0.352 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.015      ;
; 0.357 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.631      ; 1.008      ;
; 0.366 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.032      ;
; 0.370 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.033      ;
; 0.371 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.037      ;
; 0.371 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.035      ;
; 0.371 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.034      ;
; 0.374 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.038      ;
; 0.383 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.049      ;
; 0.384 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.048      ;
; 0.388 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.054      ;
; 0.391 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.054      ;
; 0.391 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.057      ;
; 0.395 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.060      ;
; 0.395 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.631      ; 1.046      ;
; 0.399 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.064      ;
; 0.402 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.068      ;
; 0.404 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.068      ;
; 0.411 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.074      ;
; 0.414 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.077      ;
; 0.419 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.631      ; 1.070      ;
; 0.422 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.087      ;
; 0.427 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.092      ;
; 0.428 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.643      ; 1.091      ;
; 0.433 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.099      ;
; 0.434 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.098      ;
; 0.436 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.101      ;
; 0.436 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                  ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.646      ; 1.102      ;
; 0.438 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.631      ; 1.089      ;
; 0.441 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.106      ;
; 0.445 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.110      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.644      ; 1.136      ;
; 0.472 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.137      ;
; 0.485 ; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 0.000        ; 0.645      ; 1.150      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                 ; -9.730    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -3.890    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; -1.696    ; 0.318 ; N/A      ; N/A     ; 0.290               ;
;  draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; -5.835    ; 0.280 ; N/A      ; N/A     ; 0.392               ;
;  sys_clk                                                         ; -9.730    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                  ; -5365.453 ; 0.0   ; 0.0      ; 0.0     ; -414.899            ;
;  cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -411.360  ; 0.000 ; N/A      ; N/A     ; -208.180            ;
;  cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; -13.732   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; -4488.968 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                         ; -451.393  ; 0.000 ; N/A      ; N/A     ; -206.719            ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; scl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_data      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; led_data      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; led_data      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led_data      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1307     ; 0        ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 93       ; 93       ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 39       ; 0        ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 960      ; 0        ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 0        ; 960      ;
; sys_clk                                                         ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 6720     ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk                                                         ; 961      ; 1        ; 0        ; 0        ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk                                                         ; 0        ; 960      ; 0        ; 0        ;
; sys_clk                                                         ; sys_clk                                                         ; 11837    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1307     ; 0        ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 93       ; 93       ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; 39       ; 0        ; 0        ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 960      ; 0        ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 0        ; 960      ;
; sys_clk                                                         ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; 0        ; 0        ; 6720     ; 0        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk                                                         ; 961      ; 1        ; 0        ; 0        ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; sys_clk                                                         ; 0        ; 960      ; 0        ; 0        ;
; sys_clk                                                         ; sys_clk                                                         ; 11837    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 1249  ; 1249 ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                   ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------+-------------+
; Target                                                          ; Clock                                                           ; Type ; Status      ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------+-------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Base ; Constrained ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; Base ; Constrained ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; Base ; Constrained ;
; sys_clk                                                         ; sys_clk                                                         ; Base ; Constrained ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led_data    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led_data    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Jul 12 10:09:46 2024
Info: Command: quartus_sta color_recognize_draw -c color_recognize_draw
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 969 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'color_recognize_draw.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
    Info (332105): create_clock -period 1.000 -name draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]
    Info (332105): create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk
    Info (332105): create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.730            -451.393 sys_clk 
    Info (332119):    -5.835           -4488.968 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):    -3.890            -411.360 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -1.696             -13.732 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.453               0.000 sys_clk 
    Info (332119):     0.718               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):     0.764               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -206.719 sys_clk 
    Info (332119):    -1.487            -208.180 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.422               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):     0.423               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.171            -414.342 sys_clk 
    Info (332119):    -5.516           -4215.070 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):    -3.655            -381.818 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -1.551             -12.128 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 sys_clk 
    Info (332119):     0.403               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.606               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
    Info (332119):     0.646               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -206.719 sys_clk 
    Info (332119):    -1.487            -208.180 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.290               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
    Info (332119):     0.443               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.840
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.840            -129.174 sys_clk 
    Info (332119):    -2.258           -1695.852 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):    -1.181            -100.298 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.212              -1.087 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 sys_clk 
    Info (332119):     0.187               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.280               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
    Info (332119):     0.318               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -149.096 sys_clk 
    Info (332119):    -1.000            -140.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.331               0.000 cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] 
    Info (332119):     0.392               0.000 draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Fri Jul 12 10:09:49 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


