
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000dc8  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f70  08000f78  00010f78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f70  08000f70  00010f78  2**0
                  CONTENTS
  4 .ARM          00000000  08000f70  08000f70  00010f78  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f70  08000f78  00010f78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f70  08000f70  00010f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f74  08000f74  00010f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010f78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000000  08000f78  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  200000ac  08000f78  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010f78  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001eb2  00000000  00000000  00010fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000005b7  00000000  00000000  00012e54  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001b0  00000000  00000000  00013410  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000178  00000000  00000000  000135c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000226e  00000000  00000000  00013738  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000013cb  00000000  00000000  000159a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000095c6  00000000  00000000  00016d71  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00020337  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000064c  00000000  00000000  000203b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000f58 	.word	0x08000f58

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000f58 	.word	0x08000f58

080001e8 <GPIO_PeriClockControl>:
 *
 * @return				- none
 *
 * @Note				- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t* pGPIOx, uint8_t enOrDi){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	460b      	mov	r3, r1
 80001f2:	70fb      	strb	r3, [r7, #3]
	if(enOrDi == ENABLE){
 80001f4:	78fb      	ldrb	r3, [r7, #3]
 80001f6:	2b01      	cmp	r3, #1
 80001f8:	d162      	bne.n	80002c0 <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA){
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a64      	ldr	r2, [pc, #400]	; (8000390 <GPIO_PeriClockControl+0x1a8>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d106      	bne.n	8000210 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000202:	4b64      	ldr	r3, [pc, #400]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000206:	4a63      	ldr	r2, [pc, #396]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000208:	f043 0301 	orr.w	r3, r3, #1
 800020c:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DI();
		}
	}
}
 800020e:	e0b9      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB){
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	4a61      	ldr	r2, [pc, #388]	; (8000398 <GPIO_PeriClockControl+0x1b0>)
 8000214:	4293      	cmp	r3, r2
 8000216:	d106      	bne.n	8000226 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000218:	4b5e      	ldr	r3, [pc, #376]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800021a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800021c:	4a5d      	ldr	r2, [pc, #372]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800021e:	f043 0302 	orr.w	r3, r3, #2
 8000222:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000224:	e0ae      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC){
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4a5c      	ldr	r2, [pc, #368]	; (800039c <GPIO_PeriClockControl+0x1b4>)
 800022a:	4293      	cmp	r3, r2
 800022c:	d106      	bne.n	800023c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800022e:	4b59      	ldr	r3, [pc, #356]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000232:	4a58      	ldr	r2, [pc, #352]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000234:	f043 0304 	orr.w	r3, r3, #4
 8000238:	6313      	str	r3, [r2, #48]	; 0x30
}
 800023a:	e0a3      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD){
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a58      	ldr	r2, [pc, #352]	; (80003a0 <GPIO_PeriClockControl+0x1b8>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d106      	bne.n	8000252 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000244:	4b53      	ldr	r3, [pc, #332]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000248:	4a52      	ldr	r2, [pc, #328]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800024a:	f043 0308 	orr.w	r3, r3, #8
 800024e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000250:	e098      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE){
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4a53      	ldr	r2, [pc, #332]	; (80003a4 <GPIO_PeriClockControl+0x1bc>)
 8000256:	4293      	cmp	r3, r2
 8000258:	d106      	bne.n	8000268 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800025a:	4b4e      	ldr	r3, [pc, #312]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800025c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800025e:	4a4d      	ldr	r2, [pc, #308]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000260:	f043 0310 	orr.w	r3, r3, #16
 8000264:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000266:	e08d      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF){
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	4a4f      	ldr	r2, [pc, #316]	; (80003a8 <GPIO_PeriClockControl+0x1c0>)
 800026c:	4293      	cmp	r3, r2
 800026e:	d106      	bne.n	800027e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000270:	4b48      	ldr	r3, [pc, #288]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4a47      	ldr	r2, [pc, #284]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000276:	f043 0320 	orr.w	r3, r3, #32
 800027a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800027c:	e082      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG){
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4a4a      	ldr	r2, [pc, #296]	; (80003ac <GPIO_PeriClockControl+0x1c4>)
 8000282:	4293      	cmp	r3, r2
 8000284:	d106      	bne.n	8000294 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000286:	4b43      	ldr	r3, [pc, #268]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800028a:	4a42      	ldr	r2, [pc, #264]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800028c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000290:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000292:	e077      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH){
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4a46      	ldr	r2, [pc, #280]	; (80003b0 <GPIO_PeriClockControl+0x1c8>)
 8000298:	4293      	cmp	r3, r2
 800029a:	d106      	bne.n	80002aa <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800029c:	4b3d      	ldr	r3, [pc, #244]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a3c      	ldr	r2, [pc, #240]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002a8:	e06c      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI){
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4a41      	ldr	r2, [pc, #260]	; (80003b4 <GPIO_PeriClockControl+0x1cc>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d168      	bne.n	8000384 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80002b2:	4b38      	ldr	r3, [pc, #224]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b6:	4a37      	ldr	r2, [pc, #220]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002be:	e061      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA){
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a33      	ldr	r2, [pc, #204]	; (8000390 <GPIO_PeriClockControl+0x1a8>)
 80002c4:	4293      	cmp	r3, r2
 80002c6:	d106      	bne.n	80002d6 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80002c8:	4b32      	ldr	r3, [pc, #200]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002cc:	4a31      	ldr	r2, [pc, #196]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002ce:	f023 0301 	bic.w	r3, r3, #1
 80002d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002d4:	e056      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4a2f      	ldr	r2, [pc, #188]	; (8000398 <GPIO_PeriClockControl+0x1b0>)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d106      	bne.n	80002ec <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80002de:	4b2d      	ldr	r3, [pc, #180]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002e2:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002e4:	f023 0302 	bic.w	r3, r3, #2
 80002e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ea:	e04b      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC){
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	4a2b      	ldr	r2, [pc, #172]	; (800039c <GPIO_PeriClockControl+0x1b4>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d106      	bne.n	8000302 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80002f4:	4b27      	ldr	r3, [pc, #156]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f8:	4a26      	ldr	r2, [pc, #152]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 80002fa:	f023 0304 	bic.w	r3, r3, #4
 80002fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000300:	e040      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD){
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4a26      	ldr	r2, [pc, #152]	; (80003a0 <GPIO_PeriClockControl+0x1b8>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d106      	bne.n	8000318 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800030a:	4b22      	ldr	r3, [pc, #136]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800030c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800030e:	4a21      	ldr	r2, [pc, #132]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000310:	f023 0308 	bic.w	r3, r3, #8
 8000314:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000316:	e035      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE){
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a22      	ldr	r2, [pc, #136]	; (80003a4 <GPIO_PeriClockControl+0x1bc>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d106      	bne.n	800032e <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000320:	4b1c      	ldr	r3, [pc, #112]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000324:	4a1b      	ldr	r2, [pc, #108]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000326:	f023 0310 	bic.w	r3, r3, #16
 800032a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800032c:	e02a      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF){
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a1d      	ldr	r2, [pc, #116]	; (80003a8 <GPIO_PeriClockControl+0x1c0>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d106      	bne.n	8000344 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000336:	4b17      	ldr	r3, [pc, #92]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033a:	4a16      	ldr	r2, [pc, #88]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800033c:	f023 0320 	bic.w	r3, r3, #32
 8000340:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000342:	e01f      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG){
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a19      	ldr	r2, [pc, #100]	; (80003ac <GPIO_PeriClockControl+0x1c4>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d106      	bne.n	800035a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800034e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000350:	4a10      	ldr	r2, [pc, #64]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000356:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000358:	e014      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH){
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4a14      	ldr	r2, [pc, #80]	; (80003b0 <GPIO_PeriClockControl+0x1c8>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d106      	bne.n	8000370 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000366:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 8000368:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800036c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800036e:	e009      	b.n	8000384 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI){
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4a10      	ldr	r2, [pc, #64]	; (80003b4 <GPIO_PeriClockControl+0x1cc>)
 8000374:	4293      	cmp	r3, r2
 8000376:	d105      	bne.n	8000384 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000378:	4b06      	ldr	r3, [pc, #24]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800037a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037c:	4a05      	ldr	r2, [pc, #20]	; (8000394 <GPIO_PeriClockControl+0x1ac>)
 800037e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000382:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000384:	bf00      	nop
 8000386:	370c      	adds	r7, #12
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40020000 	.word	0x40020000
 8000394:	40023800 	.word	0x40023800
 8000398:	40020400 	.word	0x40020400
 800039c:	40020800 	.word	0x40020800
 80003a0:	40020c00 	.word	0x40020c00
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40021400 	.word	0x40021400
 80003ac:	40021800 	.word	0x40021800
 80003b0:	40021c00 	.word	0x40021c00
 80003b4:	40022000 	.word	0x40022000

080003b8 <GPIO_Init>:
 *
 * @return				- none
 *
 * @Note				- none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b086      	sub	sp, #24
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
	uint32_t temp=0; //temp. register
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

	//check to see if it's already enabled?
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2101      	movs	r1, #1
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ff0c 	bl	80001e8 <GPIO_PeriClockControl>

	// 1. Configure the mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	795b      	ldrb	r3, [r3, #5]
 80003d4:	2b03      	cmp	r3, #3
 80003d6:	d820      	bhi.n	800041a <GPIO_Init+0x62>
		//this is non-interrupt mode
		//Shift the mode the pin number of bits. Multiple by 2 as a single pin takes two bits
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	795b      	ldrb	r3, [r3, #5]
 80003dc:	461a      	mov	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	005b      	lsls	r3, r3, #1
 80003e4:	fa02 f303 	lsl.w	r3, r2, r3
 80003e8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	791b      	ldrb	r3, [r3, #4]
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	2103      	movs	r1, #3
 80003f8:	fa01 f303 	lsl.w	r3, r1, r3
 80003fc:	43db      	mvns	r3, r3
 80003fe:	4619      	mov	r1, r3
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	400a      	ands	r2, r1
 8000406:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	6819      	ldr	r1, [r3, #0]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	697a      	ldr	r2, [r7, #20]
 8000414:	430a      	orrs	r2, r1
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	e0dd      	b.n	80005d6 <GPIO_Init+0x21e>
	} else {
		// if the Pin Mode is an interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	795b      	ldrb	r3, [r3, #5]
 800041e:	2b04      	cmp	r3, #4
 8000420:	d117      	bne.n	8000452 <GPIO_Init+0x9a>
			//NOTE: clearing of target bits before setting not required because only 1 bit is used
			// 1. Configure FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000422:	4b4a      	ldr	r3, [pc, #296]	; (800054c <GPIO_Init+0x194>)
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	7912      	ldrb	r2, [r2, #4]
 800042a:	4611      	mov	r1, r2
 800042c:	2201      	movs	r2, #1
 800042e:	408a      	lsls	r2, r1
 8000430:	4611      	mov	r1, r2
 8000432:	4a46      	ldr	r2, [pc, #280]	; (800054c <GPIO_Init+0x194>)
 8000434:	430b      	orrs	r3, r1
 8000436:	60d3      	str	r3, [r2, #12]
			// clear the RTSR
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000438:	4b44      	ldr	r3, [pc, #272]	; (800054c <GPIO_Init+0x194>)
 800043a:	689b      	ldr	r3, [r3, #8]
 800043c:	687a      	ldr	r2, [r7, #4]
 800043e:	7912      	ldrb	r2, [r2, #4]
 8000440:	4611      	mov	r1, r2
 8000442:	2201      	movs	r2, #1
 8000444:	408a      	lsls	r2, r1
 8000446:	43d2      	mvns	r2, r2
 8000448:	4611      	mov	r1, r2
 800044a:	4a40      	ldr	r2, [pc, #256]	; (800054c <GPIO_Init+0x194>)
 800044c:	400b      	ands	r3, r1
 800044e:	6093      	str	r3, [r2, #8]
 8000450:	e035      	b.n	80004be <GPIO_Init+0x106>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	795b      	ldrb	r3, [r3, #5]
 8000456:	2b05      	cmp	r3, #5
 8000458:	d117      	bne.n	800048a <GPIO_Init+0xd2>
			// 2. Configure RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800045a:	4b3c      	ldr	r3, [pc, #240]	; (800054c <GPIO_Init+0x194>)
 800045c:	689b      	ldr	r3, [r3, #8]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	7912      	ldrb	r2, [r2, #4]
 8000462:	4611      	mov	r1, r2
 8000464:	2201      	movs	r2, #1
 8000466:	408a      	lsls	r2, r1
 8000468:	4611      	mov	r1, r2
 800046a:	4a38      	ldr	r2, [pc, #224]	; (800054c <GPIO_Init+0x194>)
 800046c:	430b      	orrs	r3, r1
 800046e:	6093      	str	r3, [r2, #8]
			// clear the FTSR
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000470:	4b36      	ldr	r3, [pc, #216]	; (800054c <GPIO_Init+0x194>)
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	7912      	ldrb	r2, [r2, #4]
 8000478:	4611      	mov	r1, r2
 800047a:	2201      	movs	r2, #1
 800047c:	408a      	lsls	r2, r1
 800047e:	43d2      	mvns	r2, r2
 8000480:	4611      	mov	r1, r2
 8000482:	4a32      	ldr	r2, [pc, #200]	; (800054c <GPIO_Init+0x194>)
 8000484:	400b      	ands	r3, r1
 8000486:	60d3      	str	r3, [r2, #12]
 8000488:	e019      	b.n	80004be <GPIO_Init+0x106>
		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	795b      	ldrb	r3, [r3, #5]
 800048e:	2b06      	cmp	r3, #6
 8000490:	d115      	bne.n	80004be <GPIO_Init+0x106>
			// 3. Configure FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000492:	4b2e      	ldr	r3, [pc, #184]	; (800054c <GPIO_Init+0x194>)
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	7912      	ldrb	r2, [r2, #4]
 800049a:	4611      	mov	r1, r2
 800049c:	2201      	movs	r2, #1
 800049e:	408a      	lsls	r2, r1
 80004a0:	4611      	mov	r1, r2
 80004a2:	4a2a      	ldr	r2, [pc, #168]	; (800054c <GPIO_Init+0x194>)
 80004a4:	430b      	orrs	r3, r1
 80004a6:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a8:	4b28      	ldr	r3, [pc, #160]	; (800054c <GPIO_Init+0x194>)
 80004aa:	68db      	ldr	r3, [r3, #12]
 80004ac:	687a      	ldr	r2, [r7, #4]
 80004ae:	7912      	ldrb	r2, [r2, #4]
 80004b0:	4611      	mov	r1, r2
 80004b2:	2201      	movs	r2, #1
 80004b4:	408a      	lsls	r2, r1
 80004b6:	4611      	mov	r1, r2
 80004b8:	4a24      	ldr	r2, [pc, #144]	; (800054c <GPIO_Init+0x194>)
 80004ba:	430b      	orrs	r3, r1
 80004bc:	60d3      	str	r3, [r2, #12]
		}
		// 2. Configure the GPIO port selection in SYSCFG_EXTICR
		SYSCFG_PCLK_EN();
 80004be:	4b24      	ldr	r3, [pc, #144]	; (8000550 <GPIO_Init+0x198>)
 80004c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004c2:	4a23      	ldr	r2, [pc, #140]	; (8000550 <GPIO_Init+0x198>)
 80004c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004c8:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t extiCrRegIndex, extiCrPinPos, portcode;
		extiCrRegIndex = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	791b      	ldrb	r3, [r3, #4]
 80004ce:	089b      	lsrs	r3, r3, #2
 80004d0:	74fb      	strb	r3, [r7, #19]
		extiCrPinPos = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	791b      	ldrb	r3, [r3, #4]
 80004d6:	f003 0303 	and.w	r3, r3, #3
 80004da:	74bb      	strb	r3, [r7, #18]
		portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a1c      	ldr	r2, [pc, #112]	; (8000554 <GPIO_Init+0x19c>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d046      	beq.n	8000574 <GPIO_Init+0x1bc>
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a1b      	ldr	r2, [pc, #108]	; (8000558 <GPIO_Init+0x1a0>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d02b      	beq.n	8000548 <GPIO_Init+0x190>
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a19      	ldr	r2, [pc, #100]	; (800055c <GPIO_Init+0x1a4>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d024      	beq.n	8000544 <GPIO_Init+0x18c>
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a18      	ldr	r2, [pc, #96]	; (8000560 <GPIO_Init+0x1a8>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d01d      	beq.n	8000540 <GPIO_Init+0x188>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a16      	ldr	r2, [pc, #88]	; (8000564 <GPIO_Init+0x1ac>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d016      	beq.n	800053c <GPIO_Init+0x184>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a15      	ldr	r2, [pc, #84]	; (8000568 <GPIO_Init+0x1b0>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d00f      	beq.n	8000538 <GPIO_Init+0x180>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a13      	ldr	r2, [pc, #76]	; (800056c <GPIO_Init+0x1b4>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d008      	beq.n	8000534 <GPIO_Init+0x17c>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a12      	ldr	r2, [pc, #72]	; (8000570 <GPIO_Init+0x1b8>)
 8000528:	4293      	cmp	r3, r2
 800052a:	d101      	bne.n	8000530 <GPIO_Init+0x178>
 800052c:	2307      	movs	r3, #7
 800052e:	e022      	b.n	8000576 <GPIO_Init+0x1be>
 8000530:	2300      	movs	r3, #0
 8000532:	e020      	b.n	8000576 <GPIO_Init+0x1be>
 8000534:	2306      	movs	r3, #6
 8000536:	e01e      	b.n	8000576 <GPIO_Init+0x1be>
 8000538:	2305      	movs	r3, #5
 800053a:	e01c      	b.n	8000576 <GPIO_Init+0x1be>
 800053c:	2304      	movs	r3, #4
 800053e:	e01a      	b.n	8000576 <GPIO_Init+0x1be>
 8000540:	2303      	movs	r3, #3
 8000542:	e018      	b.n	8000576 <GPIO_Init+0x1be>
 8000544:	2302      	movs	r3, #2
 8000546:	e016      	b.n	8000576 <GPIO_Init+0x1be>
 8000548:	2301      	movs	r3, #1
 800054a:	e014      	b.n	8000576 <GPIO_Init+0x1be>
 800054c:	40013c00 	.word	0x40013c00
 8000550:	40023800 	.word	0x40023800
 8000554:	40020000 	.word	0x40020000
 8000558:	40020400 	.word	0x40020400
 800055c:	40020800 	.word	0x40020800
 8000560:	40020c00 	.word	0x40020c00
 8000564:	40021000 	.word	0x40021000
 8000568:	40021400 	.word	0x40021400
 800056c:	40021800 	.word	0x40021800
 8000570:	40021c00 	.word	0x40021c00
 8000574:	2300      	movs	r3, #0
 8000576:	747b      	strb	r3, [r7, #17]
		temp = portcode << (4 * extiCrPinPos);
 8000578:	7c7a      	ldrb	r2, [r7, #17]
 800057a:	7cbb      	ldrb	r3, [r7, #18]
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	fa02 f303 	lsl.w	r3, r2, r3
 8000582:	617b      	str	r3, [r7, #20]
		SYSCFG->EXTICR[extiCrRegIndex] &= ~(0xF <<(4 * extiCrPinPos)); //clearing
 8000584:	4a65      	ldr	r2, [pc, #404]	; (800071c <GPIO_Init+0x364>)
 8000586:	7cfb      	ldrb	r3, [r7, #19]
 8000588:	3302      	adds	r3, #2
 800058a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800058e:	7cbb      	ldrb	r3, [r7, #18]
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	210f      	movs	r1, #15
 8000594:	fa01 f303 	lsl.w	r3, r1, r3
 8000598:	43db      	mvns	r3, r3
 800059a:	4618      	mov	r0, r3
 800059c:	495f      	ldr	r1, [pc, #380]	; (800071c <GPIO_Init+0x364>)
 800059e:	7cfb      	ldrb	r3, [r7, #19]
 80005a0:	4002      	ands	r2, r0
 80005a2:	3302      	adds	r3, #2
 80005a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[extiCrRegIndex] |= temp; //setting
 80005a8:	4a5c      	ldr	r2, [pc, #368]	; (800071c <GPIO_Init+0x364>)
 80005aa:	7cfb      	ldrb	r3, [r7, #19]
 80005ac:	3302      	adds	r3, #2
 80005ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80005b2:	485a      	ldr	r0, [pc, #360]	; (800071c <GPIO_Init+0x364>)
 80005b4:	7cfb      	ldrb	r3, [r7, #19]
 80005b6:	697a      	ldr	r2, [r7, #20]
 80005b8:	430a      	orrs	r2, r1
 80005ba:	3302      	adds	r3, #2
 80005bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

		// 3. enable exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c0:	4b57      	ldr	r3, [pc, #348]	; (8000720 <GPIO_Init+0x368>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	7912      	ldrb	r2, [r2, #4]
 80005c8:	4611      	mov	r1, r2
 80005ca:	2201      	movs	r2, #1
 80005cc:	408a      	lsls	r2, r1
 80005ce:	4611      	mov	r1, r2
 80005d0:	4a53      	ldr	r2, [pc, #332]	; (8000720 <GPIO_Init+0x368>)
 80005d2:	430b      	orrs	r3, r1
 80005d4:	6013      	str	r3, [r2, #0]
	}

	temp = 0; //is this needed?
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]

	// 2. Configure the pupd settings
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	79db      	ldrb	r3, [r3, #7]
 80005de:	461a      	mov	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	791b      	ldrb	r3, [r3, #4]
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ea:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	68da      	ldr	r2, [r3, #12]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	791b      	ldrb	r3, [r3, #4]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2103      	movs	r1, #3
 80005fa:	fa01 f303 	lsl.w	r3, r1, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	400a      	ands	r2, r1
 8000608:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //setting
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	68d9      	ldr	r1, [r3, #12]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	430a      	orrs	r2, r1
 8000618:	60da      	str	r2, [r3, #12]

	if((pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT) ||
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	795b      	ldrb	r3, [r3, #5]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d003      	beq.n	800062a <GPIO_Init+0x272>
		(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)){
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	795b      	ldrb	r3, [r3, #5]
	if((pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT) ||
 8000626:	2b02      	cmp	r3, #2
 8000628:	d13d      	bne.n	80006a6 <GPIO_Init+0x2ee>
		// 3. Configure the speed
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	799b      	ldrb	r3, [r3, #6]
 800062e:	461a      	mov	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	791b      	ldrb	r3, [r3, #4]
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	fa02 f303 	lsl.w	r3, r2, r3
 800063a:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	689a      	ldr	r2, [r3, #8]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	2103      	movs	r1, #3
 800064a:	fa01 f303 	lsl.w	r3, r1, r3
 800064e:	43db      	mvns	r3, r3
 8000650:	4619      	mov	r1, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	400a      	ands	r2, r1
 8000658:	609a      	str	r2, [r3, #8]
		pGPIOHandle->pGPIOx->OSPEEDR |= temp; //setting
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	6899      	ldr	r1, [r3, #8]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	697a      	ldr	r2, [r7, #20]
 8000666:	430a      	orrs	r2, r1
 8000668:	609a      	str	r2, [r3, #8]

		// 4. Configure the optype if mode is output or analog
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	7a1b      	ldrb	r3, [r3, #8]
 800066e:	461a      	mov	r2, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	fa02 f303 	lsl.w	r3, r2, r3
 8000678:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	685a      	ldr	r2, [r3, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	791b      	ldrb	r3, [r3, #4]
 8000684:	4619      	mov	r1, r3
 8000686:	2301      	movs	r3, #1
 8000688:	408b      	lsls	r3, r1
 800068a:	43db      	mvns	r3, r3
 800068c:	4619      	mov	r1, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	400a      	ands	r2, r1
 8000694:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp; //setting
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	6859      	ldr	r1, [r3, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	430a      	orrs	r2, r1
 80006a4:	605a      	str	r2, [r3, #4]
	}

	// 5. Configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	795b      	ldrb	r3, [r3, #5]
 80006aa:	2b02      	cmp	r3, #2
 80006ac:	d132      	bne.n	8000714 <GPIO_Init+0x35c>
		//configure the alternate function registers
		uint8_t altRegIndex, altRegPinPos;

		altRegIndex = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8; // pin >8 will return 1, else 0
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	791b      	ldrb	r3, [r3, #4]
 80006b2:	08db      	lsrs	r3, r3, #3
 80006b4:	743b      	strb	r3, [r7, #16]
		altRegPinPos = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	791b      	ldrb	r3, [r3, #4]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	73fb      	strb	r3, [r7, #15]
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * altRegPinPos);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	7a5b      	ldrb	r3, [r3, #9]
 80006c4:	461a      	mov	r2, r3
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	fa02 f303 	lsl.w	r3, r2, r3
 80006ce:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->AFR[altRegIndex] &= ~(0xF << (4 * altRegPinPos)); //clearing
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	7c3a      	ldrb	r2, [r7, #16]
 80006d6:	3208      	adds	r2, #8
 80006d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	220f      	movs	r2, #15
 80006e2:	fa02 f303 	lsl.w	r3, r2, r3
 80006e6:	43db      	mvns	r3, r3
 80006e8:	4618      	mov	r0, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	7c3a      	ldrb	r2, [r7, #16]
 80006f0:	4001      	ands	r1, r0
 80006f2:	3208      	adds	r2, #8
 80006f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[altRegIndex] |= temp; //setting
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	7c3a      	ldrb	r2, [r7, #16]
 80006fe:	3208      	adds	r2, #8
 8000700:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	7c3a      	ldrb	r2, [r7, #16]
 800070a:	6979      	ldr	r1, [r7, #20]
 800070c:	4301      	orrs	r1, r0
 800070e:	3208      	adds	r2, #8
 8000710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40013800 	.word	0x40013800
 8000720:	40013c00 	.word	0x40013c00

08000724 <GPIO_ReadFromInputPin>:
 *
 * @return				- PIN_SET or PIN_RESET ( 0 or 1)
 *
 * @Note				- Uses the Input Data Register to retrieve the value
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t* pGPIOx, uint8_t pinNumber){
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	70fb      	strb	r3, [r7, #3]
	//Note: STM code uses a 16 bit value for pin and a simple & (no bit shift needed)
	uint8_t value;
	uint16_t GPIO_value = (1 << pinNumber);
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	2201      	movs	r2, #1
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	81bb      	strh	r3, [r7, #12]
	if (pGPIOx->IDR & GPIO_value){
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	691a      	ldr	r2, [r3, #16]
 800073e:	89bb      	ldrh	r3, [r7, #12]
 8000740:	4013      	ands	r3, r2
 8000742:	2b00      	cmp	r3, #0
 8000744:	d002      	beq.n	800074c <GPIO_ReadFromInputPin+0x28>
		value = SET;
 8000746:	2301      	movs	r3, #1
 8000748:	73fb      	strb	r3, [r7, #15]
 800074a:	e001      	b.n	8000750 <GPIO_ReadFromInputPin+0x2c>
	} else {
		value = RESET;
 800074c:	2300      	movs	r3, #0
 800074e:	73fb      	strb	r3, [r7, #15]
	}
	return value;
 8000750:	7bfb      	ldrb	r3, [r7, #15]
}
 8000752:	4618      	mov	r0, r3
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr

0800075c <SPI_PeriClockControl>:
 *
 * @return				- none
 *
 * @Note				- SPI4 is reserved and won't be affected by this function
 */
void SPI_PeriClockControl(SPI_RegDef_t* pSPIx, uint8_t enOrDi){
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
	if(enOrDi == ENABLE){
 8000768:	78fb      	ldrb	r3, [r7, #3]
 800076a:	2b01      	cmp	r3, #1
 800076c:	d120      	bne.n	80007b0 <SPI_PeriClockControl+0x54>
			if(pSPIx == SPI1){
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a22      	ldr	r2, [pc, #136]	; (80007fc <SPI_PeriClockControl+0xa0>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d106      	bne.n	8000784 <SPI_PeriClockControl+0x28>
				SPI1_PCLK_EN();
 8000776:	4b22      	ldr	r3, [pc, #136]	; (8000800 <SPI_PeriClockControl+0xa4>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077a:	4a21      	ldr	r2, [pc, #132]	; (8000800 <SPI_PeriClockControl+0xa4>)
 800077c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000780:	6453      	str	r3, [r2, #68]	; 0x44
				SPI2_PCLK_DI();
			} else if (pSPIx == SPI3){
				SPI3_PCLK_DI();
			}
		}
}
 8000782:	e035      	b.n	80007f0 <SPI_PeriClockControl+0x94>
			} else if (pSPIx == SPI2){
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4a1f      	ldr	r2, [pc, #124]	; (8000804 <SPI_PeriClockControl+0xa8>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d106      	bne.n	800079a <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 800078c:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <SPI_PeriClockControl+0xa4>)
 800078e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000790:	4a1b      	ldr	r2, [pc, #108]	; (8000800 <SPI_PeriClockControl+0xa4>)
 8000792:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000796:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000798:	e02a      	b.n	80007f0 <SPI_PeriClockControl+0x94>
			} else if (pSPIx == SPI3){
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a1a      	ldr	r2, [pc, #104]	; (8000808 <SPI_PeriClockControl+0xac>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d126      	bne.n	80007f0 <SPI_PeriClockControl+0x94>
				SPI3_PCLK_EN();
 80007a2:	4b17      	ldr	r3, [pc, #92]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a6:	4a16      	ldr	r2, [pc, #88]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007ac:	6413      	str	r3, [r2, #64]	; 0x40
}
 80007ae:	e01f      	b.n	80007f0 <SPI_PeriClockControl+0x94>
			if(pSPIx == SPI1){
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <SPI_PeriClockControl+0xa0>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d106      	bne.n	80007c6 <SPI_PeriClockControl+0x6a>
				SPI1_PCLK_DI();
 80007b8:	4b11      	ldr	r3, [pc, #68]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007bc:	4a10      	ldr	r2, [pc, #64]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80007c2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80007c4:	e014      	b.n	80007f0 <SPI_PeriClockControl+0x94>
			} else if (pSPIx == SPI2){
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4a0e      	ldr	r2, [pc, #56]	; (8000804 <SPI_PeriClockControl+0xa8>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d106      	bne.n	80007dc <SPI_PeriClockControl+0x80>
				SPI2_PCLK_DI();
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d2:	4a0b      	ldr	r2, [pc, #44]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80007d8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80007da:	e009      	b.n	80007f0 <SPI_PeriClockControl+0x94>
			} else if (pSPIx == SPI3){
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a0a      	ldr	r2, [pc, #40]	; (8000808 <SPI_PeriClockControl+0xac>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d105      	bne.n	80007f0 <SPI_PeriClockControl+0x94>
				SPI3_PCLK_DI();
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e8:	4a05      	ldr	r2, [pc, #20]	; (8000800 <SPI_PeriClockControl+0xa4>)
 80007ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80007ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	40013000 	.word	0x40013000
 8000800:	40023800 	.word	0x40023800
 8000804:	40003800 	.word	0x40003800
 8000808:	40003c00 	.word	0x40003c00

0800080c <SPI_Init>:
 * @return				- none
 *
 * @Note				- I don't like the way this is done, but I'm doing it to be consistent with the course
 * 							Instead, I think the SPIConfig should hold masks, not enum type values
 */
void SPI_Init(SPI_Handle_t *pSPIHandle){
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]

	//enable the spi clock
	//should I check this is already enabled?
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2101      	movs	r1, #1
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ff9e 	bl	800075c <SPI_PeriClockControl>

	//disable the specific SPI (concept taken from STM generated code) SPI will be enabled when sending or receiving
	SPI_PeripheralControl(pSPIHandle->pSPIx, ENABLE);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2101      	movs	r1, #1
 8000826:	4618      	mov	r0, r3
 8000828:	f000 f925 	bl	8000a76 <SPI_PeripheralControl>

	//first configure the SPI CR1 register
	uint32_t tempReg = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	if(pSPIHandle->SPIConfig.SPI_DeviceMode == SPI_DEVICE_MODE_MASTER){
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	791b      	ldrb	r3, [r3, #4]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d10b      	bne.n	8000850 <SPI_Init+0x44>
		// if the device is master mode, then the SSI must also be 1 to avoid an error (unless Multi master?)
		// this is only true if SSM is enabled, can we keep this functionality even is SSM is disabled?
		// based on stm generated code, the SSI stays enabled for SSM enabled and disabled
		tempReg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	791b      	ldrb	r3, [r3, #4]
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	461a      	mov	r2, r3
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	4313      	orrs	r3, r2
 8000844:	60fb      	str	r3, [r7, #12]
		tempReg |= (1 << SPI_CR1_SSI); // this should probably be done in another way
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	e006      	b.n	800085e <SPI_Init+0x52>
	} else {
		tempReg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791b      	ldrb	r3, [r3, #4]
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	461a      	mov	r2, r3
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	4313      	orrs	r3, r2
 800085c:	60fb      	str	r3, [r7, #12]
	}

	//2. configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	795b      	ldrb	r3, [r3, #5]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d104      	bne.n	8000870 <SPI_Init+0x64>
		//bdi should be cleared
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	e010      	b.n	8000892 <SPI_Init+0x86>
	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	795b      	ldrb	r3, [r3, #5]
 8000874:	2b02      	cmp	r3, #2
 8000876:	d104      	bne.n	8000882 <SPI_Init+0x76>
		//bdi should be set
		tempReg |= ~(1 << SPI_CR1_BIDIMODE);
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f463 4300 	orn	r3, r3, #32768	; 0x8000
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	e007      	b.n	8000892 <SPI_Init+0x86>
	} else {
		//bdi should be cleared
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000888:	60fb      	str	r3, [r7, #12]
		//RXONLY should be set
		tempReg |= (1 << SPI_CR1_RXONLY);
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000890:	60fb      	str	r3, [r7, #12]
	}

	//3. configure the clock speed
	tempReg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	799b      	ldrb	r3, [r3, #6]
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	461a      	mov	r2, r3
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4313      	orrs	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]

	//4. configure the Data frame format
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	79db      	ldrb	r3, [r3, #7]
 80008a4:	02db      	lsls	r3, r3, #11
 80008a6:	461a      	mov	r2, r3
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]

	//5. configure the clock polarity
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	7a1b      	ldrb	r3, [r3, #8]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	461a      	mov	r2, r3
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]

	//6. configure the clock phase
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	7a5b      	ldrb	r3, [r3, #9]
 80008c0:	461a      	mov	r2, r3
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]

	//7. determine hardware or software slave management
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	7a9b      	ldrb	r3, [r3, #10]
 80008cc:	025b      	lsls	r3, r3, #9
 80008ce:	461a      	mov	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempReg;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	601a      	str	r2, [r3, #0]
}
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <SPI_GetFlagStatus>:

/*
 * Data send and receive
 */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t* pSPIx, uint32_t flag){
 80008e6:	b480      	push	{r7}
 80008e8:	b083      	sub	sp, #12
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
 80008ee:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & flag){
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	689a      	ldr	r2, [r3, #8]
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	4013      	ands	r3, r2
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SPI_GetFlagStatus+0x1a>
		return SET;
 80008fc:	2301      	movs	r3, #1
 80008fe:	e000      	b.n	8000902 <SPI_GetFlagStatus+0x1c>
	}
	return RESET;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr

0800090c <SPI_ReceiveDataIT>:
 *
 * @return				- none
 *
 * @Note				- none
 */
uint8_t SPI_ReceiveDataIT(SPI_Handle_t* pSPIHandle, uint8_t *pRxBuffer, uint32_t len){
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIHandle->RxState;
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	7f5b      	ldrb	r3, [r3, #29]
 800091c:	75fb      	strb	r3, [r7, #23]
	if(state != SPI_BUSY_IN_RX){
 800091e:	7dfb      	ldrb	r3, [r7, #23]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d010      	beq.n	8000946 <SPI_ReceiveDataIT+0x3a>
		//1.	Save the Tx Buffer address and len information in some variables
		pSPIHandle->pRxBuffer = pRxBuffer;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	611a      	str	r2, [r3, #16]
		pSPIHandle->RxLen = len;
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	619a      	str	r2, [r3, #24]

		//2.	Mark the API state as busy in transmission so that
		//		no other code can take over same API peripheral until transmission is over
		pSPIHandle->RxState = SPI_BUSY_IN_RX;
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	2201      	movs	r2, #1
 8000934:	775a      	strb	r2, [r3, #29]

		//3.	Enable TXEIE control bit to get interrupt whenever TXE flag is set in SR
		pSPIHandle->pSPIx->CR2 |= (1 << SPI_CR2_RXNEIE); //should I also enable error interrupt?
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	685a      	ldr	r2, [r3, #4]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000944:	605a      	str	r2, [r3, #4]
	}

	//if SPi is not enabled, then enable it
	if((pSPIHandle->pSPIx->CR1 & (1 << SPI_CR1_SPE)) != (1 << SPI_CR1_SPE)){
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000950:	2b40      	cmp	r3, #64	; 0x40
 8000952:	d005      	beq.n	8000960 <SPI_ReceiveDataIT+0x54>
		//SET_BIT(pSPIx->CR1, (1 << SPI_CR1_SPE)); // this is repetitive, should just have a mask,
		SPI_PeripheralControl(pSPIHandle->pSPIx, ENABLE);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2101      	movs	r1, #1
 800095a:	4618      	mov	r0, r3
 800095c:	f000 f88b 	bl	8000a76 <SPI_PeripheralControl>
	}

//	return pSPIHandle->TxState;
	return state; //should we return this variable or the struct state variable? will this be consistent with the RxState?
 8000960:	7dfb      	ldrb	r3, [r7, #23]
}
 8000962:	4618      	mov	r0, r3
 8000964:	3718      	adds	r7, #24
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <SPI_IRQInterruptConfig>:
 *
 * @return				- none
 *
 * @Note				- none
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t enOrDi){
 800096c:	b480      	push	{r7}
 800096e:	b085      	sub	sp, #20
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	460a      	mov	r2, r1
 8000976:	71fb      	strb	r3, [r7, #7]
 8000978:	4613      	mov	r3, r2
 800097a:	71bb      	strb	r3, [r7, #6]
	uint8_t registerIndex, registerBitPos;
	registerIndex = IRQNumber /32;
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	095b      	lsrs	r3, r3, #5
 8000980:	73fb      	strb	r3, [r7, #15]
	registerBitPos = IRQNumber % 32;
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	f003 031f 	and.w	r3, r3, #31
 8000988:	73bb      	strb	r3, [r7, #14]
	if(enOrDi == ENABLE){
 800098a:	79bb      	ldrb	r3, [r7, #6]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d10e      	bne.n	80009ae <SPI_IRQInterruptConfig+0x42>
		NVIC->ISER[registerIndex] |= 1 << registerBitPos; //setting, no need to clear
 8000990:	4a11      	ldr	r2, [pc, #68]	; (80009d8 <SPI_IRQInterruptConfig+0x6c>)
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000998:	7bbb      	ldrb	r3, [r7, #14]
 800099a:	2101      	movs	r1, #1
 800099c:	fa01 f303 	lsl.w	r3, r1, r3
 80009a0:	4618      	mov	r0, r3
 80009a2:	490d      	ldr	r1, [pc, #52]	; (80009d8 <SPI_IRQInterruptConfig+0x6c>)
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	4302      	orrs	r2, r0
 80009a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	} else {
		NVIC->ICER[registerIndex] |= 1<< registerBitPos; //setting, no need to clear
	}
}
 80009ac:	e00f      	b.n	80009ce <SPI_IRQInterruptConfig+0x62>
		NVIC->ICER[registerIndex] |= 1<< registerBitPos; //setting, no need to clear
 80009ae:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <SPI_IRQInterruptConfig+0x6c>)
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	3320      	adds	r3, #32
 80009b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009b8:	7bbb      	ldrb	r3, [r7, #14]
 80009ba:	2101      	movs	r1, #1
 80009bc:	fa01 f303 	lsl.w	r3, r1, r3
 80009c0:	4618      	mov	r0, r3
 80009c2:	4905      	ldr	r1, [pc, #20]	; (80009d8 <SPI_IRQInterruptConfig+0x6c>)
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
 80009c6:	4302      	orrs	r2, r0
 80009c8:	3320      	adds	r3, #32
 80009ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009ce:	bf00      	nop
 80009d0:	3714      	adds	r7, #20
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	e000e100 	.word	0xe000e100

080009dc <SPI_IRQHandling>:
 *
 * @return				- none
 *
 * @Note				- Usually check for errors as well, but we aren't concerned at this time
 */
void SPI_IRQHandling(SPI_Handle_t *pSPIHandle){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	uint8_t status, control; //change these?

	//first check for TXE
	status = pSPIHandle->pSPIx->SR & SPI_TXE_FLAG; // will be 1 if TXE is set
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	f003 0302 	and.w	r3, r3, #2
 80009f0:	73fb      	strb	r3, [r7, #15]
	control = pSPIHandle->pSPIx->CR2 & (1 << SPI_CR2_TXEIE); // will be 1 if TXEIE is set
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80009fe:	73bb      	strb	r3, [r7, #14]

	if ( status && control ) {
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d005      	beq.n	8000a12 <SPI_IRQHandling+0x36>
 8000a06:	7bbb      	ldrb	r3, [r7, #14]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d002      	beq.n	8000a12 <SPI_IRQHandling+0x36>
		//handle TXE
		spi_txe_interrupt_handle(pSPIHandle);
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f000 f89c 	bl	8000b4a <spi_txe_interrupt_handle>
	}

	// check for RXNE
	status = pSPIHandle->pSPIx->SR & SPI_RXNE_FLAG; // will be 1 if RXNE is set
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	73fb      	strb	r3, [r7, #15]
	control = pSPIHandle->pSPIx->CR2 & (1 << SPI_CR2_RXNEIE); // will be 1 if RXNEIE is set
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2c:	73bb      	strb	r3, [r7, #14]

	if ( status && control ) {
 8000a2e:	7bfb      	ldrb	r3, [r7, #15]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d005      	beq.n	8000a40 <SPI_IRQHandling+0x64>
 8000a34:	7bbb      	ldrb	r3, [r7, #14]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d002      	beq.n	8000a40 <SPI_IRQHandling+0x64>
		//handle TXE
		spi_rxne_interrupt_handle(pSPIHandle);
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f000 f8c5 	bl	8000bca <spi_rxne_interrupt_handle>
	}

	// check for RXNE
	status = pSPIHandle->pSPIx->SR & SPI_OVR_FLAG; // will be 1 if OVR is set
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	689b      	ldr	r3, [r3, #8]
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a4c:	73fb      	strb	r3, [r7, #15]
	control = pSPIHandle->pSPIx->CR2 & (1 << SPI_CR2_ERRIE); // will be 1 if ERRIE is set
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	f003 0320 	and.w	r3, r3, #32
 8000a5a:	73bb      	strb	r3, [r7, #14]

	if ( status && control ) {
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d005      	beq.n	8000a6e <SPI_IRQHandling+0x92>
 8000a62:	7bbb      	ldrb	r3, [r7, #14]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <SPI_IRQHandling+0x92>
		//handle TXE
		spi_ovr_err_interrupt_handle(pSPIHandle);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f000 f8ee 	bl	8000c4a <spi_ovr_err_interrupt_handle>
	}
}
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <SPI_PeripheralControl>:
 *
 * @return				- none
 *
 * @Note				- I'm implementing this in the transmit function
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t enOrDi){
 8000a76:	b480      	push	{r7}
 8000a78:	b083      	sub	sp, #12
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
 8000a7e:	460b      	mov	r3, r1
 8000a80:	70fb      	strb	r3, [r7, #3]
	if(enOrDi == ENABLE){
 8000a82:	78fb      	ldrb	r3, [r7, #3]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d106      	bne.n	8000a96 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000a94:	e005      	b.n	8000aa2 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	601a      	str	r2, [r3, #0]
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <SPI_SSOEConfig>:
 * @Note				- This code is used in the course I'm following,
 * 						but I think it is redundant and bad practice. I will use it bec of consistency
 * 						Otherwise, in the STM generated code, this bit is determine by a NSS value in the init struct
 * 						See: WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t enOrDi){
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	70fb      	strb	r3, [r7, #3]
	if(enOrDi == ENABLE){
 8000ab8:	78fb      	ldrb	r3, [r7, #3]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d106      	bne.n	8000acc <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f043 0204 	orr.w	r2, r3, #4
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	605a      	str	r2, [r3, #4]
	} else {
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000aca:	e005      	b.n	8000ad8 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f023 0204 	bic.w	r2, r3, #4
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	605a      	str	r2, [r3, #4]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr

08000ae2 <SPI_CloseTransmission>:

void SPI_CloseTransmission(SPI_Handle_t *pSPIHandle){
 8000ae2:	b480      	push	{r7}
 8000ae4:	b083      	sub	sp, #12
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_TXEIE);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	685a      	ldr	r2, [r3, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000af8:	605a      	str	r2, [r3, #4]
	pSPIHandle->TxLen = 0;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2200      	movs	r2, #0
 8000afe:	615a      	str	r2, [r3, #20]
	pSPIHandle->pTxBuffer = NULL;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
	pSPIHandle->TxState = SPI_READY;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	771a      	strb	r2, [r3, #28]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bc80      	pop	{r7}
 8000b14:	4770      	bx	lr

08000b16 <SPI_CloseReception>:

void SPI_CloseReception(SPI_Handle_t *pSPIHandle){
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_RXNEIE);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000b2c:	605a      	str	r2, [r3, #4]
	pSPIHandle->RxLen = 0;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
	pSPIHandle->pRxBuffer = NULL;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
	pSPIHandle->RxState = SPI_READY;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	775a      	strb	r2, [r3, #29]
}
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr

08000b4a <spi_txe_interrupt_handle>:
	//This is a weak implementation. The application may override this function.
}

//helper function implementations

static void spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]

	// Check DFF in CR1
	if (pSPIHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF) ) {
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d015      	beq.n	8000b8c <spi_txe_interrupt_handle+0x42>
		//16 bit dff
		pSPIHandle->pSPIx->DR = *((uint16_t*)pSPIHandle->pTxBuffer);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	881a      	ldrh	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen--;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	695b      	ldr	r3, [r3, #20]
 8000b70:	1e5a      	subs	r2, r3, #1
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	615a      	str	r2, [r3, #20]
		pSPIHandle->TxLen--;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	1e5a      	subs	r2, r3, #1
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	615a      	str	r2, [r3, #20]
		(uint16_t*)pSPIHandle->pTxBuffer++;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	1c5a      	adds	r2, r3, #1
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	e00f      	b.n	8000bac <spi_txe_interrupt_handle+0x62>
	} else {
		//8 bit dff
		pSPIHandle->pSPIx->DR = *pSPIHandle->pTxBuffer;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	781a      	ldrb	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen--;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	695b      	ldr	r3, [r3, #20]
 8000b9c:	1e5a      	subs	r2, r3, #1
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	615a      	str	r2, [r3, #20]
		pSPIHandle->pTxBuffer++;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	68db      	ldr	r3, [r3, #12]
 8000ba6:	1c5a      	adds	r2, r3, #1
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	60da      	str	r2, [r3, #12]
	}

	if(! pSPIHandle->TxLen){
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	695b      	ldr	r3, [r3, #20]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d106      	bne.n	8000bc2 <spi_txe_interrupt_handle+0x78>
		//TxLen is zero, so close the spi communication
		//and inform app that TX is over
		//this precents interrupts from setting up of TXE flag
		SPI_CloseTransmission(pSPIHandle);
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f7ff ff94 	bl	8000ae2 <SPI_CloseTransmission>

		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_TX_CMPLT);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f000 f8c3 	bl	8000d48 <SPI_ApplicationEventCallback>
	}
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <spi_rxne_interrupt_handle>:

static void spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]

	// Check DFF in CR1
	if (pSPIHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF) ) {
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d015      	beq.n	8000c0c <spi_rxne_interrupt_handle+0x42>
		//16 bit dff
		pSPIHandle->pSPIx->DR = *((uint16_t*)pSPIHandle->pRxBuffer);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	691b      	ldr	r3, [r3, #16]
 8000be4:	881a      	ldrh	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	60da      	str	r2, [r3, #12]
		pSPIHandle->RxLen--;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	1e5a      	subs	r2, r3, #1
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	619a      	str	r2, [r3, #24]
		pSPIHandle->RxLen--;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	1e5a      	subs	r2, r3, #1
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	619a      	str	r2, [r3, #24]
		(uint16_t*)pSPIHandle->pRxBuffer++;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	691b      	ldr	r3, [r3, #16]
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	611a      	str	r2, [r3, #16]
 8000c0a:	e00f      	b.n	8000c2c <spi_rxne_interrupt_handle+0x62>
	} else {
		//8 bit dff
		pSPIHandle->pSPIx->DR = *pSPIHandle->pRxBuffer;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	691b      	ldr	r3, [r3, #16]
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	60da      	str	r2, [r3, #12]
		pSPIHandle->RxLen--;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	1e5a      	subs	r2, r3, #1
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	619a      	str	r2, [r3, #24]
		pSPIHandle->pRxBuffer++;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	1c5a      	adds	r2, r3, #1
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	611a      	str	r2, [r3, #16]
	}

	if(! pSPIHandle->RxLen){
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d106      	bne.n	8000c42 <spi_rxne_interrupt_handle+0x78>
		//TxLen is zero, so close the spi communication
		//and inform app that TX is over
		//this precents interrupts from setting up of TXE flag
		SPI_CloseReception(pSPIHandle);
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff ff6e 	bl	8000b16 <SPI_CloseReception>

		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_RX_CMPLT);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f000 f883 	bl	8000d48 <SPI_ApplicationEventCallback>
	}
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <spi_ovr_err_interrupt_handle>:

static void spi_ovr_err_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b084      	sub	sp, #16
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
	uint8_t temp;
	//1. clear the OVR flag
	if(pSPIHandle->TxState != SPI_BUSY_IN_TX) {
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	7f1b      	ldrb	r3, [r3, #28]
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d007      	beq.n	8000c6a <spi_ovr_err_interrupt_handle+0x20>
		temp = pSPIHandle->pSPIx->DR;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	73fb      	strb	r3, [r7, #15]
		temp = pSPIHandle->pSPIx->SR;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	73fb      	strb	r3, [r7, #15]
	}
	(void) temp;
	//If the SPI is busy in TX, then the error will not be cleared and the application will have to clear bit on own
	//In this case, application should call SPI_ClearOVRFlag
	//2. inform the application
	SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_OVR_ERR);
 8000c6a:	2103      	movs	r1, #3
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f000 f86b 	bl	8000d48 <SPI_ApplicationEventCallback>
}
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <delay>:

uint8_t readByte;

uint8_t rxContFlag = RESET;

void delay(int time){
 8000c7a:	b480      	push	{r7}
 8000c7c:	b085      	sub	sp, #20
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
	for(uint32_t i=0; i<time; i++);
 8000c82:	2300      	movs	r3, #0
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	e002      	b.n	8000c8e <delay+0x14>
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d3f8      	bcc.n	8000c88 <delay+0xe>
}
 8000c96:	bf00      	nop
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr

08000ca0 <main>:
	{
		return 0;
	}
}

int main(void) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0



	//initizalize button
	GPIO_ButtonInit();
 8000ca4:	f000 f8bc 	bl	8000e20 <GPIO_ButtonInit>

	//This function is used to initialize the gpio pins to behave as spi pins
	SPI_GPIO_Setup();
 8000ca8:	f000 f892 	bl	8000dd0 <SPI_GPIO_Setup>

	//This function is used to initialize the SPI peripheral
	SPI_Setup();
 8000cac:	f000 f8e2 	bl	8000e74 <SPI_Setup>
//	SPI_SSIConfig(SPI2, ENABLE);

	//SSOE to 1 does NSS output enable
	//I don't want to enable this in this way, but it is more simple due to the code design
	//i.e. (using shifts instead of masks for registers)
	SPI_SSOEConfig(SPI2, ENABLE);
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	481a      	ldr	r0, [pc, #104]	; (8000d1c <main+0x7c>)
 8000cb4:	f7ff fefa 	bl	8000aac <SPI_SSOEConfig>

	SPI_IRQInterruptConfig(IRQ_NO_SPI2, ENABLE);
 8000cb8:	2101      	movs	r1, #1
 8000cba:	2024      	movs	r0, #36	; 0x24
 8000cbc:	f7ff fe56 	bl	800096c <SPI_IRQInterruptConfig>
	while(1){
		//wait for button to be pressed
		while(! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_0));
 8000cc0:	bf00      	nop
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4816      	ldr	r0, [pc, #88]	; (8000d20 <main+0x80>)
 8000cc6:	f7ff fd2d 	bl	8000724 <GPIO_ReadFromInputPin>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d0f8      	beq.n	8000cc2 <main+0x22>

		delay(250000); //used for button debouncing
 8000cd0:	4814      	ldr	r0, [pc, #80]	; (8000d24 <main+0x84>)
 8000cd2:	f7ff ffd2 	bl	8000c7a <delay>

		//enable the SPI2 peripheral (this isn't needed because the send and receive functions do this)
		SPI_PeripheralControl(SPI2, ENABLE);
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	4810      	ldr	r0, [pc, #64]	; (8000d1c <main+0x7c>)
 8000cda:	f7ff fecc 	bl	8000a76 <SPI_PeripheralControl>

		rxContFlag = SET;
 8000cde:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <main+0x88>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]

		while(rxContFlag == SET){
 8000ce4:	e008      	b.n	8000cf8 <main+0x58>
			while( SPI_ReceiveDataIT(&SPI2handle, &readByte,1) != SPI_READY );
 8000ce6:	bf00      	nop
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4910      	ldr	r1, [pc, #64]	; (8000d2c <main+0x8c>)
 8000cec:	4810      	ldr	r0, [pc, #64]	; (8000d30 <main+0x90>)
 8000cee:	f7ff fe0d 	bl	800090c <SPI_ReceiveDataIT>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d1f7      	bne.n	8000ce8 <main+0x48>
		while(rxContFlag == SET){
 8000cf8:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <main+0x88>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d0f2      	beq.n	8000ce6 <main+0x46>
		}

		//confirm that SPI is not busy
		while(SPI_GetFlagStatus(SPI2, SPI_BSY_FLAG));
 8000d00:	bf00      	nop
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	4805      	ldr	r0, [pc, #20]	; (8000d1c <main+0x7c>)
 8000d06:	f7ff fdee 	bl	80008e6 <SPI_GetFlagStatus>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1f8      	bne.n	8000d02 <main+0x62>

		SPI_PeripheralControl(SPI2, DISABLE);
 8000d10:	2100      	movs	r1, #0
 8000d12:	4802      	ldr	r0, [pc, #8]	; (8000d1c <main+0x7c>)
 8000d14:	f7ff feaf 	bl	8000a76 <SPI_PeripheralControl>
		while(! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_0));
 8000d18:	e7d2      	b.n	8000cc0 <main+0x20>
 8000d1a:	bf00      	nop
 8000d1c:	40003800 	.word	0x40003800
 8000d20:	40020000 	.word	0x40020000
 8000d24:	0003d090 	.word	0x0003d090
 8000d28:	2000001c 	.word	0x2000001c
 8000d2c:	200000a8 	.word	0x200000a8
 8000d30:	20000024 	.word	0x20000024

08000d34 <SPI2_IRQHandler>:
	}

	return 0;
}

void SPI2_IRQHandler(void){
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
	SPI_IRQHandling(&SPI2handle);
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <SPI2_IRQHandler+0x10>)
 8000d3a:	f7ff fe4f 	bl	80009dc <SPI_IRQHandling>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000024 	.word	0x20000024

08000d48 <SPI_ApplicationEventCallback>:

void SPI_ApplicationEventCallback(SPI_Handle_t *hSPI, uint8_t appEvent){
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	70fb      	strb	r3, [r7, #3]
	static uint32_t i = 0;
	static uint8_t rcv_start = 0;
	if(appEvent == SPI_EVENT_RX_CMPLT) {
 8000d54:	78fb      	ldrb	r3, [r7, #3]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d12b      	bne.n	8000db2 <SPI_ApplicationEventCallback+0x6a>
		if(readByte == 0xF1){
 8000d5a:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <SPI_ApplicationEventCallback+0x74>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2bf1      	cmp	r3, #241	; 0xf1
 8000d60:	d103      	bne.n	8000d6a <SPI_ApplicationEventCallback+0x22>
			rcv_start = 1;
 8000d62:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <SPI_ApplicationEventCallback+0x78>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
					rcvBuff[i++] = readByte;
				}
			}
		}
	}
}
 8000d68:	e023      	b.n	8000db2 <SPI_ApplicationEventCallback+0x6a>
			if(rcv_start){
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <SPI_ApplicationEventCallback+0x78>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d01f      	beq.n	8000db2 <SPI_ApplicationEventCallback+0x6a>
				if(readByte == '\r'){
 8000d72:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <SPI_ApplicationEventCallback+0x74>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b0d      	cmp	r3, #13
 8000d78:	d112      	bne.n	8000da0 <SPI_ApplicationEventCallback+0x58>
					rxContFlag = RESET;
 8000d7a:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <SPI_ApplicationEventCallback+0x7c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
					rcv_start = 0;
 8000d80:	4b0f      	ldr	r3, [pc, #60]	; (8000dc0 <SPI_ApplicationEventCallback+0x78>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
					rcvBuff[i++] = readByte;
 8000d86:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <SPI_ApplicationEventCallback+0x80>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	1c5a      	adds	r2, r3, #1
 8000d8c:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <SPI_ApplicationEventCallback+0x80>)
 8000d8e:	600a      	str	r2, [r1, #0]
 8000d90:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <SPI_ApplicationEventCallback+0x74>)
 8000d92:	7811      	ldrb	r1, [r2, #0]
 8000d94:	4a0d      	ldr	r2, [pc, #52]	; (8000dcc <SPI_ApplicationEventCallback+0x84>)
 8000d96:	54d1      	strb	r1, [r2, r3]
					i=0;
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <SPI_ApplicationEventCallback+0x80>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
}
 8000d9e:	e008      	b.n	8000db2 <SPI_ApplicationEventCallback+0x6a>
					rcvBuff[i++] = readByte;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <SPI_ApplicationEventCallback+0x80>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	1c5a      	adds	r2, r3, #1
 8000da6:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <SPI_ApplicationEventCallback+0x80>)
 8000da8:	600a      	str	r2, [r1, #0]
 8000daa:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <SPI_ApplicationEventCallback+0x74>)
 8000dac:	7811      	ldrb	r1, [r2, #0]
 8000dae:	4a07      	ldr	r2, [pc, #28]	; (8000dcc <SPI_ApplicationEventCallback+0x84>)
 8000db0:	54d1      	strb	r1, [r2, r3]
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bc80      	pop	{r7}
 8000dba:	4770      	bx	lr
 8000dbc:	200000a8 	.word	0x200000a8
 8000dc0:	2000001d 	.word	0x2000001d
 8000dc4:	2000001c 	.word	0x2000001c
 8000dc8:	20000020 	.word	0x20000020
 8000dcc:	20000044 	.word	0x20000044

08000dd0 <SPI_GPIO_Setup>:

void SPI_GPIO_Setup(void) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIpins;

	SPIpins.pGPIOx = GPIOB;
 8000dd6:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <SPI_GPIO_Setup+0x4c>)
 8000dd8:	607b      	str	r3, [r7, #4]
	SPIpins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	727b      	strb	r3, [r7, #9]
	SPIpins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000dde:	2305      	movs	r3, #5
 8000de0:	737b      	strb	r3, [r7, #13]
	SPIpins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OPTYPE_PP;
 8000de2:	2300      	movs	r3, #0
 8000de4:	733b      	strb	r3, [r7, #12]
	SPIpins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 8000de6:	2301      	movs	r3, #1
 8000de8:	72fb      	strb	r3, [r7, #11]
	SPIpins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000dea:	2302      	movs	r3, #2
 8000dec:	72bb      	strb	r3, [r7, #10]
//	SPIpins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_15;
//	GPIO_Init(&SPIpins);


	//MISO
	SPIpins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_14;
 8000dee:	230e      	movs	r3, #14
 8000df0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIpins);
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fadf 	bl	80003b8 <GPIO_Init>

	//SCLK
	SPIpins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 8000dfa:	230d      	movs	r3, #13
 8000dfc:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIpins);
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fad9 	bl	80003b8 <GPIO_Init>

	//NSS
	SPIpins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_12;
 8000e06:	230c      	movs	r3, #12
 8000e08:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIpins);
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fad3 	bl	80003b8 <GPIO_Init>


}
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40020400 	.word	0x40020400

08000e20 <GPIO_ButtonInit>:
void GPIO_ButtonInit(void){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn, GpioLed;

	// configure button
	//Set up PA0 to be an input for the button press
	GpioBtn.pGPIOx = GPIOA;
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <GPIO_ButtonInit+0x4c>)
 8000e28:	60fb      	str	r3, [r7, #12]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	743b      	strb	r3, [r7, #16]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	747b      	strb	r3, [r7, #17]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000e32:	2302      	movs	r3, #2
 8000e34:	74bb      	strb	r3, [r7, #18]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000e36:	2300      	movs	r3, #0
 8000e38:	74fb      	strb	r3, [r7, #19]
	GPIO_Init(&GpioBtn);
 8000e3a:	f107 030c 	add.w	r3, r7, #12
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff faba 	bl	80003b8 <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 8000e44:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <GPIO_ButtonInit+0x50>)
 8000e46:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_12;
 8000e48:	230c      	movs	r3, #12
 8000e4a:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000e50:	2302      	movs	r3, #2
 8000e52:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OPTYPE_OD;
 8000e54:	2301      	movs	r3, #1
 8000e56:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(&GpioLed);
 8000e5c:	463b      	mov	r3, r7
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff faaa 	bl	80003b8 <GPIO_Init>
}
 8000e64:	bf00      	nop
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40020000 	.word	0x40020000
 8000e70:	40020c00 	.word	0x40020c00

08000e74 <SPI_Setup>:
void SPI_Setup(void){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0

	SPI2handle.pSPIx = SPI2;
 8000e78:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <SPI_Setup+0x40>)
 8000e7a:	4a0f      	ldr	r2, [pc, #60]	; (8000eb8 <SPI_Setup+0x44>)
 8000e7c:	601a      	str	r2, [r3, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_SIMPLEX_RXONLY;
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <SPI_Setup+0x40>)
 8000e80:	2203      	movs	r2, #3
 8000e82:	715a      	strb	r2, [r3, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <SPI_Setup+0x40>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	711a      	strb	r2, [r3, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; //generate SCLK of 2 MHz
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <SPI_Setup+0x40>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	719a      	strb	r2, [r3, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <SPI_Setup+0x40>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	71da      	strb	r2, [r3, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000e96:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <SPI_Setup+0x40>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	721a      	strb	r2, [r3, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000e9c:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <SPI_Setup+0x40>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	725a      	strb	r2, [r3, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI; //Hardware slave management disabled for NSS pin
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <SPI_Setup+0x40>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SPI2handle);
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <SPI_Setup+0x40>)
 8000eaa:	f7ff fcaf 	bl	800080c <SPI_Init>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000024 	.word	0x20000024
 8000eb8:	40003800 	.word	0x40003800

08000ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480d      	ldr	r0, [pc, #52]	; (8000ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec0:	480d      	ldr	r0, [pc, #52]	; (8000ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec2:	490e      	ldr	r1, [pc, #56]	; (8000efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec4:	4a0e      	ldr	r2, [pc, #56]	; (8000f00 <LoopForever+0xe>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec8:	e002      	b.n	8000ed0 <LoopCopyDataInit>

08000eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ece:	3304      	adds	r3, #4

08000ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed4:	d3f9      	bcc.n	8000eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed6:	4a0b      	ldr	r2, [pc, #44]	; (8000f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ed8:	4c0b      	ldr	r4, [pc, #44]	; (8000f08 <LoopForever+0x16>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000edc:	e001      	b.n	8000ee2 <LoopFillZerobss>

08000ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee0:	3204      	adds	r2, #4

08000ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee4:	d3fb      	bcc.n	8000ede <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ee6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000eea:	f000 f811 	bl	8000f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eee:	f7ff fed7 	bl	8000ca0 <main>

08000ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ef2:	e7fe      	b.n	8000ef2 <LoopForever>
  ldr   r0, =_estack
 8000ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000f00:	08000f78 	.word	0x08000f78
  ldr r2, =_sbss
 8000f04:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000f08:	200000ac 	.word	0x200000ac

08000f0c <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC_IRQHandler>
	...

08000f10 <__libc_init_array>:
 8000f10:	b570      	push	{r4, r5, r6, lr}
 8000f12:	4e0d      	ldr	r6, [pc, #52]	; (8000f48 <__libc_init_array+0x38>)
 8000f14:	4c0d      	ldr	r4, [pc, #52]	; (8000f4c <__libc_init_array+0x3c>)
 8000f16:	1ba4      	subs	r4, r4, r6
 8000f18:	10a4      	asrs	r4, r4, #2
 8000f1a:	2500      	movs	r5, #0
 8000f1c:	42a5      	cmp	r5, r4
 8000f1e:	d109      	bne.n	8000f34 <__libc_init_array+0x24>
 8000f20:	4e0b      	ldr	r6, [pc, #44]	; (8000f50 <__libc_init_array+0x40>)
 8000f22:	4c0c      	ldr	r4, [pc, #48]	; (8000f54 <__libc_init_array+0x44>)
 8000f24:	f000 f818 	bl	8000f58 <_init>
 8000f28:	1ba4      	subs	r4, r4, r6
 8000f2a:	10a4      	asrs	r4, r4, #2
 8000f2c:	2500      	movs	r5, #0
 8000f2e:	42a5      	cmp	r5, r4
 8000f30:	d105      	bne.n	8000f3e <__libc_init_array+0x2e>
 8000f32:	bd70      	pop	{r4, r5, r6, pc}
 8000f34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f38:	4798      	blx	r3
 8000f3a:	3501      	adds	r5, #1
 8000f3c:	e7ee      	b.n	8000f1c <__libc_init_array+0xc>
 8000f3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f42:	4798      	blx	r3
 8000f44:	3501      	adds	r5, #1
 8000f46:	e7f2      	b.n	8000f2e <__libc_init_array+0x1e>
 8000f48:	08000f70 	.word	0x08000f70
 8000f4c:	08000f70 	.word	0x08000f70
 8000f50:	08000f70 	.word	0x08000f70
 8000f54:	08000f74 	.word	0x08000f74

08000f58 <_init>:
 8000f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f5a:	bf00      	nop
 8000f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f5e:	bc08      	pop	{r3}
 8000f60:	469e      	mov	lr, r3
 8000f62:	4770      	bx	lr

08000f64 <_fini>:
 8000f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f66:	bf00      	nop
 8000f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f6a:	bc08      	pop	{r3}
 8000f6c:	469e      	mov	lr, r3
 8000f6e:	4770      	bx	lr
