wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
2 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
3 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
5 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
7 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
10 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
11 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
13 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
15 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
18 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
19 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
21 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
23 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
26 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
27 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
29 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
31 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
34 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
35 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
37 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
39 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
42 
5 5 12
first IF
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
43 
0 5 12
second IF
ELSE fnwontnawg
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
45 
0 5 12
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
47 
0 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
46321763 4

Final state of registers:
x 0:        0	x 1:        0	x 2:        0	x 3:        0
x 4:        0	x 5:        0	x 6:        0	x 7:        0
x 8:        0	x 9:        0	x10:        0	x11:        0
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x5 x0 0        |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |
bge x5 x12 32       |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |ID  |-   |EX  |MEM |WB  |    |    |IF  |
add x6 x11 x5       |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |
lb x6 0 x6          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
beq x6 x0 20        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
add x7 x10 x5       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
sb x6 0 x7          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x5 x5 1        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jal x0 -28          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
bge x5 x12 20       |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |
add x6 x10 x5       |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |
sb x0 0 x6          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x5 x5 1        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jal x0 -16          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jalr x0 x1 0        |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |
