###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:06:34 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.021
- Arrival Time                 17.283
= Slack Time                    2.739
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.739 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    2.762 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |    2.788 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |    2.940 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |    3.076 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |    3.225 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |    3.313 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |    3.389 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |    4.092 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |    4.269 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |    4.522 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |    4.728 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |    5.025 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |    5.269 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |    5.757 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |    6.065 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.616 |    6.354 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |    6.829 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |    7.143 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |    7.427 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.256 |   4.944 |    7.683 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.473 |   5.417 |    8.156 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   5.763 |    8.501 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |   6.078 |    8.817 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.240 | 0.304 |   6.383 |    9.122 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.269 |   6.652 |    9.391 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   7.129 |    9.868 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.469 |   10.208 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |   7.810 |   10.549 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.130 |   10.869 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.279 | 0.415 |   8.545 |   11.283 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.266 |   8.810 |   11.549 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.472 |   9.283 |   12.021 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   9.621 |   12.360 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   9.960 |   12.699 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  10.299 |   13.037 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.317 |  10.616 |   13.355 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.983 |   13.722 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.290 |  11.273 |   14.012 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.745 |   14.484 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  12.090 |   14.829 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.436 |   15.175 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.777 |   15.516 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  13.118 |   15.857 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.119 | 0.322 |  13.440 |   16.179 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.424 | 0.418 |  13.858 |   16.596 | 
     | ALU/div_56/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.100 | 0.278 |  14.136 |   16.875 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.463 |  14.599 |   17.338 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  14.943 |   17.682 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  15.290 |   18.028 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.136 | 0.349 |  15.639 |   18.377 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.129 | 0.339 |  15.978 |   18.716 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  16.319 |   19.058 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.148 | 0.365 |  16.685 |   19.423 | 
     | ALU/U119                             | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.211 |  16.896 |   19.634 | 
     | ALU/U75                              | B0 v -> Y ^  | AOI211X2M  | 0.338 | 0.228 |  17.123 |   19.862 | 
     | ALU/U73                              | A2 ^ -> Y v  | AOI31X2M   | 0.180 | 0.159 |  17.282 |   20.021 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.180 | 0.000 |  17.283 |   20.021 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.739 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -2.716 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |   -2.690 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |   -2.537 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |   -2.402 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |   -2.241 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |   -2.241 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |   -2.101 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.077 | 0.001 |   0.638 |   -2.101 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.019
- Arrival Time                 14.528
= Slack Time                    5.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.491 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    5.514 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |    5.541 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |    5.693 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |    5.829 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |    5.978 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |    6.065 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |    6.142 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |    6.844 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |    7.021 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |    7.275 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |    7.480 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |    7.778 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |    8.021 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |    8.510 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |    8.817 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.616 |    9.107 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |    9.581 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |    9.896 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |   10.179 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.256 |   4.944 |   10.435 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.473 |   5.417 |   10.909 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   5.763 |   11.254 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |   6.078 |   11.570 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.240 | 0.304 |   6.383 |   11.874 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.269 |   6.652 |   12.143 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   7.129 |   12.620 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.469 |   12.961 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |   7.810 |   13.301 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.130 |   13.621 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.279 | 0.415 |   8.545 |   14.036 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.266 |   8.810 |   14.302 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.472 |   9.283 |   14.774 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   9.621 |   15.113 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   9.960 |   15.452 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  10.299 |   15.790 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.317 |  10.616 |   16.107 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.983 |   16.474 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.290 |  11.273 |   16.764 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.745 |   17.237 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  12.090 |   17.581 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.436 |   17.928 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.777 |   18.268 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  13.118 |   18.609 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.119 | 0.322 |  13.440 |   18.931 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.424 | 0.418 |  13.858 |   19.349 | 
     | ALU/U123                             | A0N v -> Y v | OAI2BB1X2M | 0.091 | 0.294 |  14.152 |   19.643 | 
     | ALU/U78                              | B0 v -> Y ^  | AOI211X2M  | 0.330 | 0.223 |  14.375 |   19.866 | 
     | ALU/U77                              | A2 ^ -> Y v  | AOI31X2M   | 0.197 | 0.153 |  14.528 |   20.019 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.197 | 0.000 |  14.528 |   20.019 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.491 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -5.468 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |   -5.442 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |   -5.290 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |   -5.154 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |   -4.993 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |   -4.993 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |   -4.854 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.077 | 0.002 |   0.639 |   -4.852 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.022
- Arrival Time                 11.887
= Slack Time                    8.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.134 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    8.157 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |    8.184 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |    8.336 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |    8.472 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |    8.621 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |    8.708 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |    8.785 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |    9.487 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |    9.665 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |    9.918 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |   10.124 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |   10.421 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |   10.664 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |   11.153 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |   11.460 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.616 |   11.750 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |   12.224 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |   12.539 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |   12.823 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.256 |   4.944 |   13.079 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.473 |   5.417 |   13.552 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   5.763 |   13.897 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |   6.078 |   14.213 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.240 | 0.304 |   6.383 |   14.517 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.269 |   6.652 |   14.787 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   7.129 |   15.263 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.469 |   15.604 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |   7.810 |   15.944 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.130 |   16.264 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.279 | 0.415 |   8.545 |   16.679 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.266 |   8.810 |   16.945 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.472 |   9.283 |   17.417 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   9.621 |   17.756 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   9.960 |   18.095 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  10.299 |   18.433 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.317 |  10.616 |   18.750 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.983 |   19.118 | 
     | ALU/U93                              | A0 v -> Y ^  | AOI22X1M   | 0.250 | 0.229 |  11.212 |   19.347 | 
     | ALU/U92                              | B0 ^ -> Y v  | OAI21X2M   | 0.128 | 0.110 |  11.322 |   19.456 | 
     | ALU/U83                              | C0 v -> Y ^  | AOI221XLM  | 0.614 | 0.372 |  11.694 |   19.828 | 
     | ALU/U81                              | A2 ^ -> Y v  | AOI31X2M   | 0.186 | 0.194 |  11.887 |   20.022 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.186 | 0.000 |  11.887 |   20.022 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.134 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -8.112 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |   -8.085 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |   -7.933 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |   -7.797 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |   -7.636 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |   -7.636 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |   -7.497 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.077 | 0.003 |   0.640 |   -7.494 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.024
- Arrival Time                  9.429
= Slack Time                   10.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.595 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   10.618 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   10.644 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   10.797 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   10.932 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   11.082 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   11.169 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   11.245 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |   11.948 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |   12.125 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |   12.378 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |   12.584 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |   12.881 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |   13.125 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |   13.614 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |   13.921 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.615 |   14.211 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |   14.685 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |   15.000 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |   15.283 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.256 |   4.944 |   15.539 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.473 |   5.417 |   16.012 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   5.763 |   16.358 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |   6.078 |   16.674 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.240 | 0.304 |   6.383 |   16.978 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.269 |   6.652 |   17.247 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   7.129 |   17.724 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.469 |   18.064 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |   7.810 |   18.405 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.130 |   18.725 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.279 | 0.415 |   8.545 |   19.140 | 
     | ALU/U97                              | A0 v -> Y ^  | AOI22X1M   | 0.256 | 0.215 |   8.760 |   19.355 | 
     | ALU/U96                              | B0 ^ -> Y v  | OAI21X2M   | 0.121 | 0.101 |   8.861 |   19.456 | 
     | ALU/U87                              | C0 v -> Y ^  | AOI221XLM  | 0.636 | 0.383 |   9.243 |   19.839 | 
     | ALU/U85                              | A2 ^ -> Y v  | AOI31X2M   | 0.177 | 0.186 |   9.429 |   20.024 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.177 | 0.000 |   9.429 |   20.024 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.595 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -10.572 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -10.546 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -10.394 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -10.258 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -10.097 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -10.097 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |   -9.958 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.077 | 0.003 |   0.641 |   -9.954 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.044
- Arrival Time                  7.899
= Slack Time                   12.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.145 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.168 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   12.194 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   12.347 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   12.482 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   12.631 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   12.719 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   12.795 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   13.515 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.620 |   13.765 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   13.994 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   14.170 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   14.720 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   15.281 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   15.844 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   16.406 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   16.972 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   17.574 | 
     | ALU/mult_49/U13              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.320 |   5.749 |   17.894 | 
     | ALU/mult_49/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.066 | 0.075 |   5.824 |   17.969 | 
     | ALU/mult_49/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.133 | 0.392 |   6.216 |   18.361 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.486 |   18.631 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.902 |   19.047 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.426 | 0.306 |   7.208 |   19.353 | 
     | ALU/mult_49/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.130 | 0.150 |   7.358 |   19.503 | 
     | ALU/mult_49/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.183 |   7.541 |   19.686 | 
     | ALU/mult_49/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.112 | 0.164 |   7.705 |   19.850 | 
     | ALU/U40                      | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.194 |   7.899 |   20.043 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.090 | 0.000 |   7.899 |   20.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.145 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.122 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -12.096 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -11.943 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -11.808 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -11.647 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -11.647 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -11.508 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -11.503 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  7.663
= Slack Time                   12.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.384 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.406 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   12.433 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   12.585 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   12.721 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   12.870 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   12.958 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   13.034 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   13.754 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.620 |   14.004 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   14.232 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   14.409 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   14.959 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   15.520 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   16.083 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   16.645 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   17.211 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   17.813 | 
     | ALU/mult_49/U13              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.320 |   5.749 |   18.133 | 
     | ALU/mult_49/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.066 | 0.075 |   5.824 |   18.208 | 
     | ALU/mult_49/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.133 | 0.392 |   6.215 |   18.599 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.486 |   18.870 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.902 |   19.285 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.426 | 0.306 |   7.208 |   19.591 | 
     | ALU/mult_49/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.154 | 0.260 |   7.468 |   19.852 | 
     | ALU/U39                      | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.195 |   7.663 |   20.047 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.663 |   20.047 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.384 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.361 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -12.335 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -12.182 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -12.047 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -11.886 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -11.886 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -11.746 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -11.742 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.028
- Arrival Time                  7.254
= Slack Time                   12.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.774 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.797 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   12.823 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   12.976 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   13.111 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   13.261 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   13.348 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   13.425 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |   14.127 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |   14.304 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |   14.557 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |   14.763 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |   15.061 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |   15.304 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |   15.793 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |   16.100 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.615 |   16.390 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |   16.864 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |   17.179 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |   17.462 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.256 |   4.944 |   17.718 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.473 |   5.417 |   18.192 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   5.763 |   18.537 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |   6.078 |   18.853 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.240 | 0.304 |   6.383 |   19.157 | 
     | ALU/U101                             | A0 v -> Y ^  | AOI22X1M   | 0.268 | 0.211 |   6.594 |   19.368 | 
     | ALU/U100                             | B0 ^ -> Y v  | OAI21X2M   | 0.130 | 0.113 |   6.707 |   19.481 | 
     | ALU/U63                              | C0 v -> Y ^  | AOI221XLM  | 0.613 | 0.372 |   7.079 |   19.853 | 
     | ALU/U61                              | A2 ^ -> Y v  | AOI31X2M   | 0.164 | 0.174 |   7.253 |   20.028 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.164 | 0.000 |   7.254 |   20.028 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.774 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.751 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -12.725 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -12.573 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -12.437 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -12.276 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -12.276 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -12.137 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.641 |  -12.133 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.046
- Arrival Time                  7.250
= Slack Time                   12.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.796 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.819 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   12.845 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   12.998 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   13.133 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   13.283 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   13.370 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   13.447 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   14.167 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.621 |   14.417 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   14.645 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   14.822 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   15.371 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   15.932 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   16.496 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   17.057 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   17.623 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   18.225 | 
     | ALU/mult_49/U13              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.320 |   5.749 |   18.545 | 
     | ALU/mult_49/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.066 | 0.075 |   5.824 |   18.620 | 
     | ALU/mult_49/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.133 | 0.392 |   6.216 |   19.012 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.486 |   19.282 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.902 |   19.698 | 
     | ALU/mult_49/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.120 | 0.160 |   7.062 |   19.858 | 
     | ALU/U38                      | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.188 |   7.250 |   20.046 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.250 |   20.046 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.796 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.773 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -12.747 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -12.595 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -12.459 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -12.298 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -12.298 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -12.159 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -12.154 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  6.901
= Slack Time                   13.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.145 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.168 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   13.195 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   13.347 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   13.483 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   13.632 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   13.719 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   13.796 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   14.516 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.620 |   14.766 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   14.994 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   15.171 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   15.720 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   16.281 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   16.845 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   17.406 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   17.973 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   18.575 | 
     | ALU/mult_49/U13              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.320 |   5.749 |   18.894 | 
     | ALU/mult_49/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.066 | 0.075 |   5.824 |   18.969 | 
     | ALU/mult_49/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.133 | 0.392 |   6.216 |   19.361 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.486 |   19.632 | 
     | ALU/mult_49/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.097 | 0.238 |   6.724 |   19.869 | 
     | ALU/U37                      | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.177 |   6.901 |   20.047 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.901 |   20.047 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.145 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.123 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.096 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -12.944 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -12.808 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -12.647 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -12.647 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -12.508 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -12.503 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  6.543
= Slack Time                   13.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.503 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.526 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   13.553 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   13.705 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   13.841 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   13.990 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   14.077 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   14.154 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   14.874 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.620 |   15.124 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   15.352 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   15.529 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   16.078 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   16.639 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   17.203 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   17.764 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   18.331 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   18.933 | 
     | ALU/mult_49/U13              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.320 |   5.749 |   19.252 | 
     | ALU/mult_49/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.066 | 0.075 |   5.824 |   19.327 | 
     | ALU/mult_49/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.133 | 0.392 |   6.216 |   19.719 | 
     | ALU/mult_49/FS_1/U15         | A v -> Y v   | XNOR2X1M   | 0.108 | 0.148 |   6.364 |   19.867 | 
     | ALU/U36                      | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.180 |   6.543 |   20.047 | 
     | ALU/\ALU_OUT_reg[11]         | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.543 |   20.047 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.503 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.481 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.454 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -13.302 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -13.166 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -13.005 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -13.005 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -12.866 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -12.861 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.046
- Arrival Time                  6.416
= Slack Time                   13.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.630 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.653 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   13.679 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   13.832 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   13.967 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   14.116 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   14.204 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   14.280 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   15.000 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.620 |   15.251 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.270 | 0.228 |   1.849 |   15.479 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.084 | 0.177 |   2.025 |   15.655 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.549 |   2.575 |   16.205 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.136 |   16.766 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.699 |   17.329 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.261 |   17.891 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.827 |   18.457 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.429 |   19.059 | 
     | ALU/mult_49/U13              | B v -> Y v   | CLKXOR2X2M | 0.134 | 0.284 |   5.714 |   19.344 | 
     | ALU/mult_49/FS_1/U33         | B v -> Y ^   | NOR2X1M    | 0.185 | 0.158 |   5.872 |   19.502 | 
     | ALU/mult_49/FS_1/U18         | AN ^ -> Y ^  | NAND2BX1M  | 0.112 | 0.160 |   6.032 |   19.662 | 
     | ALU/mult_49/FS_1/U17         | A ^ -> Y v   | CLKXOR2X2M | 0.084 | 0.209 |   6.241 |   19.871 | 
     | ALU/U35                      | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.175 |   6.416 |   20.046 | 
     | ALU/\ALU_OUT_reg[10]         | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.416 |   20.046 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.630 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.607 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.581 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -13.428 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -13.293 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -13.132 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -13.132 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -12.993 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.077 | 0.005 |   0.642 |  -12.988 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.027
- Arrival Time                  6.358
= Slack Time                   13.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.669 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.692 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   13.718 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   13.871 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   14.006 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   14.156 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   14.243 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   14.320 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.665 | 0.710 |   1.360 |   15.029 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.249 | 0.254 |   1.614 |   15.283 | 
     | ALU/mult_49/U109             | B v -> Y ^   | NOR2X1M    | 0.293 | 0.240 |   1.854 |   15.523 | 
     | ALU/mult_49/U8               | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.174 |   2.028 |   15.697 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.578 |   16.248 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   3.135 |   16.804 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.570 |   3.706 |   17.375 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.272 |   17.941 | 
     | ALU/mult_49/S1_6_0           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.565 |   4.837 |   18.506 | 
     | ALU/mult_49/S4_0             | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.424 |   19.093 | 
     | ALU/mult_49/FS_1/U14         | A v -> Y v   | BUFX2M     | 0.051 | 0.158 |   5.582 |   19.251 | 
     | ALU/U53                      | A0N v -> Y v | OAI2BB2X1M | 0.125 | 0.240 |   5.823 |   19.492 | 
     | ALU/U143                     | C0 v -> Y ^  | AOI221XLM  | 0.626 | 0.378 |   6.201 |   19.870 | 
     | ALU/U141                     | A2 ^ -> Y v  | AOI31X2M   | 0.165 | 0.157 |   6.358 |   20.027 | 
     | ALU/\ALU_OUT_reg[7]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   6.358 |   20.027 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.669 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.646 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.620 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -13.468 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -13.332 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -13.171 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -13.171 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -13.032 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.641 |  -13.028 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.037
- Arrival Time                  6.045
= Slack Time                   13.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.991 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.014 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   14.040 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   14.193 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   14.328 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   14.478 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.090 | 0.088 |   0.574 |   14.565 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.084 | 0.076 |   0.650 |   14.641 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.665 | 0.710 |   1.360 |   15.351 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M     | 0.249 | 0.254 |   1.614 |   15.605 | 
     | ALU/mult_49/U108             | B v -> Y ^  | NOR2X1M    | 0.260 | 0.221 |   1.835 |   15.826 | 
     | ALU/mult_49/U6               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.172 |   2.007 |   15.998 | 
     | ALU/mult_49/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   2.558 |   16.549 | 
     | ALU/mult_49/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.120 |   17.111 | 
     | ALU/mult_49/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   3.688 |   17.680 | 
     | ALU/mult_49/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   4.253 |   18.244 | 
     | ALU/mult_49/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.817 |   18.809 | 
     | ALU/mult_49/S4_1             | B ^ -> S v  | ADDFX2M    | 0.162 | 0.601 |   5.418 |   19.409 | 
     | ALU/mult_49/U24              | A v -> Y ^  | INVX2M     | 0.081 | 0.087 |   5.505 |   19.497 | 
     | ALU/mult_49/U23              | B ^ -> Y v  | XNOR2X2M   | 0.111 | 0.100 |   5.605 |   19.596 | 
     | ALU/mult_49/FS_1/U7          | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.675 |   19.666 | 
     | ALU/mult_49/FS_1/U8          | A ^ -> Y v  | INVX2M     | 0.033 | 0.040 |   5.715 |   19.706 | 
     | ALU/U91                      | B0 v -> Y ^ | AOI22X1M   | 0.273 | 0.207 |   5.922 |   19.913 | 
     | ALU/U89                      | A2 ^ -> Y v | AOI31X2M   | 0.122 | 0.123 |   6.045 |   20.037 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.122 | 0.000 |   6.045 |   20.037 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.991 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.968 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.942 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -13.790 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -13.654 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -13.493 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -13.493 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -13.354 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.642 |  -13.350 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.044
- Arrival Time                  6.028
= Slack Time                   14.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.017 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.039 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   14.066 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   14.218 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   14.354 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   14.503 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   14.591 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   14.667 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.691 | 0.720 |   1.370 |   15.387 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.247 | 0.250 |   1.621 |   15.637 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.248 | 0.215 |   1.836 |   15.852 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.006 |   16.022 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.556 |   16.572 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   3.124 |   17.140 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.686 |   17.702 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.250 |   18.266 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.567 |   4.817 |   18.833 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.599 |   5.415 |   19.432 | 
     | ALU/mult_49/U10              | B v -> Y v   | CLKXOR2X2M | 0.142 | 0.290 |   5.705 |   19.721 | 
     | ALU/mult_49/FS_1/U4          | A v -> Y v   | XNOR2X2M   | 0.099 | 0.137 |   5.842 |   19.858 | 
     | ALU/U34                      | A0N v -> Y v | OAI2BB1X2M | 0.085 | 0.186 |   6.028 |   20.044 | 
     | ALU/\ALU_OUT_reg[9]          | D v          | SDFFRQX2M  | 0.085 | 0.000 |   6.028 |   20.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.016 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.994 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -13.967 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -13.815 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -13.679 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -13.518 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -13.518 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -13.379 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.642 |  -13.375 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.030
- Arrival Time                  5.527
= Slack Time                   14.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.503 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.526 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   14.552 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   14.704 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   14.840 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   14.989 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.088 |   0.574 |   15.077 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.084 | 0.076 |   0.650 |   15.153 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.646 | 0.703 |   1.353 |   15.856 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.177 |   1.530 |   16.033 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.253 |   1.783 |   16.286 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.105 | 0.206 |   1.989 |   16.492 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.144 | 0.297 |   2.286 |   16.789 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.119 | 0.243 |   2.530 |   17.033 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.120 | 0.489 |   3.019 |   17.521 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.249 | 0.307 |   3.326 |   17.828 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.142 | 0.290 |   3.616 |   18.118 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.090 |   18.592 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.405 |   18.907 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.208 | 0.283 |   4.688 |   19.191 | 
     | ALU/U105                             | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.197 |   4.885 |   19.388 | 
     | ALU/U104                             | B0 ^ -> Y v  | OAI21X2M   | 0.123 | 0.104 |   4.989 |   19.492 | 
     | ALU/U67                              | C0 v -> Y ^  | AOI221XLM  | 0.616 | 0.372 |   5.361 |   19.863 | 
     | ALU/U65                              | A2 ^ -> Y v  | AOI31X2M   | 0.155 | 0.166 |   5.527 |   20.029 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.155 | 0.000 |   5.527 |   20.030 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.503 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.480 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -14.453 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -14.301 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -14.165 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -14.005 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -14.005 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -13.865 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.641 |  -13.861 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.031
- Arrival Time                  5.426
= Slack Time                   14.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.605 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.628 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   14.654 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   14.807 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   14.942 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.091 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.090 | 0.088 |   0.574 |   15.179 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.084 | 0.076 |   0.650 |   15.255 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.665 | 0.710 |   1.360 |   15.965 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M     | 0.249 | 0.254 |   1.614 |   16.219 | 
     | ALU/mult_49/U109             | B v -> Y ^  | NOR2X1M    | 0.293 | 0.240 |   1.854 |   16.459 | 
     | ALU/mult_49/U8               | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.174 |   2.028 |   16.633 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   2.578 |   17.183 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.135 |   17.740 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.132 | 0.570 |   3.706 |   18.311 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.272 |   18.877 | 
     | ALU/mult_49/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.143 | 0.573 |   4.845 |   19.450 | 
     | ALU/mult_49/FS_1/U13         | A v -> Y v  | BUFX2M     | 0.054 | 0.158 |   5.003 |   19.608 | 
     | ALU/U72                      | A0 v -> Y ^ | AOI222X1M  | 0.511 | 0.270 |   5.273 |   19.878 | 
     | ALU/U69                      | A1 ^ -> Y v | AOI31X2M   | 0.149 | 0.153 |   5.426 |   20.031 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.149 | 0.000 |   5.426 |   20.031 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.605 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.582 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.027 | 0.026 |   0.049 |  -14.556 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.152 |   0.202 |  -14.403 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.087 | 0.136 |   0.337 |  -14.268 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.161 |   0.498 |  -14.107 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.498 |  -14.107 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.077 | 0.139 |   0.637 |  -13.968 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.077 | 0.004 |   0.641 |  -13.964 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin REGISTER/\RdData_reg[3] /CK 
Endpoint:   REGISTER/\RdData_reg[3] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  5.034
= Slack Time                   15.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.018 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.041 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.067 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.219 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.355 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.504 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.592 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.673 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.488 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.753 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.127 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.331 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.572 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.005 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.220 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   3.733 |   18.751 | 
     | REGISTER/U336                          | S0 ^ -> Y v | MX4X1M     | 0.209 | 0.552 |   4.286 |   19.303 | 
     | REGISTER/U354                          | D v -> Y v  | MX4X1M     | 0.145 | 0.407 |   4.693 |   19.711 | 
     | REGISTER/U353                          | A0 v -> Y v | AO22X1M    | 0.113 | 0.341 |   5.034 |   20.051 | 
     | REGISTER/\RdData_reg[3]                | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.034 |   20.051 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.018 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.995 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.969 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.816 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.681 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.531 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.444 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.367 | 
     | REGISTER/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.364 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER/\RdData_reg[6] /CK 
Endpoint:   REGISTER/\RdData_reg[6] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  5.031
= Slack Time                   15.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.020 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.043 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.069 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.222 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.357 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.506 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.594 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.675 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.490 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.755 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.129 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.333 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.574 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.007 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.222 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   3.733 |   18.753 | 
     | REGISTER/U339                          | S0 ^ -> Y v | MX4X1M     | 0.194 | 0.547 |   4.281 |   19.301 | 
     | REGISTER/U366                          | D v -> Y v  | MX4X1M     | 0.153 | 0.412 |   4.692 |   19.712 | 
     | REGISTER/U365                          | A0 v -> Y v | AO22X1M    | 0.109 | 0.338 |   5.031 |   20.051 | 
     | REGISTER/\RdData_reg[6]                | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.031 |   20.051 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.020 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.997 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.971 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.818 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.683 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.534 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.446 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.370 | 
     | REGISTER/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.084 | 0.001 |   0.652 |  -14.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER/\RdData_reg[4] /CK 
Endpoint:   REGISTER/\RdData_reg[4] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  5.021
= Slack Time                   15.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.031 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.054 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.081 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.233 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.369 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.518 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.605 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.687 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.502 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.766 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.140 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.345 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.586 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.018 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.234 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   3.733 |   18.764 | 
     | REGISTER/U337                          | S0 ^ -> Y v | MX4X1M     | 0.194 | 0.540 |   4.273 |   19.304 | 
     | REGISTER/U358                          | D v -> Y v  | MX4X1M     | 0.153 | 0.412 |   4.684 |   19.716 | 
     | REGISTER/U357                          | A0 v -> Y v | AO22X1M    | 0.107 | 0.337 |   5.021 |   20.052 | 
     | REGISTER/\RdData_reg[4]                | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.021 |   20.052 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.031 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.009 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.982 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.830 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.694 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.545 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.457 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.381 | 
     | REGISTER/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.378 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER/\RdData_reg[5] /CK 
Endpoint:   REGISTER/\RdData_reg[5] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  5.014
= Slack Time                   15.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.037 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.060 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.086 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.239 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.374 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.524 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.611 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.692 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.508 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.772 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.146 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.350 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.591 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.024 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.240 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   3.733 |   18.770 | 
     | REGISTER/U338                          | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.544 |   4.277 |   19.314 | 
     | REGISTER/U362                          | D v -> Y v  | MX4X1M     | 0.141 | 0.397 |   4.675 |   19.712 | 
     | REGISTER/U361                          | A0 v -> Y v | AO22X1M    | 0.112 | 0.339 |   5.014 |   20.051 | 
     | REGISTER/\RdData_reg[5]                | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.014 |   20.051 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.037 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.014 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.988 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.836 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.700 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.551 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.463 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.387 | 
     | REGISTER/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.384 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER/\RdData_reg[2] /CK 
Endpoint:   REGISTER/\RdData_reg[2] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  5.011
= Slack Time                   15.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.042 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.065 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.091 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.243 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.379 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.528 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.616 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.697 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.512 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.777 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.151 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.355 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.596 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.029 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.244 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   3.733 |   18.775 | 
     | REGISTER/U335                          | S0 ^ -> Y v | MX4X1M     | 0.198 | 0.543 |   4.276 |   19.317 | 
     | REGISTER/U350                          | D v -> Y v  | MX4X1M     | 0.141 | 0.399 |   4.675 |   19.717 | 
     | REGISTER/U349                          | A0 v -> Y v | AO22X1M    | 0.109 | 0.336 |   5.011 |   20.052 | 
     | REGISTER/\RdData_reg[2]                | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.011 |   20.052 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.042 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.019 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.993 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.840 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.705 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.555 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.468 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.391 | 
     | REGISTER/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\RdData_reg[7] /CK 
Endpoint:   REGISTER/\RdData_reg[7] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  5.004
= Slack Time                   15.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.047 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.069 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.096 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.248 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.384 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.533 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.621 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.702 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.517 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.781 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.156 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.360 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.601 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.034 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.249 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   3.733 |   18.780 | 
     | REGISTER/U340                          | S0 ^ -> Y v | MX4X1M     | 0.185 | 0.537 |   4.270 |   19.317 | 
     | REGISTER/U370                          | D v -> Y v  | MX4X1M     | 0.145 | 0.399 |   4.669 |   19.716 | 
     | REGISTER/U369                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   5.004 |   20.051 | 
     | REGISTER/\RdData_reg[7]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.004 |   20.051 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.046 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.024 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.997 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.845 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.709 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.560 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.472 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.396 | 
     | REGISTER/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.084 | 0.001 |   0.652 |  -14.395 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER/\RdData_reg[0] /CK 
Endpoint:   REGISTER/\RdData_reg[0] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  5.005
= Slack Time                   15.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.047 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.070 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.097 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.249 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.385 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.534 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.621 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.703 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.518 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.782 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.156 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.361 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.602 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.034 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.250 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   3.733 |   18.781 | 
     | REGISTER/U334                          | S0 ^ -> Y v | MX4X1M     | 0.194 | 0.545 |   4.279 |   19.326 | 
     | REGISTER/U342                          | D v -> Y v  | MX4X1M     | 0.137 | 0.393 |   4.672 |   19.719 | 
     | REGISTER/U341                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.333 |   5.005 |   20.052 | 
     | REGISTER/\RdData_reg[0]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.005 |   20.052 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.047 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.025 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -14.998 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.846 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.710 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.561 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.473 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.397 | 
     | REGISTER/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.394 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER/\RdData_reg[1] /CK 
Endpoint:   REGISTER/\RdData_reg[1] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  4.999
= Slack Time                   15.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.053 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.076 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.103 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.255 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.391 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.540 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.088 |   0.574 |   15.627 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.083 | 0.081 |   0.655 |   15.709 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.524 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.273 | 0.265 |   1.735 |   16.788 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.163 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.204 |   2.313 |   17.367 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.114 | 0.241 |   2.554 |   17.608 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.638 | 0.433 |   2.987 |   18.041 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.216 | 0.215 |   3.202 |   18.256 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   3.733 |   18.787 | 
     | REGISTER/U348                          | S0 ^ -> Y v | MX4X1M     | 0.200 | 0.549 |   4.282 |   19.335 | 
     | REGISTER/U346                          | D v -> Y v  | MX4X1M     | 0.128 | 0.385 |   4.667 |   19.720 | 
     | REGISTER/U345                          | A0 v -> Y v | AO22X1M    | 0.109 | 0.332 |   4.999 |   20.052 | 
     | REGISTER/\RdData_reg[1]                | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.999 |   20.052 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.053 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.031 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.004 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -14.852 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -14.716 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.567 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.479 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.403 | 
     | REGISTER/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.400 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.656
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.020
- Arrival Time                  4.554
= Slack Time                   15.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.467 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.489 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.516 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.668 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.804 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.953 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.041 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.122 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.937 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.201 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.576 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.864 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.174 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.506 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.735 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.027 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.364 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.684 | 
     | REGISTER/U322                          | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.336 |   4.554 |   20.020 | 
     | REGISTER/\Reg_File_reg[2][0]           | D v          | SDFFSQX2M  | 0.161 | 0.000 |   4.554 |   20.020 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.467 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.444 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.417 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.265 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.129 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.980 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.893 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.817 | 
     | REGISTER/\Reg_File_reg[2][0] | CK ^       | SDFFSQX2M  | 0.084 | 0.006 |   0.656 |  -14.810 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.656
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.039
- Arrival Time                  4.567
= Slack Time                   15.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.472 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.495 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.521 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.674 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.809 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.959 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.046 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.128 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.943 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.207 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.581 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.870 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.180 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.512 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.741 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.033 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.370 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.690 | 
     | REGISTER/U247                          | A1N v -> Y v | OAI2BB2X1M | 0.180 | 0.350 |   4.567 |   20.039 | 
     | REGISTER/\Reg_File_reg[2][3]           | D v          | SDFFRQX2M  | 0.180 | 0.000 |   4.567 |   20.039 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.472 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.450 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.423 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.271 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.135 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.986 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.898 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.819 | 
     | REGISTER/\Reg_File_reg[2][3] | CK ^       | SDFFRQX2M  | 0.082 | 0.003 |   0.656 |  -14.817 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][7] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.655
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.022
- Arrival Time                  4.549
= Slack Time                   15.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.473 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.496 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.522 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.675 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.810 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.960 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.047 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.128 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.944 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.208 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.582 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.871 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.181 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.513 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.742 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.034 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.371 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.691 | 
     | REGISTER/U323                          | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.331 |   4.549 |   20.022 | 
     | REGISTER/\Reg_File_reg[2][7]           | D v          | SDFFSQX2M  | 0.146 | 0.000 |   4.549 |   20.022 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.473 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.451 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.424 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.272 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.136 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -14.987 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.899 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.820 | 
     | REGISTER/\Reg_File_reg[2][7] | CK ^       | SDFFSQX2M  | 0.082 | 0.002 |   0.655 |  -14.818 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.658
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.046
- Arrival Time                  4.551
= Slack Time                   15.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.495 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.518 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.544 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.697 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.832 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.982 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.069 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.150 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.966 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.230 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.604 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.893 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.202 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.764 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.056 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.382 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.712 | 
     | REGISTER/U277                          | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.334 |   4.551 |   20.046 | 
     | REGISTER/\Reg_File_reg[10][3]          | D v          | SDFFRQX2M  | 0.159 | 0.000 |   4.551 |   20.046 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.495 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.472 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.446 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.294 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.158 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.009 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.921 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.845 | 
     | REGISTER/\Reg_File_reg[10][3] | CK ^       | SDFFRQX2M  | 0.084 | 0.007 |   0.658 |  -14.837 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.661
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.549
= Slack Time                   15.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.501 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.524 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.550 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.703 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.838 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.988 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.075 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.156 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.972 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.236 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.610 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.899 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.209 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.541 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.770 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.062 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.399 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.718 | 
     | REGISTER/U248                          | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.332 |   4.549 |   20.050 | 
     | REGISTER/\Reg_File_reg[2][4]           | D v          | SDFFRQX2M  | 0.155 | 0.000 |   4.549 |   20.050 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.501 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.478 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.452 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.300 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.164 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.015 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.088 |   0.574 |  -14.927 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.081 |   0.655 |  -14.846 | 
     | REGISTER/\Reg_File_reg[2][4] | CK ^       | SDFFRQX2M  | 0.083 | 0.006 |   0.661 |  -14.840 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.656
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.545
= Slack Time                   15.502
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.502 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.525 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.551 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.704 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.839 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.989 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.076 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.157 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.973 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.237 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.611 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.900 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.210 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.542 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.771 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.063 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.389 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.382 | 0.329 |   4.216 |   19.718 | 
     | REGISTER/U313                          | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.330 |   4.545 |   20.047 | 
     | REGISTER/\Reg_File_reg[14][7]          | D v          | SDFFRQX2M  | 0.145 | 0.000 |   4.545 |   20.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.502 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.479 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.453 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.301 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.165 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.016 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.928 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.849 | 
     | REGISTER/\Reg_File_reg[14][7] | CK ^       | SDFFRQX2M  | 0.082 | 0.003 |   0.656 |  -14.846 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.053
- Arrival Time                  4.547
= Slack Time                   15.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.506 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.528 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.555 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.707 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.843 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.992 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.080 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.161 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.976 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.241 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.615 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.903 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.213 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.545 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.774 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.066 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.393 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.723 | 
     | REGISTER/U281                          | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.330 |   4.547 |   20.053 | 
     | REGISTER/\Reg_File_reg[10][7]          | D v          | SDFFRQX2M  | 0.148 | 0.000 |   4.547 |   20.053 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.506 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.483 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.457 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.304 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.169 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.019 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.932 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.856 | 
     | REGISTER/\Reg_File_reg[10][7] | CK ^       | SDFFRQX2M  | 0.085 | 0.012 |   0.662 |  -14.844 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.544
= Slack Time                   15.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.506 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.529 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.556 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.708 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.844 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.993 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.080 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.162 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.977 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.241 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.616 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.904 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.214 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.546 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.775 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.067 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.393 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.723 | 
     | REGISTER/U274                          | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.327 |   4.544 |   20.051 | 
     | REGISTER/\Reg_File_reg[10][0]          | D v          | SDFFRQX2M  | 0.148 | 0.000 |   4.544 |   20.051 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.506 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.484 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.457 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.305 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.169 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.020 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.932 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.856 | 
     | REGISTER/\Reg_File_reg[10][0] | CK ^       | SDFFRQX2M  | 0.084 | 0.010 |   0.660 |  -14.847 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.544
= Slack Time                   15.507
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.507 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.530 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.556 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.709 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.844 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.994 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.081 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.162 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.978 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.242 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.616 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.905 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.214 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.547 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.776 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.068 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.394 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.382 | 0.329 |   4.215 |   19.723 | 
     | REGISTER/U311                          | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.329 |   4.544 |   20.051 | 
     | REGISTER/\Reg_File_reg[14][5]          | D v          | SDFFRQX2M  | 0.151 | 0.000 |   4.544 |   20.051 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.507 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.484 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.458 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.306 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.170 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.021 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.933 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.854 | 
     | REGISTER/\Reg_File_reg[14][5] | CK ^       | SDFFRQX2M  | 0.082 | 0.009 |   0.662 |  -14.845 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][1] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.543
= Slack Time                   15.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.508 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.531 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.557 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.709 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.845 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.994 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.082 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.163 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.978 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.243 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.617 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.905 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.215 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.547 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.776 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.068 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.405 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.725 | 
     | REGISTER/U245                          | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.326 |   4.543 |   20.050 | 
     | REGISTER/\Reg_File_reg[2][1]           | D v          | SDFFRQX2M  | 0.147 | 0.000 |   4.543 |   20.050 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.508 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.485 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.458 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.306 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.170 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.021 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.088 |   0.574 |  -14.934 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.081 |   0.655 |  -14.852 | 
     | REGISTER/\Reg_File_reg[2][1] | CK ^       | SDFFRQX2M  | 0.083 | 0.004 |   0.660 |  -14.848 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.655
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.044
- Arrival Time                  4.536
= Slack Time                   15.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.508 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.531 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.557 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.710 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.845 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.994 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.082 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.163 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.978 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.243 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.617 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.906 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.215 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.548 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.776 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.069 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.405 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.370 | 0.313 |   4.210 |   19.718 | 
     | REGISTER/U235                          | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.326 |   4.536 |   20.044 | 
     | REGISTER/\Reg_File_reg[6][6]           | D v          | SDFFRQX2M  | 0.156 | 0.000 |   4.536 |   20.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.508 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.485 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.459 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.306 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.171 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.022 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.934 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.855 | 
     | REGISTER/\Reg_File_reg[6][6] | CK ^       | SDFFRQX2M  | 0.082 | 0.002 |   0.655 |  -14.853 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.043
- Arrival Time                  4.535
= Slack Time                   15.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.508 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.531 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.557 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.710 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.845 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.995 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.082 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.163 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.979 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.243 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.617 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.906 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.215 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.548 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.777 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.069 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.406 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.370 | 0.313 |   4.210 |   19.718 | 
     | REGISTER/U229                          | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.325 |   4.535 |   20.043 | 
     | REGISTER/\Reg_File_reg[6][0]           | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.535 |   20.043 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.508 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.485 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.459 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.307 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.171 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.022 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.934 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.858 | 
     | REGISTER/\Reg_File_reg[6][0] | CK ^       | SDFFRQX2M  | 0.084 | 0.003 |   0.653 |  -14.855 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER/\Reg_File_reg[0][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[0][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.656
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.043
- Arrival Time                  4.534
= Slack Time                   15.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.508 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.531 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.558 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.710 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.846 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.995 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.082 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.164 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.979 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.243 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.617 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.906 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.216 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.548 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.777 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.069 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.406 | 
     | REGISTER/U170                          | B ^ -> Y v   | NAND2X2M   | 0.373 | 0.313 |   4.210 |   19.719 | 
     | REGISTER/U200                          | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.324 |   4.534 |   20.043 | 
     | REGISTER/\Reg_File_reg[0][3]           | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.534 |   20.043 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.508 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.459 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.307 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.171 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.022 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.934 | 
     | CLK_M__L4_I3                 | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.858 | 
     | REGISTER/\Reg_File_reg[0][3] | CK ^       | SDFFRQX2M  | 0.084 | 0.005 |   0.656 |  -14.853 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER/\Reg_File_reg[0][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[0][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.044
- Arrival Time                  4.535
= Slack Time                   15.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.509 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.532 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.558 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.710 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.846 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.995 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.083 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.164 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.979 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.244 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.618 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.906 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.216 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.548 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.777 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.069 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.406 | 
     | REGISTER/U170                          | B ^ -> Y v   | NAND2X2M   | 0.373 | 0.313 |   4.210 |   19.719 | 
     | REGISTER/U199                          | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.325 |   4.535 |   20.044 | 
     | REGISTER/\Reg_File_reg[0][2]           | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.535 |   20.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.509 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.460 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.307 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.172 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.022 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.935 | 
     | CLK_M__L4_I3                 | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.858 | 
     | REGISTER/\Reg_File_reg[0][2] | CK ^       | SDFFRQX2M  | 0.084 | 0.006 |   0.656 |  -14.852 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.661
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  4.540
= Slack Time                   15.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.509 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.532 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.558 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.710 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.846 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.995 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.083 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.164 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.979 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.244 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.618 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.906 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.216 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.548 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.777 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.069 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.897 |   19.406 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.370 | 0.313 |   4.210 |   19.719 | 
     | REGISTER/U233                          | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.330 |   4.540 |   20.049 | 
     | REGISTER/\Reg_File_reg[6][4]           | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.540 |   20.049 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.509 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.460 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.307 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.172 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.022 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.088 |   0.574 |  -14.935 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.081 |   0.655 |  -14.854 | 
     | REGISTER/\Reg_File_reg[6][4] | CK ^       | SDFFRQX2M  | 0.083 | 0.006 |   0.661 |  -14.848 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.655
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.538
= Slack Time                   15.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.509 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.532 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.558 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.711 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.846 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.996 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.083 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.164 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.980 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.244 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.618 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.907 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.216 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.549 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.778 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.070 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.407 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.320 |   4.217 |   19.726 | 
     | REGISTER/U250                          | A1N v -> Y v | OAI2BB2X1M | 0.141 | 0.321 |   4.538 |   20.047 | 
     | REGISTER/\Reg_File_reg[2][6]           | D v          | SDFFRQX2M  | 0.141 | 0.000 |   4.538 |   20.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.509 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.460 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.308 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.172 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.023 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.935 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.856 | 
     | REGISTER/\Reg_File_reg[2][6] | CK ^       | SDFFRQX2M  | 0.082 | 0.002 |   0.655 |  -14.854 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.664
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  4.545
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.510 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.532 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.559 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.711 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.847 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.996 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.084 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.165 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.980 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.244 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.619 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.907 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.217 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.549 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.778 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.070 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.397 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.726 | 
     | REGISTER/U278                          | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.328 |   4.545 |   20.054 | 
     | REGISTER/\Reg_File_reg[10][4]          | D v          | SDFFRQX2M  | 0.153 | 0.000 |   4.545 |   20.054 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.510 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.487 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.460 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.308 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.172 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.023 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.936 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.860 | 
     | REGISTER/\Reg_File_reg[10][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.015 |   0.664 |  -14.845 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER/\Reg_File_reg[0][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[0][5] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.651
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.039
- Arrival Time                  4.529
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.510 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.533 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.559 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.712 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.847 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.996 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.084 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.165 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.980 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.245 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.619 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.908 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.217 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.550 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.778 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.071 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.898 |   19.408 | 
     | REGISTER/U170                          | B ^ -> Y v   | NAND2X2M   | 0.373 | 0.313 |   4.210 |   19.720 | 
     | REGISTER/U202                          | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.319 |   4.529 |   20.039 | 
     | REGISTER/\Reg_File_reg[0][5]           | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.529 |   20.039 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.510 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.487 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.461 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.308 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.173 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.024 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.936 | 
     | CLK_M__L4_I3                 | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.860 | 
     | REGISTER/\Reg_File_reg[0][5] | CK ^       | SDFFRQX2M  | 0.084 | 0.001 |   0.651 |  -14.859 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.665
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  4.544
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.510 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.533 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.559 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.712 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.847 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.997 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.084 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.165 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.981 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.245 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.619 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.908 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.217 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.550 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.779 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.071 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.397 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.727 | 
     | REGISTER/U280                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.327 |   4.544 |   20.054 | 
     | REGISTER/\Reg_File_reg[10][6]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.544 |   20.054 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.510 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.487 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.461 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.309 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.173 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.024 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.936 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.860 | 
     | REGISTER/\Reg_File_reg[10][6] | CK ^       | SDFFRQX2M  | 0.086 | 0.015 |   0.665 |  -14.845 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][1] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.540
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.510 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.533 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.560 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.712 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.848 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.997 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.084 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.166 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.981 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.245 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.619 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.908 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.218 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.550 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.779 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.071 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.397 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.727 | 
     | REGISTER/U275                          | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.323 |   4.540 |   20.050 | 
     | REGISTER/\Reg_File_reg[10][1]          | D v          | SDFFRQX2M  | 0.143 | 0.000 |   4.540 |   20.050 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.510 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.488 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.461 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.309 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.173 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.024 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.936 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.860 | 
     | REGISTER/\Reg_File_reg[10][1] | CK ^       | SDFFRQX2M  | 0.084 | 0.008 |   0.658 |  -14.852 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.664
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.540
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.510 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.533 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.560 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.712 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.848 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.997 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.084 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.166 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.981 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.245 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.620 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.908 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.218 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.550 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.779 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.071 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.397 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.369 | 0.318 |   4.205 |   19.715 | 
     | REGISTER/U293                          | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.335 |   4.540 |   20.051 | 
     | REGISTER/\Reg_File_reg[12][3]          | D v          | SDFFRQX2M  | 0.167 | 0.000 |   4.540 |   20.051 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.510 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.488 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.461 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.309 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.173 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.024 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.936 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.861 | 
     | REGISTER/\Reg_File_reg[12][3] | CK ^       | SDFFRQX2M  | 0.086 | 0.014 |   0.664 |  -14.847 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.538
= Slack Time                   15.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.513 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.536 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.562 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.714 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.850 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.999 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.087 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.168 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.983 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.248 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.622 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.910 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.220 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.552 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.781 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.073 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.400 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.382 | 0.329 |   4.215 |   19.728 | 
     | REGISTER/U312                          | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.322 |   4.538 |   20.050 | 
     | REGISTER/\Reg_File_reg[14][6]          | D v          | SDFFRQX2M  | 0.144 | 0.000 |   4.538 |   20.050 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.513 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.490 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.464 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.311 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.176 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.026 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.939 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.860 | 
     | REGISTER/\Reg_File_reg[14][6] | CK ^       | SDFFRQX2M  | 0.082 | 0.006 |   0.659 |  -14.853 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][2] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.537
= Slack Time                   15.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.513 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.536 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.562 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.715 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.850 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   15.999 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.087 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.168 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.983 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.248 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.622 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.911 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.220 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.553 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.269 |   18.781 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.074 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.400 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.386 | 0.330 |   4.217 |   19.730 | 
     | REGISTER/U276                          | A1N v -> Y v | OAI2BB2X1M | 0.138 | 0.320 |   4.537 |   20.050 | 
     | REGISTER/\Reg_File_reg[10][2]          | D v          | SDFFRQX2M  | 0.138 | 0.000 |   4.537 |   20.050 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.513 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.490 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.464 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.311 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.176 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.027 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.939 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.084 | 0.076 |   0.650 |  -14.863 | 
     | REGISTER/\Reg_File_reg[10][2] | CK ^       | SDFFRQX2M  | 0.084 | 0.007 |   0.657 |  -14.856 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.656
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.532
= Slack Time                   15.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.515 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.538 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.564 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.716 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.852 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   16.001 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.089 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.170 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.985 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.250 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.624 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.912 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.222 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.554 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.783 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.075 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.401 | 0.337 |   3.897 |   19.412 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.370 | 0.313 |   4.210 |   19.725 | 
     | REGISTER/U231                          | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.322 |   4.532 |   20.047 | 
     | REGISTER/\Reg_File_reg[6][2]           | D v          | SDFFRQX2M  | 0.147 | 0.000 |   4.532 |   20.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.515 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.492 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.466 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.313 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.178 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.028 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.941 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.076 |   0.650 |  -14.865 | 
     | REGISTER/\Reg_File_reg[6][2] | CK ^       | SDFFRQX2M  | 0.084 | 0.006 |   0.656 |  -14.859 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.053
- Arrival Time                  4.538
= Slack Time                   15.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.515 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.538 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.564 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.717 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.852 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   16.001 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.089 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.170 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.985 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.250 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.624 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.913 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.222 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.555 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.784 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.076 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.402 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.382 | 0.329 |   4.215 |   19.731 | 
     | REGISTER/U310                          | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.323 |   4.538 |   20.053 | 
     | REGISTER/\Reg_File_reg[14][4]          | D v          | SDFFRQX2M  | 0.143 | 0.000 |   4.538 |   20.053 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.515 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.492 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.466 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.314 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.178 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.029 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.941 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.862 | 
     | REGISTER/\Reg_File_reg[14][4] | CK ^       | SDFFRQX2M  | 0.082 | 0.009 |   0.662 |  -14.853 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][2] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.664
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.540
= Slack Time                   15.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.515 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.538 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.026 |   0.049 |   15.565 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.152 |   0.202 |   15.717 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.087 | 0.136 |   0.337 |   15.853 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.094 | 0.149 |   0.486 |   16.002 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.088 |   0.574 |   16.090 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.083 | 0.081 |   0.655 |   16.171 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.827 | 0.815 |   1.470 |   16.986 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.273 | 0.265 |   1.735 |   17.250 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.521 | 0.374 |   2.109 |   17.625 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.289 |   2.398 |   17.913 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.136 | 0.310 |   2.707 |   18.223 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.320 | 0.332 |   3.040 |   18.555 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.229 |   3.268 |   18.784 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.398 | 0.292 |   3.561 |   19.076 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.392 | 0.326 |   3.887 |   19.402 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.382 | 0.329 |   4.215 |   19.731 | 
     | REGISTER/U308                          | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.325 |   4.540 |   20.056 | 
     | REGISTER/\Reg_File_reg[14][2]          | D v          | SDFFRQX2M  | 0.144 | 0.000 |   4.540 |   20.056 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.516 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.493 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.049 |  -15.466 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.152 |   0.202 |  -15.314 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.087 | 0.136 |   0.337 |  -15.178 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.094 | 0.149 |   0.486 |  -15.029 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.090 | 0.088 |   0.574 |  -14.942 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.082 | 0.079 |   0.653 |  -14.862 | 
     | REGISTER/\Reg_File_reg[14][2] | CK ^       | SDFFRQX2M  | 0.082 | 0.011 |   0.664 |  -14.851 | 
     +----------------------------------------------------------------------------------------------+ 

