{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#this generator uses Generator_fixedValueMultiplier & Generator_Dotproduct_SI_HR_AXIStream & CordicCoreVerilogmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "slideshow": {
     "slide_type": "notes"
    }
   },
   "outputs": [],
   "source": [
    "import math\n",
    "import os\n",
    "import sys\n",
    "import shutil\n",
    "import import_ipynb\n",
    "from FixedPoint import FXfamily, FXnum\n",
    "from Generator_DotProduct_N_SI_HR_v4_6_AXI_Stream_function import DotProduct_SI_AXI_Stream \n",
    "from Generator_DotProduct_noHR_AXIStream import DotProuct_noHR_AXIStream\n",
    "from Generator_FixedValueMultiplier import Fixed_Value_Multiplier"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "N=input('enter N, number of dotproduct elements (empty for 2): ')\n",
    "if not N:\n",
    "    N=2\n",
    "else:\n",
    "    N= int(N) \n",
    "IN_WIDTH=input('enter width of each elements in bits (empty for 10): ')\n",
    "if not IN_WIDTH:\n",
    "     IN_WIDTH = 10\n",
    "else:\n",
    "    IN_WIDTH = int(IN_WIDTH)\n",
    "#hardware reuse value will reduce for sub determinants(dotproducts).\n",
    "HRR=input('enter hardware reuse rate(2>= , empty or 1 for no HardwareReuse):')\n",
    "HRFlag=False\n",
    "if not HRR:\n",
    "    HRFlag=False\n",
    "else:   \n",
    "    HRR = int(HRR)\n",
    "    if HRR==1:\n",
    "        HRFlag=False\n",
    "    if (HRR<2 and HRR>1):\n",
    "        HRR = 2\n",
    "        HRFlag=True\n",
    "    if HRR>=2:\n",
    "        HRFlag=True \n",
    "        if(HRR>=N):\n",
    "            HRR=N\n",
    "if(HRFlag==True):#for Hardware Reuse activated conditions\n",
    "    NMult = math.ceil(N/HRR)\n",
    "    while math.ceil(N/NMult) != HRR:\n",
    "        HRR -= 1\n",
    "    print(\"HRR calculated value: {}\".format(HRR))\n",
    "    #MAMCS>=1\n",
    "    MAMCS=input('enter MAMCS for dotproduct:(empty for {})'.format(NMult))  \n",
    "    if not MAMCS:\n",
    "        MAMCS = NMult\n",
    "    else:\n",
    "        MAMCS = int(MAMCS)\n",
    "        if MAMCS>NMult:\n",
    "            MAMCS = NMult\n",
    "        elif MAMCS<1:\n",
    "            MAMCS = 1\n",
    "    Enable_Input_Latch =input(\"enter ENABLE_INPUT_LATCH(empty or zero for disable):\")\n",
    "    NumOfComponents = math.ceil(NMult/MAMCS)\n",
    "    #AdderSize>=2\n",
    "    if MAMCS<NMult:\n",
    "        AdderSize = input('Enter maximum size allowed for base adders (empty for 2): ')\n",
    "    if MAMCS==NMult:\n",
    "        AdderSize = 0\n",
    "    else:\n",
    "        if not AdderSize:\n",
    "            AdderSize = 2\n",
    "        else:\n",
    "            AdderSize = int(AdderSize)\n",
    "            if AdderSize<2:\n",
    "                AdderSize = 2\n",
    "            if AdderSize>NumOfComponents:\n",
    "                AdderSize = NumOfComponents\n",
    "    if not Enable_Input_Latch:\n",
    "        Enable_Input_Latch=0\n",
    "    else:\n",
    "        Enable_Input_Latch = int(Enable_Input_Latch)\n",
    "    parameters={ \n",
    "        \"N\":N,\n",
    "        \"HRR\":HRR,\n",
    "        \"MAMCS\":MAMCS,\n",
    "        \"ADDER_SIZE\":AdderSize,\n",
    "        \"IN_WIDTH\":IN_WIDTH,\n",
    "        \"ENABLE_INPUT_LATCH\":Enable_Input_Latch,\n",
    "        \"Adder_Size\":AdderSize\n",
    "    }\n",
    "else: #for HardwareReuse diactivated conditions.\n",
    "    #MAMCS>=2\n",
    "    MAMCS = input('Enter Multiply-Add Max Component Size (>=2, <= {}, empty for 2): '.format(N-1)) \n",
    "    #AdderSize>=2\n",
    "    AdderSize = input('Enter maximum size allowed for base adders (empty for 2): ')\n",
    "    #INPUT_REG_DEPTH>=0\n",
    "    if (not MAMCS):\n",
    "        MAMCS = N-1\n",
    "    else:\n",
    "        MAMCS = int(MAMCS)\n",
    "    if MAMCS>=(N-1):\n",
    "        MAMCS = N-1\n",
    "        NumOfMaxSizeComponents=1\n",
    "        NonMaxSizeComponentSize=1;\n",
    "    else:\n",
    "        if(MAMCS<2): \n",
    "            MAMCS=2\n",
    "        NumOfMaxSizeComponents = math.floor(N/MAMCS)\n",
    "        if (N/MAMCS) == NumOfMaxSizeComponents:\n",
    "            NonMaxSizeComponentSize=0\n",
    "        else:\n",
    "            NonMaxSizeComponentSize = N - MAMCS*NumOfMaxSizeComponents\n",
    "    NumOfComponents = NumOfMaxSizeComponents + (NonMaxSizeComponentSize!=0)\n",
    "\n",
    "    if not AdderSize: \n",
    "        AdderSize=2\n",
    "    else:\n",
    "        AdderSize = int(AdderSize)\n",
    "        if AdderSize<2:\n",
    "            AdderSize=2\n",
    "        if AdderSize>NumOfComponents:\n",
    "            AdderSize=NumOfComponents\n",
    "    parameters={ \n",
    "        \"N\":N,\n",
    "        \"MAMCS\":MAMCS,\n",
    "        \"ADDER_SIZE\":AdderSize,\n",
    "        \"IN_WIDTH\":IN_WIDTH,\n",
    "    }\n",
    "INPUT_REG_DEPTH = input('Enter INPUT_REG_DEPTH Default Value (empty for 1): ')\n",
    "#MULT_PIPE_DEPTH>=0\n",
    "MULT_PIPE_DEPTH = input('Enter MULT_PIPE_DEPTH Default Value (empty for 1): ')\n",
    "if not INPUT_REG_DEPTH:\n",
    "    INPUT_REG_DEPTH=1\n",
    "else:\n",
    "    INPUT_REG_DEPTH = int(INPUT_REG_DEPTH)\n",
    "    if(INPUT_REG_DEPTH<0):\n",
    "        INPUT_REG_DEPTH=0\n",
    "\n",
    "if not MULT_PIPE_DEPTH:\n",
    "    MULT_PIPE_DEPTH=1\n",
    "else:\n",
    "    MULT_PIPE_DEPTH = int(MULT_PIPE_DEPTH)\n",
    "    if(MULT_PIPE_DEPTH<0):\n",
    "        MULT_PIPE_DEPTH=0\n",
    "parameters[\"INPUT_REG_DEPTH\"]=INPUT_REG_DEPTH\n",
    "parameters[\"MULT_PIPE_DEPTH\"]=MULT_PIPE_DEPTH\n",
    "compensationFlag=input(\"cordic result compensation(1 or empty for true and zero for false)?\")\n",
    "if not compensationFlag:\n",
    "    compensationFlag=True\n",
    "else:\n",
    "    compensationFlag=int(compensationFlag)\n",
    "    if compensationFlag>=1:\n",
    "        compensationFlag=True\n",
    "    else:\n",
    "        compensationFlag=False\n",
    "integerPartLenght=input(\"enter integer part lenght of signed Qm.n fixed point standard:(empty for {})\".format(math.ceil(IN_WIDTH/2)))\n",
    "if not integerPartLenght:\n",
    "    integerPartLenght=3\n",
    "else:\n",
    "    integerPartLenght=int(integerPartLenght)\n",
    "    if(integerPartLenght<0):\n",
    "        integerPartLenght=0\n",
    "    if(integerPartLenght>IN_WIDTH): \n",
    "        integerPartLenght=IN_WIDTH\n",
    "fractionalPartLen=input(\"enter fractional part lenght of signed Qm.n fixed point standard:(empty for {})\".format(abs(IN_WIDTH-integerPartLenght)))\n",
    "if not fractionalPartLen:\n",
    "    fractionalPartLen=abs(IN_WIDTH-integerPartLenght)\n",
    "else:\n",
    "    fractionalPartLen=int(fractionalPartLen)\n",
    "    if (fractionalPartLen<0):\n",
    "        fractionalPartLen=0\n",
    "    if(fractionalPartLen>IN_WIDTH):\n",
    "        fractionalPartLen=IN_WIDTH\n",
    "if(integerPartLenght+fractionalPartLen==IN_WIDTH):\n",
    "    print(\"integer Part Lenght is:{} and fractional part lenght is:{}\".format(integerPartLenght,fractionalPartLen))\n",
    "else:\n",
    "    print(\"integer and fractional part lenght does not match with input width. re run the code.\")\n",
    "#in the following configuaraion of cordic we can not extend the output width in each iteration and next core INwidth is as previous core.\n",
    "#port width calculation:\n",
    "#******************dotproduct port lenght calculation.\n",
    "lgN=math.ceil(math.log2(N))\n",
    "IN_DATA_LENGHT_DP=2*N*IN_WIDTH \n",
    "OUT_WIDTH_DP=2*IN_WIDTH+lgN\n",
    "OUT_DATA_LENGHT_DP=OUT_WIDTH_DP\n",
    "#******************the FVM1 is for subtraction of min value of previous range scaling it to ROC and then addition of ROC min value.\n",
    "IN_WIDTH_FVM1=OUT_DATA_LENGHT_DP\n",
    "IN_DATA_LENGHT_FVM1=IN_WIDTH_FVM1\n",
    "FVM1_INTEGER_PART_LENGHT=2*integerPartLenght+lgN \n",
    "FVM1_FRACTIONAL_PART_LENGHT=2*fractionalPartLen\n",
    "FVM1_WORDLENGHT=FVM1_FRACTIONAL_PART_LENGHT+FVM1_INTEGER_PART_LENGHT\n",
    "#for simplification in scaling we will narrow the [0.5,2) into [0.75,1.75) which has lenght of 1=2^0 so that the scaling will be a simple shift and bit extend.\n",
    "#now, the original binary point will convert to Desiered place for ROC just with shift. \n",
    "differenceToROC=(FVM1_WORDLENGHT-2)-FVM1_FRACTIONAL_PART_LENGHT#difference of binary point from REGION OF CONVERGENCE(which is two bit for integer and the rest for fractions)\n",
    "OUT_WIDTH_FVM1=FVM1_WORDLENGHT+abs(differenceToROC)#+2# last two more bit is for bias addition, one in input and one in output.\n",
    "OUT_DATA_LENGHT_FVM1=OUT_WIDTH_FVM1\n",
    "#****************** cordic core\n",
    "numIteration = OUT_WIDTH_FVM1   #for n bit resolution in output we need to do n iterations of cordic on input\n",
    "MAX_ITERATION_WIDTH=math.ceil(math.log2(numIteration))\n",
    "IN_WIDTH_Cordic=OUT_DATA_LENGHT_FVM1   #  one more bit is not needed for addition and subtraction of 0.25 for X and Y becuse of no overflow.\n",
    "OUT_WIDTH_Cordic=IN_WIDTH_Cordic\n",
    "addSubCordicBiasposition=OUT_DATA_LENGHT_FVM1-4  #position of 0.25 for X=data+0.25 and Y=data-0.25 in the new binary point placement(-4 bring to 4th bit form MSB which is 0.25 bit.).\n",
    "IN_DATA_LENGHT_Cordic=2*IN_WIDTH_Cordic \n",
    "OUT_DATA_LENGHT_Cordic=IN_DATA_LENGHT_Cordic#iteration value for next core will be inserted throw a parameter in instanciatition of the core.\n",
    "#*****************the FVM2 is for cordic compensation and min value of 0.75 subtraction.\n",
    "IN_WIDTH_FVM2=OUT_WIDTH_Cordic\n",
    "OUT_WIDTH_FVM2=IN_WIDTH_FVM2\n",
    "OUT_DATA_LENGHT_FVM2=OUT_WIDTH_FVM2\n",
    "FVM2_INTEGER_PART_LENGHT=2#due to what?\n",
    "FVM2_FRACTIONAL_PART_LENGHT=IN_WIDTH_FVM2-FVM2_INTEGER_PART_LENGHT\n",
    "\n",
    "#*****************the FVM3 is for Unscaling to previous scail factor. and min value addition.\n",
    "IN_WIDTH_FVM3=OUT_WIDTH_FVM2\n",
    "OUT_WIDTH_FVM3=IN_WIDTH_FVM3 \n",
    "FVM3_INTEGER_PART_LENGHT=FVM2_INTEGER_PART_LENGHT\n",
    "FVM3_FRACTIONAL_PART_LENGHT=FVM2_FRACTIONAL_PART_LENGHT\n",
    "#if(differenceToROC>=0):\n",
    "\n",
    "    #scale to lower range\n",
    "#else:\n",
    "    #scale to higher range   \n",
    "#*******************Cordic gain calculation:\n",
    "cordicGain=1\n",
    "for i in range (numIteration):\n",
    "    cordicGain*=math.sqrt(1-pow(2,-2*(i+1)))\n",
    "    #print('cordic gain after {} iteration: {}'.format(i+1,cordicGain))\n",
    "print('\\n')\n",
    "compensationScale=1/cordicGain\n",
    "print('compensation scale after {} iteration: {}'.format(numIteration,compensationScale))\n",
    "#*******************FVMs scale and biases calculation.\n",
    "scaleFVM1=1#pow(2,-fractionalPartLen)/pow(2,-(FVM1_WORDLENGHT-2))\n",
    "print(\"scale fvm1:{}\".format(scaleFVM1))\n",
    "if(compensationFlag==True):\n",
    "    scaleFVM2=compensationScale\n",
    "else:\n",
    "    scaleFVM2=1\n",
    "print(\"scale fvm2:{}\".format(scaleFVM2))\n",
    "scaleFVM3=1#1/2*scaleFVM1\n",
    "print(\"scale fvm3:{}\".format(scaleFVM3))\n",
    "#update: no bias should be in data. if not the square root is not valid due to scailing formula.\n",
    "inbiasFVM1=0#pow(2,OUT_WIDTH_DP) #it should be subtracted from smallest number possible in the  previos range(which is negetive).\n",
    "outbiasFVM1=0#0.75#it should be added to smallest number possible in the desired range(0.75).\n",
    "inbiasFVM2=0#0 #no bias needed.\n",
    "outbiasFVM2=0#0 #no bias needed.\n",
    "inbiasFVM3=0#-0.75 #it should be subtracted from smallest number possible in the  previos range(which is 0.75).\n",
    "outbiasFVM3=0#-pow(2,OUT_WIDTH_DP) #it should be added to smallest number possible in the desired range(which is negetive).\n",
    "#*******************File directory operation\n",
    "Files_Location=\"secondNorm_GeneratedVerilogCodes/\"\n",
    "Print_To_File=1\n",
    "Is_Top=1\n",
    "modules={}\n",
    "\n",
    "ModuleName='vectorSecondNorm'\n",
    "ModuleName+='_N_{}'.format(N)\n",
    "ModuleName+='_{}bits'.format(IN_WIDTH)\n",
    "if(HRFlag):\n",
    "    ModuleName+='_HRdpx{}'.format(HRR)\n",
    "else:\n",
    "    ModuleName+='_noHR'\n",
    "if(compensationFlag):\n",
    "    ModuleName+='_Com'\n",
    "else:\n",
    "    ModuleName+='_NCom'\n",
    "\n",
    "ModuleName+='_Q{}_{}_AXIStream'.format(integerPartLenght,fractionalPartLen)\n",
    "if Is_Top:\n",
    "    Files_Location += ModuleName+\"/\"\n",
    "    if not os.path.exists(Files_Location):\n",
    "        os.makedirs(Files_Location)\n",
    "#CordicModuleSourceLocation=\"C:/Users/Delavar/OneDrive/thesis/abbasi/Scripts_/Scripts_/Generator/CordicCoreAXIStream.v\"\n",
    "#CordicModuleDestinationLocation=Files_Location\n",
    "#shutil.copyfile(CordicModuleLocation,Files_Location)\n",
    "CoridcModuleName=\"CORDICCore\"\n",
    "if Print_To_File<=0:\n",
    "    of = sys.stdout\n",
    "else:\n",
    "    of = open(Files_Location+ModuleName+\".v\", 'w+')\n",
    "fileObject=of\n",
    "#sub modules creation\n",
    "ModuleNameFVM1=Fixed_Value_Multiplier(inbiasFVM1,outbiasFVM1,scaleFVM1,FVM1_INTEGER_PART_LENGHT,FVM1_FRACTIONAL_PART_LENGHT,IN_WIDTH_FVM1,OUT_WIDTH_FVM1,Files_Location,Print_To_File)\n",
    "ModuleNameFVM2=Fixed_Value_Multiplier(inbiasFVM2,outbiasFVM2,scaleFVM2,FVM2_INTEGER_PART_LENGHT,FVM2_FRACTIONAL_PART_LENGHT,IN_WIDTH_FVM2,OUT_WIDTH_FVM2,Files_Location,Print_To_File)\n",
    "ModuleNameFVM3=Fixed_Value_Multiplier(inbiasFVM3,outbiasFVM3,scaleFVM3,FVM3_INTEGER_PART_LENGHT,FVM3_FRACTIONAL_PART_LENGHT,IN_WIDTH_FVM3,OUT_WIDTH_FVM3,Files_Location,Print_To_File)\n",
    "if(HRFlag):\n",
    "    dotProductModuleName=DotProduct_SI_AXI_Stream(parameters,Print_To_File,Files_Location,0,modules)\n",
    "else:\n",
    "    dotProductModuleName=DotProuct_noHR_AXIStream(parameters,Print_To_File,Files_Location,0,modules)\n",
    "    print(\"no HR mode.\")\n",
    "\n",
    "#main module definition.\n",
    "print(\"`timescale {}ns / {}ps\".format(1,1),file=fileObject)\n",
    "print(\"//the compensation scale for this module is: {}\".format(compensationScale),file=fileObject)\n",
    "#print(\"//latency(clocks) of this module is: {}\".format(numIteration),file=of)\n",
    "print(\"module \"+ModuleName,file=fileObject)\n",
    "print(\"#(\",file=fileObject)\n",
    "print(\"parameter IN_DATA_LENGHT= {}, \".format(IN_DATA_LENGHT_DP),file=fileObject)\n",
    "print(\"parameter OUT_DATA_LENGHT= {} \".format(OUT_DATA_LENGHT_FVM2),file=fileObject)\n",
    "print(\")( \\n\",file=fileObject)\n",
    "print(\"input aclk,\".format(),file=fileObject)\n",
    "print(\"input aresetn,\".format(),file=fileObject)\n",
    "print(\"input enable,\".format(),file=fileObject)\n",
    "print(\"input [IN_DATA_LENGHT-1:0]s_axi_data,\".format(),file=fileObject)\n",
    "print(\"input s_axi_valid,\".format(),file=fileObject) \n",
    "print(\"input m_axi_ready,\".format(),file=fileObject)\n",
    "print(\"output [OUT_DATA_LENGHT-1:0]m_axi_data,\".format(),file=fileObject)\n",
    "print(\"output m_axi_valid,\".format(),file=fileObject)\n",
    "print(\"output s_axi_ready\".format(),file=fileObject)\n",
    "print(\" );\\n\".format(),file=fileObject)\n",
    "#input ports wiring.\n",
    "print(\"wire [{}-1:0]data_InputToDotproduct;\".format(IN_DATA_LENGHT_DP),file=fileObject)\n",
    "print(\"wire ready_InputToDotproduct;\",file=fileObject)\n",
    "print(\"wire valid_InputToDotproduct;\",file=fileObject)\n",
    "print(\"assign valid_InputToDotproduct=s_axi_valid;\",file=fileObject)\n",
    "print(\"assign s_axi_ready=ready_InputToDotproduct;\",file=fileObject)\n",
    "print(\"assign data_InputToDotproduct=s_axi_data;\",file=fileObject)\n",
    "#output ports wiring.\n",
    "print(\"wire [{}-1:0]data_FVM2ToOutput;\".format(OUT_DATA_LENGHT_FVM2),file=fileObject)\n",
    "print(\"wire ready_FVM2ToOutput;\",file=fileObject)\n",
    "print(\"wire valid_FVM2ToOutput;\",file=fileObject)\n",
    "print(\"assign m_axi_valid=valid_FVM2ToOutput;\",file=fileObject)\n",
    "print(\"assign ready_FVM2ToOutput=m_axi_ready;\",file=fileObject)\n",
    "print(\"assign m_axi_data=data_FVM2ToOutput;\",file=fileObject)\n",
    "#interconnct wiring and submodules instanciations.\n",
    "#instanciating sum of square module.\n",
    "print(\"wire [{}-1:0]data_DotproductToFVM1;\".format(OUT_DATA_LENGHT_DP),file=fileObject)\n",
    "print(\"wire ready_DotproductToFVM1;\",file=fileObject)\n",
    "print(\"wire valid_DotproductToFVM1;\",file=fileObject)\n",
    "print(\"{} sumofSquares(\".format(dotProductModuleName),file=fileObject)\n",
    "print(\".aclk(aclk),\",file=fileObject)\n",
    "print(\".aresetn(aresetn),\",file=fileObject)\n",
    "print(\".enable(enable),\",file=fileObject)\n",
    "print(\".s_axi_data(data_InputToDotproduct),\",file=fileObject)\n",
    "print(\".s_axi_ready(ready_InputToDotproduct),\",file=fileObject)\n",
    "print(\".s_axi_valid(valid_InputToDotproduct),\",file=fileObject)\n",
    "print(\".m_axi_data(data_DotproductToFVM1),\",file=fileObject)\n",
    "print(\".m_axi_ready(ready_DotproductToFVM1),\",file=fileObject)\n",
    "print(\".m_axi_valid(valid_DotproductToFVM1)\",file=fileObject)\n",
    "print(\");\",file=fileObject)\n",
    "#instanciating FVM1 module.\n",
    "print(\"wire signed[{}-1:0]data_FVM1ToCordic;\".format(OUT_DATA_LENGHT_FVM1),file=fileObject)\n",
    "print(\"wire ready_FVM1ToCordic;\",file=fileObject)\n",
    "print(\"wire valid_FVM1ToCordic;\",file=fileObject)\n",
    "print(\"{} fixedValueMultiplir1(\".format(ModuleNameFVM1),file=fileObject)\n",
    "print(\".aclk(aclk),\",file=fileObject)\n",
    "print(\".aresetn(aresetn),\",file=fileObject)\n",
    "print(\".enable(enable),\",file=fileObject)\n",
    "print(\".s_axi_data(data_DotproductToFVM1) ,\",file=fileObject)\n",
    "print(\".s_axi_ready(ready_DotproductToFVM1),\",file=fileObject)\n",
    "print(\".s_axi_valid(valid_DotproductToFVM1),\",file=fileObject)\n",
    "print(\".m_axi_data(data_FVM1ToCordic),\",file=fileObject)\n",
    "print(\".m_axi_ready(ready_FVM1ToCordic),\",file=fileObject)\n",
    "print(\".m_axi_valid(valid_FVM1ToCordic)\",file=fileObject)\n",
    "print(\");\",file=fileObject)\n",
    "#biasing FVMoutput for cordic x and y arguments.\n",
    "print(\"wire signed[{}-1:0]data_FVMToCordicX;\".format(OUT_WIDTH_FVM1),file=fileObject)#this wire carry biased data(+0.25) for cordic x input\n",
    "print(\"wire signed[{}-1:0]data_FVMToCordicY;\".format(OUT_WIDTH_FVM1),file=fileObject)#this wire carry biased data(-0.25) for cordic y input\n",
    "print(\"wire signed[{}-1:0] CordicInputbias={{4'b0001,{{{}-4{{1'b0}}}}}};\".format(OUT_WIDTH_FVM1,OUT_WIDTH_FVM1),file=fileObject)\n",
    "print(\"assign data_FVMToCordicX=data_FVM1ToCordic+CordicInputbias;\",file=fileObject)\n",
    "print(\"assign data_FVMToCordicY=data_FVM1ToCordic-CordicInputbias;\",file=fileObject) \n",
    "#instanciating FVM2 module.\n",
    "print(\"wire [{}-1:0]data_CordicToFVM2;\".format(OUT_DATA_LENGHT_FVM1),file=fileObject)\n",
    "print(\"wire ready_CordicToFVM2;\",file=fileObject)\n",
    "print(\"wire valid_CordicToFVM2;\",file=fileObject)\n",
    "print(\"{} fixedValueMultiplir2(\".format(ModuleNameFVM2),file=fileObject)\n",
    "print(\".aclk(aclk),\",file=fileObject)\n",
    "print(\".aresetn(aresetn),\",file=fileObject)\n",
    "print(\".enable(enable),\",file=fileObject)\n",
    "print(\".s_axi_data(data_CordicToFVM2),\",file=fileObject)\n",
    "print(\".s_axi_ready(ready_CordicToFVM2),\",file=fileObject)\n",
    "print(\".s_axi_valid(valid_CordicToFVM2),\",file=fileObject)\n",
    "print(\".m_axi_data(data_FVM2ToOutput),\",file=fileObject)\n",
    "print(\".m_axi_ready(ready_FVM2ToOutput),\",file=fileObject)\n",
    "print(\".m_axi_valid(valid_FVM2ToOutput)\",file=fileObject)\n",
    "print(\");\",file=fileObject)\n",
    "#instanciating Cordic mashine modules.\n",
    "ITERATION_VALUE=1\n",
    "IterationDone=False\n",
    "REPEAT_ITERATION=4 #4 is the first iteration that should be repeted next is 3k+1.(k0=4)\n",
    "for i in range(numIteration):\n",
    "    if(numIteration<2):\n",
    "        s_axi_data_wire=\"data_scaleToCordic\"\n",
    "        s_axi_valid_wire=\"valid_scaleToCordic\"\n",
    "        s_axi_ready_wire=\"ready_scaleToCordic\"\n",
    "        m_axi_data_wire=\"data_coridcToUnscale\"\n",
    "        m_axi_valid_wire=\"valid_coridcToUnscale\"\n",
    "        m_axi_ready_wire=\"ready_coridcToUnscale\"\n",
    "    elif(i==0):\n",
    "        s_axi_data_wire=\"data_scaleToCordic\"\n",
    "        s_axi_valid_wire=\"valid_scaleToCordic\"\n",
    "        s_axi_ready_wire=\"ready_scaleToCordic\"\n",
    "        m_axi_data_wire=\"data_cordic{}to{}\".format(i,i+1)\n",
    "        m_axi_valid_wire=\"valid_cordic{}to{}\".format(i,i+1)\n",
    "        m_axi_ready_wire=\"ready_cordic{}to{}\".format(i,i+1)\n",
    "    elif(i==numIteration-1):\n",
    "        s_axi_data_wire=\"data_cordic{}to{}\".format(i-1,i)\n",
    "        s_axi_valid_wire=\"valid_cordic{}to{}\".format(i-1,i)\n",
    "        s_axi_ready_wire=\"ready_cordic{}to{}\".format(i-1,i)\n",
    "        m_axi_data_wire=\"data_coridcToUnscale\"\n",
    "        m_axi_valid_wire=\"valid_coridcToUnscale\"\n",
    "        m_axi_ready_wire=\"ready_coridcToUnscale\"\n",
    "    else:\n",
    "        s_axi_data_wire=\"data_cordic{}to{}\".format(i-1,i)\n",
    "        s_axi_valid_wire=\"valid_cordic{}to{}\".format(i-1,i)\n",
    "        s_axi_ready_wire=\"ready_cordic{}to{}\".format(i-1,i)\n",
    "        m_axi_data_wire=\"data_cordic{}to{}\".format(i,i+1)\n",
    "        m_axi_valid_wire=\"valid_cordic{}to{}\".format(i,i+1)\n",
    "        m_axi_ready_wire=\"ready_cordic{}to{}\".format(i,i+1)\n",
    "    if(i==0):    \n",
    "        print(\"wire [{}:{}]{};\".format(IN_DATA_LENGHT_Cordic-1,0,s_axi_data_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(s_axi_ready_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(s_axi_valid_wire),file=fileObject)\n",
    "        print(\"wire [{}:{}]{};\".format(OUT_DATA_LENGHT_Cordic-1,0,m_axi_data_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(m_axi_ready_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(m_axi_valid_wire),file=fileObject)   \n",
    "    else:\n",
    "        print(\"wire [{}:{}]{};\".format(OUT_DATA_LENGHT_Cordic-1,0,m_axi_data_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(m_axi_ready_wire),file=fileObject)\n",
    "        print(\"wire {};\".format(m_axi_valid_wire),file=fileObject)     \n",
    "    print(\"{} #(.MAX_ITERATION_WIDTH({}),.IN_WIDTH({})) cordicCore{}(\".format(CoridcModuleName,MAX_ITERATION_WIDTH,IN_WIDTH_Cordic,i),file=fileObject)#import and use cordic module in here.\n",
    "    print(\".aclk(aclk),\",file=fileObject)\n",
    "    print(\".aresetn(aresetn),\",file=fileObject)\n",
    "    print(\".enable(enable),\",file=fileObject)\n",
    "    print(\".s_axi_data({{{},{}'d{}}}),\".format(s_axi_data_wire,MAX_ITERATION_WIDTH,ITERATION_VALUE),file=fileObject)\n",
    "    #print(\".s_axi_data({}),\".format(s_axi_data_wire),file=fileObject)\n",
    "    print(\".s_axi_ready({}),\".format(s_axi_ready_wire),file=fileObject)\n",
    "    print(\".s_axi_valid({}),\".format(s_axi_valid_wire),file=fileObject)\n",
    "    print(\".m_axi_data({}),\".format(m_axi_data_wire),file=fileObject)\n",
    "    print(\".m_axi_ready({}),\".format(m_axi_ready_wire),file=fileObject)\n",
    "    print(\".m_axi_valid({})\".format(m_axi_valid_wire),file=fileObject)\n",
    "    print(\");\",file=fileObject)\n",
    "    #first repeating iteration is 4th one, so we should have at least 5 iteration number for having repeats.\n",
    "    if(ITERATION_VALUE==REPEAT_ITERATION):\n",
    "        if(IterationDone==True):\n",
    "            REPEAT_ITERATION=3*REPEAT_ITERATION+1#updating next repeating iteration .\n",
    "            IterationDone=False #next repeating iteration is not done yet.\n",
    "            ITERATION_VALUE+=1# previous iteration is repeated and we should continue.\n",
    "        else:\n",
    "            IterationDone=True\n",
    "            ITERATION_VALUE=ITERATION_VALUE\n",
    "    else:\n",
    "        ITERATION_VALUE+=1\n",
    "print(\"assign data_scaleToCordic={{data_FVMToCordicX,data_FVMToCordicY}};\",file=fileObject)\n",
    "print(\"assign valid_scaleToCordic=valid_FVM1ToCordic;\",file=fileObject)\n",
    "print(\"assign ready_scaleToCordic=ready_FVM1ToCordic;\",file=fileObject)\n",
    "print(\"assign data_CordicToFVM2=data_coridcToUnscale[{}:{}];\".format(2*IN_WIDTH_Cordic-1,IN_WIDTH_Cordic),file=fileObject)\n",
    "print(\"assign valid_CordicToFVM2=valid_coridcToUnscale;\",file=fileObject)\n",
    "print(\"assign ready_coridcToUnscale=ready_CordicToFVM2;\",file=fileObject)\n",
    "print(\"endmodule\".format(),file=fileObject)    \n",
    "if(Print_To_File>=1):\n",
    "    of.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "####TESTING AREA.\n",
    "wordLen1=8\n",
    "wordLen2=10\n",
    "Range1=(pow(2,wordLen1-1)-1)-(-pow(2,wordLen1-1)) +1\n",
    "Range2=(pow(2,wordLen2-1)-1)-(-pow(2,wordLen2-1)) +1\n",
    "print(Range1)\n",
    "print(Range2)\n",
    "scale=Range2/Range1\n",
    "unscale=Range1/Range2\n",
    "print(scale)\n",
    "print(unscale)\n",
    "number =1\n",
    "scalednumber=(number-(-pow(2,wordLen1-1)))*scale+(-pow(2,wordLen2-1))\n",
    "unscalednumber=(scalednumber-(-pow(2,wordLen2-1)))*unscale+(-pow(2,wordLen1-1))\n",
    "print(scalednumber)\n",
    "print(unscalednumber)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "CordicModuleSourceLocation=\"C:/Users/Delavar/OneDrive/thesis/abbasi/Scripts_/Scripts_/Generator/CordicCoreAXIStream.v\"\n",
    "CordicModuleDestinationLocation=\"C:/Users/Delavar/OneDrive/thesis/abbasi/Scripts_/Scripts_/Generator/secondNorm_GeneratedVerilogCodes\"\n",
    "shutil.copyfile(CordicModuleLocation,Files_Location)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "OUT_WIDTH_FVM1=10\n",
    "print(\"wire signed[{}-1:0] CordicInputbias={{4'b0001,{{{}-4{{0}}}}}}\".format(OUT_WIDTH_FVM1,OUT_WIDTH_FVM1))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
