--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml toplevel1.twx toplevel1.ncd -o toplevel1.twr toplevel1.pcf

Design file:              toplevel1.ncd
Physical constraint file: toplevel1.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min low pulse limit / (low pulse / period)))
  Period: 14.999ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min high pulse limit / (high pulse / period)))
  Period: 14.999ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.779ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         * 0.375 HIGH 50%;

 3772140 paths analyzed, 12818 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.978ns.
--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31 (SLICE_X12Y8.DX), 3895 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.769ns (Levels of Logic = 19)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X2Y48.D3       net (fanout=39)       2.028   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X2Y48.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS110
    SLICE_X4Y50.A4       net (fanout=2)        1.076   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X12Y8.DX       net (fanout=31)       2.129   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X12Y8.CLK      Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    -------------------------------------------------  ---------------------------
    Total                                     32.769ns (9.635ns logic, 23.134ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.510ns (Levels of Logic = 20)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO1   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X3Y42.A1       net (fanout=258)      2.084   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X3Y42.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B2       net (fanout=1)        0.910   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D1       net (fanout=3)        2.047   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X4Y50.A3       net (fanout=1)        0.683   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X12Y8.DX       net (fanout=31)       2.129   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X12Y8.CLK      Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    -------------------------------------------------  ---------------------------
    Total                                     32.510ns (9.968ns logic, 22.542ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.455ns (Levels of Logic = 18)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X3Y48.D3       net (fanout=39)       2.065   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X3Y48.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS121
    SLICE_X4Y50.B1       net (fanout=3)        1.662   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X12Y8.DX       net (fanout=31)       2.129   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X12Y8.CLK      Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_30_31
    -------------------------------------------------  ---------------------------
    Total                                     32.455ns (9.270ns logic, 23.185ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31 (SLICE_X13Y8.DX), 3895 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.707ns (Levels of Logic = 19)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X2Y48.D3       net (fanout=39)       2.028   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X2Y48.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS110
    SLICE_X4Y50.A4       net (fanout=2)        1.076   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X13Y8.DX       net (fanout=31)       2.141   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X13Y8.CLK      Tdick                 0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    -------------------------------------------------  ---------------------------
    Total                                     32.707ns (9.561ns logic, 23.146ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.448ns (Levels of Logic = 20)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO1   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X3Y42.A1       net (fanout=258)      2.084   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X3Y42.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B2       net (fanout=1)        0.910   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D1       net (fanout=3)        2.047   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X4Y50.A3       net (fanout=1)        0.683   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X13Y8.DX       net (fanout=31)       2.141   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X13Y8.CLK      Tdick                 0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    -------------------------------------------------  ---------------------------
    Total                                     32.448ns (9.894ns logic, 22.554ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.393ns (Levels of Logic = 18)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X3Y48.D3       net (fanout=39)       2.065   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X3Y48.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS121
    SLICE_X4Y50.B1       net (fanout=3)        1.662   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X13Y8.DX       net (fanout=31)       2.141   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X13Y8.CLK      Tdick                 0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_28_31
    -------------------------------------------------  ---------------------------
    Total                                     32.393ns (9.196ns logic, 23.197ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31 (SLICE_X16Y12.DX), 3895 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.559ns (Levels of Logic = 19)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X2Y48.D3       net (fanout=39)       2.028   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X2Y48.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS110
    SLICE_X4Y50.A4       net (fanout=2)        1.076   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X16Y12.DX      net (fanout=31)       1.919   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X16Y12.CLK     Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    -------------------------------------------------  ---------------------------
    Total                                     32.559ns (9.635ns logic, 22.924ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.300ns (Levels of Logic = 20)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO1   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X3Y42.A1       net (fanout=258)      2.084   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X3Y42.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B2       net (fanout=1)        0.910   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X2Y44.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D1       net (fanout=3)        2.047   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X4Y49.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X4Y50.A3       net (fanout=1)        0.683   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X4Y50.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.B4       net (fanout=3)        0.572   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X16Y12.DX      net (fanout=31)       1.919   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X16Y12.CLK     Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    -------------------------------------------------  ---------------------------
    Total                                     32.300ns (9.968ns logic, 22.332ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31 (FF)
  Requirement:          39.999ns
  Data Path Delay:      32.245ns (Levels of Logic = 18)
  Clock Path Skew:      -0.075ns (0.505 - 0.580)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOBDO6   Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X5Y37.A3       net (fanout=278)      3.212   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<22>
    SLICE_X5Y37.A        Tilo                  0.341   toplevel1_0/N47
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o<4>1
    SLICE_X3Y48.D3       net (fanout=39)       2.065   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/GND_124_o_RS_ADDR[4]_equal_98_o
    SLICE_X3Y48.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RS121
    SLICE_X4Y50.B1       net (fanout=3)        1.662   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/rs<1>
    SLICE_X4Y50.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.D1       net (fanout=3)        0.720   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X4Y50.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y50.C6       net (fanout=3)        0.164   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X4Y50.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_6<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.B3      net (fanout=3)        2.337   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X19Y55.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.A5      net (fanout=3)        0.291   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X19Y55.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.D3      net (fanout=3)        0.535   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X19Y55.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y55.C6      net (fanout=3)        0.162   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X19Y55.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.B4      net (fanout=3)        1.507   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X19Y47.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.A5      net (fanout=3)        0.294   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X19Y47.A       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.D3      net (fanout=3)        0.537   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X19Y47.D       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X19Y47.C6      net (fanout=3)        0.152   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X19Y47.C       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.B1       net (fanout=3)        3.186   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>
    SLICE_X4Y32.B        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.A5       net (fanout=3)        0.219   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>
    SLICE_X4Y32.A        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y32.C1       net (fanout=5)        0.705   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>
    SLICE_X4Y32.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<30>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X4Y37.C5       net (fanout=6)        0.811   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>
    SLICE_X4Y37.C        Tilo                  0.333   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_Data_Empty
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X7Y17.D4       net (fanout=5)        2.497   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<30>
    SLICE_X7Y17.D        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/Mmux_data_to_write251
    SLICE_X16Y12.DX      net (fanout=31)       1.919   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/data_to_write<31>
    SLICE_X16Y12.CLK     Tdick                 0.238   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24<31>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_24_31
    -------------------------------------------------  ---------------------------
    Total                                     32.245ns (9.270ns logic, 22.975ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X6Y36.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.198   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X6Y36.AI       net (fanout=2)        0.128   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X6Y36.CLK      Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data<6>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.228ns logic, 0.128ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15 (SLICE_X22Y50.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.AQ      Tcko                  0.234   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
    SLICE_X22Y50.AI      net (fanout=2)        0.103   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
    SLICE_X22Y50.CLK     Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.264ns logic, 0.103ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0 (SLICE_X10Y40.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.083 - 0.074)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.200   USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
                                                       USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27
    SLICE_X10Y40.CI      net (fanout=2)        0.141   USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
    SLICE_X10Y40.CLK     Tdh         (-Th)    -0.050   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_DOut<1>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.250ns logic, 0.141ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     12.367ns|            0|            0|            0|      3772140|
| TS_clock_generator_0_clock_gen|     40.000ns|     32.978ns|          N/A|            0|            0|      3772140|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   32.978|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3772140 paths, 0 nets, and 18060 connections

Design statistics:
   Minimum period:  32.978ns{1}   (Maximum frequency:  30.323MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 03 22:09:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 288 MB



