{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684187565811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187565826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:52:45 2023 " "Processing started: Mon May 15 16:52:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187565826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187565826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off midi_module -c midi_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187565826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1684187566326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_85c_slow.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_85c_slow.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_0c_slow.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_0c_slow.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_min_1200mv_0c_fast.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_min_1200mv_0c_fast.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_85c_v_slow.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_85c_v_slow.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_0c_v_slow.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_0c_v_slow.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_min_1200mv_0c_v_fast.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_min_1200mv_0c_v_fast.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_v.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_v.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187566561 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187566576 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187566576 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187566576 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187566576 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "38 " "Generated 38 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m24_segments_out_high_0__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m24_segments_out_high_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y22_segments_out_high_1__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y22_segments_out_high_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w21_segments_out_high_2__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w21_segments_out_high_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w22_segments_out_high_3__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w22_segments_out_high_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w25_segments_out_high_4__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w25_segments_out_high_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u23_segments_out_high_5__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u23_segments_out_high_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u24_segments_out_high_6__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u24_segments_out_high_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g18_segments_out_low_0__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g18_segments_out_low_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f22_segments_out_low_1__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f22_segments_out_low_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e17_segments_out_low_2__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e17_segments_out_low_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l26_segments_out_low_3__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l26_segments_out_low_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l25_segments_out_low_4__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l25_segments_out_low_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j22_segments_out_low_5__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j22_segments_out_low_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_h22_segments_out_low_6__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_h22_segments_out_low_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f19_led_high_bit_out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f19_led_high_bit_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g19_led_din_out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g19_led_din_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j10_din_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j10_din_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y2_clk_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y2_clk_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m23_reset_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m23_reset_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f4__altera_asdo_data1__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f4__altera_asdo_data1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e2__altera_flash_nce_ncso__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e2__altera_flash_nce_ncso__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p3__altera_dclk__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p3__altera_dclk__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_n7__altera_data0__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_n7__altera_data0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p28__altera_nceo__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p28__altera_nceo__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/package.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_diff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_deddiff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_deddiff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_tt.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_hio.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_hio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/slew_rate.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/slew_rate.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_lvds.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_lvds.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_vio.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_vio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_diff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ff.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ss.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187567092 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1684187567092 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 540" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 540" 0 0 "EDA Netlist Writer" 0 0 1684187567154 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 532" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 532" 0 0 "EDA Netlist Writer" 0 0 1684187567154 ""}
{ "Warning" "0" "" "New Pin Type UDCLK" {  } {  } 0 0 "New Pin Type UDCLK" 0 0 "EDA Netlist Writer" 0 0 1684187567201 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567217 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567217 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567217 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567217 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567326 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567326 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567326 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567342 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567467 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567467 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567467 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567467 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567607 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567607 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567607 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187567607 ""}
{ "Info" "0" "" "EP4CE115F29 has 540 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "EP4CE115F29 has 540 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1684187567966 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/bsd/EP4CE115F29C7_pre.bsd " "Generated Boundary-Scan Description Language output file C:/cygwin64/home/gyaan/midi_module/board/bsd/EP4CE115F29C7_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1684187567982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 18 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187568029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:52:48 2023 " "Processing ended: Mon May 15 16:52:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187568029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187568029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187568029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187568029 ""}
