
---------- Begin Simulation Statistics ----------
final_tick                               161163191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222524                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686816                       # Number of bytes of host memory used
host_op_rate                                   222960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   449.39                       # Real time elapsed on the host
host_tick_rate                              358625885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161163                       # Number of seconds simulated
sim_ticks                                161163191000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693364                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101840                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727643                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477735                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.611632                       # CPI: cycles per instruction
system.cpu.discardedOps                        190648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402294                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28626411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.620489                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161163191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132536780                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          743                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1270555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140331                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69593                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145050                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145050                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81896                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       663816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23505728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23505728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            226946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  226946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              226946                       # Request fanout histogram
system.membus.respLayer1.occupancy         1229645750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           998194000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            362663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       691155                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       361987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1905267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1906661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75920256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75966208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          210653                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8981184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           846760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000987                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 845932     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    820      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             846760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2372287000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1906293996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               409138                       # number of demand (read+write) hits
system.l2.demand_hits::total                   409156                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              409138                       # number of overall hits
system.l2.overall_hits::total                  409156                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226293                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            226293                       # number of overall misses
system.l2.overall_misses::total                226951                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23755717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23821147000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65430000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23755717000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23821147000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636107                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636107                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.356125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.356781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.356125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.356781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99437.689970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104977.692637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104961.630484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99437.689970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104977.692637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104961.630484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140331                       # number of writebacks
system.l2.writebacks::total                    140331                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226947                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19229667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19281937000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19229667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19281937000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.356119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.356775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.356119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.356775                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79437.689970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84978.355112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84962.290755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79437.689970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84978.355112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84962.290755                       # average overall mshr miss latency
system.l2.replacements                         210653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       550824                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           550824                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       550824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       550824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            128393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145051                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15556382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15556382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.530460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.530460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107247.671509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107247.671509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12655382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12655382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.530460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.530460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87247.809391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87247.809391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99437.689970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99437.689970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52270000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52270000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79437.689970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79437.689970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        280745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            280745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8199335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8199335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       361987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        361987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.224433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100924.829522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100924.829522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6574285000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6574285000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.224422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80926.229105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80926.229105                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16134.125848                       # Cycle average of tags in use
system.l2.tags.total_refs                     1270453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.595797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.966874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.260968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16070.898006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10390877                       # Number of tag accesses
system.l2.tags.data_accesses                 10390877                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14482432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14524544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8981184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8981184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            261300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89861909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90123209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       261300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           261300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55727266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55727266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55727266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           261300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89861909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145850475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016591804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              625206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140331                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3358299000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1133890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7610386500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14808.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33558.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84063                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.641567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.901497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.822658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       105665     72.25%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17541     11.99%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4993      3.41%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1417      0.97%     88.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8830      6.04%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          595      0.41%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          470      0.32%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          529      0.36%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6202      4.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.324256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.234723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.561969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8203     98.84%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.28%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.76%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.906374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.875066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.036235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4604     55.48%     55.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              118      1.42%     56.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3351     40.38%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      2.46%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14513792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8979584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14524544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8981184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        90.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  161163052000                       # Total gap between requests
system.mem_ctrls.avgGap                     438805.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14471680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8979584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 261300.361073143547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89795193.990667507052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55717338.086213491857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18496750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7591889750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3871888377000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28110.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33549.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27591112.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            518114100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            275357610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804406680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363019680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12721818720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35744891520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31785704160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82213312470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.124626                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82251509250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5381480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73530201750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            526139460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            279630780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           814788240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369377640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12721818720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36205904100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31397483040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82315141980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.756467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81243870250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5381480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74537840750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662818                       # number of overall hits
system.cpu.icache.overall_hits::total         9662818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69225000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69225000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69225000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69225000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102403.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102403.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102403.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102403.846154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67873000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100403.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100403.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100403.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100403.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102403.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102403.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100403.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100403.846154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.817870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14295.109467                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.817870                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.498846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.498846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          634                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38654652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38654652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51384428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51384428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51384936                       # number of overall hits
system.cpu.dcache.overall_hits::total        51384936                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       679971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         679971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       687882                       # number of overall misses
system.cpu.dcache.overall_misses::total        687882                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36368454000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36368454000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36368454000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36368454000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53485.301579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53485.301579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52870.192853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52870.192853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91447                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3469                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.361199                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550824                       # number of writebacks
system.cpu.dcache.writebacks::total            550824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635431                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33486852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33486852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34266980999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34266980999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53363.375164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53363.375164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53927.147084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53927.147084                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634406                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40759933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40759933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15119969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15119969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42667.783218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42667.783218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14403634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14403634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008612                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008612                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40678.923749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40678.923749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21248485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21248485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65258.272268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65258.272268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19083218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19083218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69788.395430                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69788.395430                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    780128999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    780128999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98675.562737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98675.562737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.889192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.866519                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.889192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208927006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208927006                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161163191000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
