// Seed: 2695932735
module module_0 (
    input tri1 id_0,
    output id_1,
    output id_2
);
  always id_2 = id_0;
  assign id_2[1'b0] = 1;
  logic id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = 1 && 1;
  logic id_4;
endmodule
