// Seed: 3609143542
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wand id_6,
    output supply0 id_7
);
  logic [7:0][1] id_9;
  ;
  assign id_7 = -1;
  logic id_10;
  integer [-1 : 1] id_11 = id_4;
endmodule
module module_1 (
    output tri void id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wand id_6,
    input wire id_7,
    input uwire id_8,
    input tri id_9,
    output wand id_10,
    input wire id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14[1 'b0 ==  -1 : 1],
    input supply1 id_15
    , id_17
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_4,
      id_2,
      id_2,
      id_3,
      id_6,
      id_10
  );
  wire [-1 : 1] id_19, id_20, id_21;
endmodule
