View the Verilog implementation of the processor:

