WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2531096 heartbeat IPC: 3.951 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 57 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2531097 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 57 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2531097 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 16587924 heartbeat IPC: 0.7114 cumulative IPC: 0.7114 (Simulation time: 00 hr 06 min 14 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 14056829 cumulative IPC: 0.7114 (Simulation time: 00 hr 06 min 14 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 14056829 cumulative IPC: 0.7114 (Simulation time: 00 hr 06 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_883B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7114 instructions: 10000002 cycles: 14056829
CPU 0 Branch Prediction Accuracy: 96.36% MPKI: 3.499 Average ROB Occupancy at Mispredict: 153.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.301
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.08
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.115

LLC TOTAL        ACCESS:     165544 HIT:      26147 MISS:     139397
LLC LOAD         ACCESS:     142108 HIT:      10736 MISS:     131372
LLC RFO          ACCESS:       8151 HIT:       1432 MISS:       6719
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13379 HIT:      13342 MISS:         37
LLC TRANSLATION  ACCESS:       1906 HIT:        637 MISS:       1269
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 394.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2097171 HIT:    2043851 MISS:      53320
cpu0_DTLB LOAD         ACCESS:    2097171 HIT:    2043851 MISS:      53320
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.45 cycles
cpu0_ITLB TOTAL        ACCESS:        840 HIT:        840 MISS:          0
cpu0_ITLB LOAD         ACCESS:        840 HIT:        840 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2537702 HIT:    1162960 MISS:    1374742
cpu0_L1D LOAD         ACCESS:    2286040 HIT:     949134 MISS:    1336906
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     245294 HIT:     211762 MISS:      33532
cpu0_L1D TRANSLATION  ACCESS:       6368 HIT:       2064 MISS:       4304
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.92 cycles
cpu0_L1I TOTAL        ACCESS:        941 HIT:        941 MISS:          0
cpu0_L1I LOAD         ACCESS:        941 HIT:        941 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     221180 HIT:      68984 MISS:     152196
cpu0_L2C LOAD         ACCESS:     190598 HIT:      48490 MISS:     142108
cpu0_L2C RFO          ACCESS:       9895 HIT:       1744 MISS:       8151
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      16441 HIT:      16410 MISS:         31
cpu0_L2C TRANSLATION  ACCESS:       4246 HIT:       2340 MISS:       1906
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 382.2 cycles
cpu0_STLB TOTAL        ACCESS:      19690 HIT:      13322 MISS:       6368
cpu0_STLB LOAD         ACCESS:      19690 HIT:      13322 MISS:       6368
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      79148
  ROW_BUFFER_MISS:      60136
 AVG DBUS CONGESTED CYCLE: 3.899
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1420
  FULL:       9409
