// Seed: 2041054367
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15 = (id_15);
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply1 id_9
    , id_13,
    input wor id_10,
    input wire id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_9,
      id_11,
      id_7,
      id_8,
      id_4,
      id_2,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
