<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__tim_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32H5xx_LL_TIM_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32H5xx_LL_TIM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1)  \</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor"> || defined (TIM2)  \</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor"> || defined (TIM3)  \</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor"> || defined (TIM4)  \</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor"> || defined (TIM5)  \</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor"> || defined (TIM6)  \</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor"> || defined (TIM7)  \</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor"> || defined (TIM8)  \</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor"> || defined (TIM12) \</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor"> || defined (TIM13) \</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor"> || defined (TIM14) \</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor"> || defined (TIM15) \</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor"> || defined (TIM16) \</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor"> || defined (TIM17)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>{</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  0x04U,   <span class="comment">/* 7: TIMx_CH4N */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  0x38U,   <span class="comment">/* 8: TIMx_CH5  */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  0x38U    <span class="comment">/* 9: TIMx_CH6  */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>};</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>{</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  0U,            <span class="comment">/* 8: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  8U             <span class="comment">/* 9: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>};</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>{</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  0U,            <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  0U             <span class="comment">/* 9: - NA */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>};</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  14U,           <span class="comment">/* 7: CC4NP */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  16U,           <span class="comment">/* 8: CC5P */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  20U            <span class="comment">/* 9: CC6P */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>};</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>{</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  7U,            <span class="comment">/* 7: OIS4N */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  8U,            <span class="comment">/* 8: OIS5 */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  10U            <span class="comment">/* 9: OIS6 */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>};</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_POS (28U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_MSK (0x1U &lt;&lt; OCREF_CLEAR_SELECT_POS)                </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  uint32_t RepetitionCounter;  </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>{</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>{</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  uint32_t BreakFilter;          </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  uint32_t BreakAFMode;           </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  uint32_t Break2State;          </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  uint32_t Break2Polarity;        </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  uint32_t Break2Filter;          </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  uint32_t Break2AFMode;          </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_TIM_SR_IDXF                         TIM_SR_IDXF          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define LL_TIM_SR_DIRF                         TIM_SR_DIRF          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_TIM_SR_IERRF                        TIM_SR_IERRF         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define LL_TIM_SR_TERRF                        TIM_SR_TERRF         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1 LL_TIM_OCMODE_ASYMMETRIC_PWM1</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2 LL_TIM_OCMODE_ASYMMETRIC_PWM2</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define LL_TIM_OCMODE_ASYMMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define LL_TIM_OCMODE_ASYMMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define LL_TIM_TS_ITR12                        (TIM_SMCR_TS_4)                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#endif </span><span class="comment">/* COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   TIM1_AF1_ETRSEL_2                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#endif </span><span class="comment">/* COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_LSE         (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#if defined(SAI1)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_SAI1_FSA    TIM1_AF1_ETRSEL_2                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_SAI1_FSB    (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#if defined(TIM4)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#if defined(USB_DRD_FS)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_USB_SOF     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#elif defined(USB_OTG_HS)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_USBHS_SOF   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_USBFS_SOF   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#if defined(ETH_NS)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_ETH_PPS     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#endif </span><span class="comment">/* ETH_NS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#if defined(PLAY1)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_PLAY1_OUT0  TIM1_AF1_ETRSEL_Msk                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#endif </span><span class="comment">/* PLAY1 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#endif </span><span class="comment">/* COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#if defined(ADC2)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1   (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2   TIM1_AF1_ETRSEL_2                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR    TIM1_AF1_ETRSEL_3                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#if defined(TIM4)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM5_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1| TIM1_AF1_ETRSEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#if defined(ETH_NS)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ETH_PPS     (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_3 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#endif </span><span class="comment">/* ETH_NS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#if defined(PLAY1)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_PLAY1_OUT0  TIM1_AF1_ETRSEL_Msk                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#endif </span><span class="comment">/* PLAY1 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#if defined(TIM4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM2_ETR    TIM1_AF1_ETRSEL_3                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#if defined(TIM5)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_SAI2_FSA    TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_SAI2_FSB    TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP1       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP2       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR    TIM1_AF1_ETRSEL_3                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM4_ETR    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#if defined(USB_DRD_FS)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_USB_SOF     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#elif defined(USB_OTG_HS)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_USBHS_SOF   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_USBFS_SOF   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#if defined(TIM8)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   TIM1_AF1_ETRSEL_2                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   TIM1_AF1_ETRSEL_3                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#endif </span><span class="comment">/* COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#if defined(PLAY1)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_PLAY1               TIM1_AF1_BKCMP3E    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#endif </span><span class="comment">/* PLAY1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#if defined(MDF1)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_MDF1                TIM1_AF1_BKDF1BK0E  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#endif </span><span class="comment">/* MDF1 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#define LL_TIM_ReArmBRK(_PARAM_)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define LL_TIM_ReArmBRK2(_PARAM_)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define LL_TIM_DMA_UPDATE                      TIM_DCR_DBSS_0                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define LL_TIM_DMA_CC1                         TIM_DCR_DBSS_1                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define LL_TIM_DMA_CC2                         (TIM_DCR_DBSS_1 |  TIM_DCR_DBSS_0)                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define LL_TIM_DMA_CC3                         TIM_DCR_DBSS_2                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define LL_TIM_DMA_CC4                         (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_0)                               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define LL_TIM_DMA_COM                         (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1)                               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define LL_TIM_DMA_TRIGGER                     (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0)              </span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#elif defined(COMP1)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#if defined(STM32H503xx)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_LSI                TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_LSE                TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_RTC                (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_TIM3_TI1           TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#if defined(ETH_NS)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_ETH_PPS            TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#endif </span><span class="comment">/* ETH_NS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_PLAY1_OUT3         TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#if defined(STM32H503xx)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_HSI_1024           TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_CSI_128            TIM_TISEL_TI2SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_MCO2               (TIM_TISEL_TI2SEL_1 |TIM_TISEL_TI2SEL_0)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_MCO1               TIM_TISEL_TI2SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP1              TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP2              TIM_TISEL_TI2SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#if defined(STM32H503xx)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1              TIM_TISEL_TI4SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#if defined(STM32H503xx)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_MCO1               TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_TIM2_TI1           (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_HSE_1MHZ           TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#if defined(ETH_NS)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_ETH_PPS            TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#endif </span><span class="comment">/* ETH_NS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_PLAY1_OUT3         TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#if defined(STM32H503xx)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_CSI_128            TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_MCO2               TIM_TISEL_TI2SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_HSI_1024           (TIM_TISEL_TI2SEL_1 |TIM_TISEL_TI2SEL_0)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP1              TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP2              TIM_TISEL_TI2SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#if defined(TIM4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#if defined(TIM5)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span> </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#if defined(TIM8)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_GPIO               0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP1              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP2              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#if defined(TIM12)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define LL_TIM_TIM12_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#define LL_TIM_TIM12_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define LL_TIM_TIM12_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define LL_TIM_TIM12_TI1_RMP_HSI_1024          TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define LL_TIM_TIM12_TI1_RMP_CSI_128           (TIM_TISEL_TI1SEL_2 |TIM_TISEL_TI1SEL_0)            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define LL_TIM_TIM12_TI2_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define LL_TIM_TIM12_TI2_RMP_COMP2             TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#endif </span><span class="comment">/* COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#endif </span><span class="comment">/* TIM12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#if defined(TIM13)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define LL_TIM_TIM13_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#if defined(I3C1)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define LL_TIM_TIM13_TI1_RMP_I3C1_IBIACK       TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#endif </span><span class="comment">/* I3C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define LL_TIM_TIM13_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define LL_TIM_TIM13_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#endif </span><span class="comment">/* TIM13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span> </div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#if defined(TIM14)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#if defined(I3C2)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_I3C2_IBIACK       TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#endif </span><span class="comment">/* I3C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#endif </span><span class="comment">/* TIM14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#if defined(TIM15)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_TIM2              TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_TIM3              TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_TIM4              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_LSE               TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_CSI_128           (TIM_TISEL_TI1SEL_2 |TIM_TISEL_TI1SEL_0)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_MCO2              (TIM_TISEL_TI1SEL_2 |TIM_TISEL_TI1SEL_1)            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_3                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_TIM2              TIM_TISEL_TI2SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_TIM3              TIM_TISEL_TI2SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_TIM4              (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP1             TIM_TISEL_TI2SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP2             (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#if defined(TIM16)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI               TIM_TISEL_TI1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE               TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC_WKUP          (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_3                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#endif </span><span class="comment">/* TIM16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#if defined(TIM17)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO              0x00000000UL                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_1MHZ          TIM_TISEL_TI1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO1              (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_COMP1             TIM_TISEL_TI1SEL_2                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_COMP2             (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#endif </span><span class="comment">/* TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_MSK                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define LL_TIM_INDEX_UP_DOWN     0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">#define LL_TIM_INDEX_BLANK_ALWAYS     0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define LL_TIM_INDEX_BLANK_TI3        TIM_ECR_IBLK_0      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="preprocessor">#define LL_TIM_INDEX_BLANK_TI4        TIM_ECR_IBLK_1      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#define LL_TIM_INDEX_ALL           0x00000000U                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          </span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#define LL_TIM_PWPRSC_X1     0x00000000U                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="preprocessor">#define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="preprocessor">#define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="preprocessor">#define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">#define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">    0U)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? \</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((__FREQ__) * ((__PSC__) + 1U))) - 16U)) : 0U)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span> </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>{</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>}</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>{</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>}</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>{</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>}</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>{</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>}</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>{</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>}</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledUpdateEvent(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>{</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>}</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>{</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>}</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetUpdateSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>{</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>}</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>{</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>}</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetOnePulseMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>{</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>}</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>{</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>}</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounterMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>{</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  uint32_t counter_mode;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  counter_mode = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span> </div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  {</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>    counter_mode = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  }</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>}</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>{</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>}</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>{</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>}</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledARRPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>{</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>}</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>{</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>}</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetClockDivision(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>{</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>}</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>{</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>, Counter);</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>}</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>{</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>));</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>}</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>{</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>}</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>{</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>, Prescaler);</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>}</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>{</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>));</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>}</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>{</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>, AutoReload);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>}</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetAutoReload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>{</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>));</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>}</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>{</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>}</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetRepetitionCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>{</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>));</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>}</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>{</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>}</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>{</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>}</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveUIFCPY(<span class="keyword">const</span> uint32_t Counter)</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>{</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <span class="keywordflow">return</span> (((Counter &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>}</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>{</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>}</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>{</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>}</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDithering(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>{</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>}</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>{</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>}</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>{</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>}</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_IsEnabledPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>{</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>}</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>{</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>}</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>{</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>}</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_GetDMAReqTrigger(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>{</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>}</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>{</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>}</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>{</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>}</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>{</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>}</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_IsEnabledChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>{</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>}</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>{</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>             (Configuration &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>             (Configuration &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>}</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>{</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>}</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>{</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>}</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>{</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>}</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>{</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>}</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>{</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>}</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetIdleState(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>{</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>}</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>{</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span> </div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>}</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>{</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span> </div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>}</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledFast(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>{</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>  uint32_t bitfield = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>}</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>{</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>}</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>{</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>}</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>{</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>  uint32_t bitfield = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>}</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>{</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>}</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>{</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>}</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledClear(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>{</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  uint32_t bitfield = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>}</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>{</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>}</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>{</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>}</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>{</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>}</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>{</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>}</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>{</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>}</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>{</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga34474d97b298c0bf671b72203ae43713">CCR5</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>}</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>{</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga522126f56497797646c95acb049bfa9c">CCR6</a>, CompareValue);</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>}</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>{</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>}</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>{</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>}</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>{</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>}</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>{</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>}</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH5(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>{</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga34474d97b298c0bf671b72203ae43713">CCR5</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>}</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>{</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga522126f56497797646c95acb049bfa9c">CCR6</a>));</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>}</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>{</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga34474d97b298c0bf671b72203ae43713">CCR5</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>}</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidthPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidthPrescaler)</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>{</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>, PulseWidthPrescaler);</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>}</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetPulseWidthPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>{</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>));</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span>}</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidth(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidth)</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>{</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>, PulseWidth &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c275b481c49bee8a5866bb5e2e05905">TIM_ECR_PW_Pos</a>);</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>}</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetPulseWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>{</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>));</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>}</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>{</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span>             (Configuration &amp; (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>}</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>{</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>}</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetActiveInput(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>{</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>}</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>{</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>}</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>{</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>}</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>{</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>}</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetFilter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>{</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>}</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>{</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>}</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>{</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>}</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>{</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>}</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>{</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>}</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_IsEnabledXORCombination(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>{</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>}</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>{</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>}</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>{</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>}</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>{</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>}</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>{</div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>}</div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>{</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>}</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>{</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>}</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledExternalClock(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>{</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>}</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>{</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>}</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>{</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>}</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>{</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>}</div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>{</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>}</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>{</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>}</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>{</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>}</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>{</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>}</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>{</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>}</div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledMasterSlaveMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span>{</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>}</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>{</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>}</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetETRSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRSource)</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>{</div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaaa8b893e1390434a07a70d17ea058223">AF1</a>, TIMx_AF1_ETRSEL, ETRSource);</div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span>}</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>{</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>}</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>{</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>}</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledSMSPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>{</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span>}</div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetSMSPreloadSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PreloadSource)</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>{</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>, PreloadSource);</div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>}</div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetSMSPreloadSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>{</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>));</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>}</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>{</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span>}</div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>{</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>}</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,</div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>                                      uint32_t BreakAFMode)</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>{</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>, BreakPolarity | BreakFilter | BreakAFMode);</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>}</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisarmBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>{</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>}</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>{</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>}</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>{</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>}</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span>                                       uint32_t Break2AFMode)</div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>{</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>, Break2Polarity | Break2Filter | Break2AFMode);</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>}</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisarmBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>{</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>}</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>{</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>}</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>{</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>}</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span>{</div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>}</div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAutomaticOutput(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>{</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>}</div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>{</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span>}</div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>{</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>}</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAllOutputs(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span>{</div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span>}</div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span>{</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, Source);</div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span>}</div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span>{</div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, Source);</div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>}</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>                                                        uint32_t Polarity)</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>{</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span>}</div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span>{</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>}</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>{</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span>}</div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>{</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>}</div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetFallingDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span>{</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>, DeadTime);</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>}</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetFallingDeadTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span>{</div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>));</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span>}</div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span>{</div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span>}</div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span>{</div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span>}</div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDeadTimePreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>{</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>}</div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength,</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span>                                           uint32_t DMABurstSource)</div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span>{</div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6225cb8f4938f98204d11afaffd41c9">DCR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb7586295a737d44edd7e4a5a1dc23de">TIM_DCR_DBSS</a>),</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span>             (DMABurstBaseAddress | DMABurstLength | DMABurstSource));</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>}</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>{</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>}</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span>{</div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span>}</div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledEncoderIndex(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>{</div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>)) ? 1U : 0U);</div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span>}</div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetIndexDirection(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexDirection)</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span>{</div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>, IndexDirection);</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>}</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetIndexDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span>{</div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>));</div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span>}</div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetIndexblanking(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Indexblanking)</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span>{</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3de56c7ba5fe7bc16c962e6c7f155053">TIM_ECR_IBLK</a>, Indexblanking);</div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span>}</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetIndexblanking(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span>{</div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3de56c7ba5fe7bc16c962e6c7f155053">TIM_ECR_IBLK</a>));</div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span>}</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span> </div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>{</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>}</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span>{</div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span>}</div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledFirstIndex(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span>{</div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span>}</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetIndexPositionning(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexPositionning)</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>{</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, IndexPositionning);</div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span>}</div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetIndexPositionning(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>{</div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>));</div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span>}</div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigIDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Configuration)</div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span>{</div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3de56c7ba5fe7bc16c962e6c7f155053">TIM_ECR_IBLK</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, Configuration);</div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span>}</div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span>{</div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga23d4cf627c278273f0b20f88592ae96a">TISEL</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a>), Remap);</div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span>}</div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableRTCPRE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span>{</div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9b85c0208edae4594cbdfcf215573182">OR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga911f84cbc163d45735384ad647786d07">TIM_OR1_RTCPREEN</a>);</div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span>}</div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableRTCPRE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span>{</div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9b85c0208edae4594cbdfcf215573182">OR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga911f84cbc163d45735384ad647786d07">TIM_OR1_RTCPREEN</a>);</div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span>}</div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledRTCPRE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span>{</div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9b85c0208edae4594cbdfcf215573182">OR1</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga911f84cbc163d45735384ad647786d07">TIM_OR1_RTCPREEN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga911f84cbc163d45735384ad647786d07">TIM_OR1_RTCPREEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span>}</div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span>{</div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>,</div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span>             ((OCRefClearInputSource &amp; OCREF_CLEAR_SELECT_MSK) &gt;&gt; OCREF_CLEAR_SELECT_POS) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">TIM_SMCR_OCCS_Pos</a>);</div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga3d712f76141c5f21d16d3c55ec7d89a0">AF2</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a>, OCRefClearInputSource);</div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>}</div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span>{</div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span>}</div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span>{</div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>}</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>{</div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span>}</div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span>{</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>}</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>{</div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span>}</div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>{</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>}</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>{</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>}</div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>{</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>}</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>{</div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span>}</div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>{</div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span>}</div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span>{</div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span>}</div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC5(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span>{</div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span>}</div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>{</div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>}</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span>{</div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span>}</div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>{</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span>}</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>{</div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>}</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>{</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>}</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>{</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span>}</div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>{</div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>}</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>{</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span>}</div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span>{</div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>}</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>{</div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span>}</div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span>{</div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>}</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>{</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span>}</div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>{</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span>}</div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span>{</div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span>}</div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>{</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>}</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>{</div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span>}</div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span>{</div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span>}</div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>{</div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span>}</div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span>{</div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span>}</div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_SYSBRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>{</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>}</div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span>{</div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>));</div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span>}</div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_TERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span>{</div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span>}</div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span>{</div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>));</div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>}</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_IERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span>{</div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span>}</div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span>{</div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>));</div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span>}</div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_DIR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span>{</div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span>}</div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span>{</div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>));</div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span>}</div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_IDX(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span>{</div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span>}</div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span>{</div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>}</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span>{</div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span>}</div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span>{</div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>}</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span>{</div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span>}</div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>{</div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span>}</div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span>{</div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span>}</div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>{</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>}</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span>{</div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span>}</div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span>{</div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span>}</div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span>{</div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span>}</div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span>{</div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span>}</div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span>{</div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>}</div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span>{</div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span>}</div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span>{</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>}</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span>{</div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span>}</div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span>{</div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span>}</div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span>{</div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span>}</div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span>{</div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span>}</div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span>{</div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>}</div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>{</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>}</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>{</div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>}</div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>{</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>}</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>{</div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>}</div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_BRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>{</div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span>}</div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>{</div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span>}</div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>{</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>}</div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_TERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span>{</div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span>}</div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span>{</div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span>}</div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span>{</div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>}</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_IERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>{</div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span>}</div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>{</div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span>}</div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span>{</div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"> 6128</span>}</div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_DIR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span>{</div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span>}</div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span>{</div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span>}</div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span>{</div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span>}</div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_IDX(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>{</div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>}</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span>{</div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span>}</div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span>{</div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span>}</div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span>{</div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>}</div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>{</div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span>}</div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span>{</div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span>}</div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span>{</div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span>}</div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span>{</div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span>}</div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span>{</div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span>}</div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span>{</div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span>}</div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span>{</div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span>}</div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span>{</div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span>}</div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span>{</div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>}</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span>{</div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>}</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span>{</div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>}</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span>{</div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span>}</div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"> 6353</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span>{</div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span>}</div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span>{</div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span>}</div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span>{</div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span>}</div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span>{</div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span>}</div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span>{</div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span>}</div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span>{</div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span>}</div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span>{</div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span>}</div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span>{</div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span>}</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span>{</div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"> 6457</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span>}</div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span>{</div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span>}</div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span>{</div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span>}</div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span>{</div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span>}</div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span>{</div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span>}</div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span>{</div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span>}</div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span>{</div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span>}</div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span> </div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span> </div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_DeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_OC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_IC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_ENCODER_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_BDTR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span> </div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM12 || TIM13 || TIM14 || TIM15 || TIM16 || TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span> </div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span>}</div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span> </div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32H5xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00139">stm32h5xx.h:140</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00128">stm32h5xx.h:128</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00933">stm32h563xx.h:933</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00938">stm32h563xx.h:938</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00935">stm32h563xx.h:935</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">TIM_TypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00952">stm32h563xx.h:952</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga23d4cf627c278273f0b20f88592ae96a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga23d4cf627c278273f0b20f88592ae96a">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00953">stm32h563xx.h:953</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00945">stm32h563xx.h:945</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00932">stm32h563xx.h:932</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga34474d97b298c0bf671b72203ae43713"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga34474d97b298c0bf671b72203ae43713">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00948">stm32h563xx.h:948</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga3d712f76141c5f21d16d3c55ec7d89a0"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga3d712f76141c5f21d16d3c55ec7d89a0">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00955">stm32h563xx.h:955</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00947">stm32h563xx.h:947</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga522126f56497797646c95acb049bfa9c"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga522126f56497797646c95acb049bfa9c">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00949">stm32h563xx.h:949</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00939">stm32h563xx.h:939</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00946">stm32h563xx.h:946</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga9b85c0208edae4594cbdfcf215573182"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga9b85c0208edae4594cbdfcf215573182">TIM_TypeDef::OR1</a></div><div class="ttdeci">__IO uint32_t OR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00956">stm32h563xx.h:956</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00940">stm32h563xx.h:940</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00942">stm32h563xx.h:942</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaaa8b893e1390434a07a70d17ea058223"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaaa8b893e1390434a07a70d17ea058223">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00954">stm32h563xx.h:954</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00930">stm32h563xx.h:930</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00944">stm32h563xx.h:944</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gac92e1ab4dfee01a9f734236fb1eee249"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gac92e1ab4dfee01a9f734236fb1eee249">TIM_TypeDef::DTR2</a></div><div class="ttdeci">__IO uint32_t DTR2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00951">stm32h563xx.h:951</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gadab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00943">stm32h563xx.h:943</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gadb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00936">stm32h563xx.h:936</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00941">stm32h563xx.h:941</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00958">stm32h563xx.h:958</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00934">stm32h563xx.h:934</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gafdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00931">stm32h563xx.h:931</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12244">stm32h563xx.h:12244</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11979">stm32h563xx.h:11979</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12256">stm32h563xx.h:12256</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12238">stm32h563xx.h:12238</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0aa97562e99927a6f0fc3a397cafb7d9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a></div><div class="ttdeci">#define TIM_ECR_IDIR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12762">stm32h563xx.h:12762</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12442">stm32h563xx.h:12442</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12095">stm32h563xx.h:12095</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga12b787c9964541301871e871b630b48a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a></div><div class="ttdeci">#define TIM_CR1_DITHEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12004">stm32h563xx.h:12004</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12147">stm32h563xx.h:12147</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga16c1f64a5b704d4df6607f8c1b4a978d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a></div><div class="ttdeci">#define TIM_ECR_PW</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12780">stm32h563xx.h:12780</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12235">stm32h563xx.h:12235</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12273">stm32h563xx.h:12273</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12117">stm32h563xx.h:12117</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12247">stm32h563xx.h:12247</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12135">stm32h563xx.h:12135</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12215">stm32h563xx.h:12215</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12179">stm32h563xx.h:12179</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12594">stm32h563xx.h:12594</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12103">stm32h563xx.h:12103</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12253">stm32h563xx.h:12253</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2ed336e59081fe830617f97dcb71678b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a></div><div class="ttdeci">#define TIM_BDTR_BKDSRM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12609">stm32h563xx.h:12609</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12028">stm32h563xx.h:12028</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12588">stm32h563xx.h:12588</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga32ed1742abe86a410de134513ae6f2fb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a></div><div class="ttdeci">#define TIM_DIER_TERRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12168">stm32h563xx.h:12168</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12100">stm32h563xx.h:12100</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11988">stm32h563xx.h:11988</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga382c17e8cdddf2f527d9358813fffdb9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a></div><div class="ttdeci">#define TIM_SR_TERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12230">stm32h563xx.h:12230</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12203">stm32h563xx.h:12203</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3de56c7ba5fe7bc16c962e6c7f155053"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3de56c7ba5fe7bc16c962e6c7f155053">TIM_ECR_IBLK</a></div><div class="ttdeci">#define TIM_ECR_IBLK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12767">stm32h563xx.h:12767</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12448">stm32h563xx.h:12448</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12259">stm32h563xx.h:12259</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12176">stm32h563xx.h:12176</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11993">stm32h563xx.h:11993</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12123">stm32h563xx.h:12123</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga50686df73ab0534290cf5a6828329e76"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a></div><div class="ttdeci">#define TIM_ECR_IPOS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12775">stm32h563xx.h:12775</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12603">stm32h563xx.h:12603</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5168e7f269c569c733b656bb86b5c3a5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12710">stm32h563xx.h:12710</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12085">stm32h563xx.h:12085</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12241">stm32h563xx.h:12241</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12544">stm32h563xx.h:12544</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga58c65231de95b67cb2d115064ab57f60"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a></div><div class="ttdeci">#define TIM_BDTR_BKBID</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12615">stm32h563xx.h:12615</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12144">stm32h563xx.h:12144</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12591">stm32h563xx.h:12591</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12156">stm32h563xx.h:12156</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12114">stm32h563xx.h:12114</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga64eab541f77871d45165ed3184bb2e08"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a></div><div class="ttdeci">#define TIM_SMCR_SMSPS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12109">stm32h563xx.h:12109</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12550">stm32h563xx.h:12550</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12126">stm32h563xx.h:12126</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6bc717d1ec4bfa6f9bef540779d2b6c7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a></div><div class="ttdeci">#define TIM_DTR2_DTGF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12740">stm32h563xx.h:12740</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11982">stm32h563xx.h:11982</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12194">stm32h563xx.h:12194</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12276">stm32h563xx.h:12276</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga71a6659870c345efab9637b2262d509c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a></div><div class="ttdeci">#define TIM_DTR2_DTAE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12751">stm32h563xx.h:12751</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12585">stm32h563xx.h:12585</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12120">stm32h563xx.h:12120</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga759883f669298c750d8dbf3d2fd2fab2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a></div><div class="ttdeci">#define TIM_BDTR_BK2DSRM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12612">stm32h563xx.h:12612</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga784cf9cc2902bb9e2b0f59e7396f9942"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a></div><div class="ttdeci">#define TIM_SR_IERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12227">stm32h563xx.h:12227</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12153">stm32h563xx.h:12153</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7c19a6840ec57afc1b9ae48703f60fc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI3SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12724">stm32h563xx.h:12724</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12191">stm32h563xx.h:12191</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7de85751b222066b2c1de80d698827ec"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a></div><div class="ttdeci">#define TIM_DTR2_DTPE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12754">stm32h563xx.h:12754</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12574">stm32h563xx.h:12574</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7eff9d6247daaa7bdbd6f009ab80d595"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI4SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12731">stm32h563xx.h:12731</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8158f6fa80ed75131acce883f7341571"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a></div><div class="ttdeci">#define TIM_ECR_PWPRSC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12791">stm32h563xx.h:12791</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12200">stm32h563xx.h:12200</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12209">stm32h563xx.h:12209</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12077">stm32h563xx.h:12077</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8a1cd80042780c57937ee8524d30ab79"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a></div><div class="ttdeci">#define TIM_ECR_FIDX</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12772">stm32h563xx.h:12772</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8ac567e21c57eaabdd172d1d82bb9826"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a></div><div class="ttdeci">#define TIM_SR_DIRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12224">stm32h563xx.h:12224</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8c275b481c49bee8a5866bb5e2e05905"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c275b481c49bee8a5866bb5e2e05905">TIM_ECR_PW_Pos</a></div><div class="ttdeci">#define TIM_ECR_PW_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12778">stm32h563xx.h:12778</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12283">stm32h563xx.h:12283</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12504">stm32h563xx.h:12504</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga911f84cbc163d45735384ad647786d07"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga911f84cbc163d45735384ad647786d07">TIM_OR1_RTCPREEN</a></div><div class="ttdeci">#define TIM_OR1_RTCPREEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12705">stm32h563xx.h:12705</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12188">stm32h563xx.h:12188</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11973">stm32h563xx.h:11973</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12606">stm32h563xx.h:12606</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12265">stm32h563xx.h:12265</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12074">stm32h563xx.h:12074</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa22d13cffa92e5946c18e80c1c07dfbe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a></div><div class="ttdeci">#define TIM_DIER_IERRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12165">stm32h563xx.h:12165</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11976">stm32h563xx.h:11976</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12132">stm32h563xx.h:12132</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12018">stm32h563xx.h:12018</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12553">stm32h563xx.h:12553</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12150">stm32h563xx.h:12150</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12009">stm32h563xx.h:12009</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab02881ad1b3d96fdaf94f5e78b804a88"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a></div><div class="ttdeci">#define TIM_DIER_IDXIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12159">stm32h563xx.h:12159</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12314">stm32h563xx.h:12314</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12579">stm32h563xx.h:12579</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab3c8126b8cc13f3338b59f1e91202d43"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a></div><div class="ttdeci">#define TIM_BDTR_BK2BID</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12618">stm32h563xx.h:12618</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12309">stm32h563xx.h:12309</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12270">stm32h563xx.h:12270</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab9d9b6b1d484eae5d216bea60c1bdb0e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a></div><div class="ttdeci">#define TIM_DIER_DIRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12162">stm32h563xx.h:12162</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12631">stm32h563xx.h:12631</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12138">stm32h563xx.h:12138</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabb7586295a737d44edd7e4a5a1dc23de"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb7586295a737d44edd7e4a5a1dc23de">TIM_DCR_DBSS</a></div><div class="ttdeci">#define TIM_DCR_DBSS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12639">stm32h563xx.h:12639</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12563">stm32h563xx.h:12563</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12623">stm32h563xx.h:12623</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12173">stm32h563xx.h:12173</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11996">stm32h563xx.h:11996</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12185">stm32h563xx.h:12185</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12600">stm32h563xx.h:12600</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11985">stm32h563xx.h:11985</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12025">stm32h563xx.h:12025</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12218">stm32h563xx.h:12218</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12182">stm32h563xx.h:12182</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad5101536a320858565935c48faf4d134"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a></div><div class="ttdeci">#define TIM_SMCR_SMSPE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12106">stm32h563xx.h:12106</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12250">stm32h563xx.h:12250</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12547">stm32h563xx.h:12547</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12015">stm32h563xx.h:12015</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12129">stm32h563xx.h:12129</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12141">stm32h563xx.h:12141</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12058">stm32h563xx.h:12058</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12597">stm32h563xx.h:12597</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12088">stm32h563xx.h:12088</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12212">stm32h563xx.h:12212</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12067">stm32h563xx.h:12067</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaea721a2c84d19eb7ccb3a75b4262f5e7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">TIM_SMCR_OCCS_Pos</a></div><div class="ttdeci">#define TIM_SMCR_OCCS_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12072">stm32h563xx.h:12072</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaed84536256f581842beee1fdbbdd28bf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a></div><div class="ttdeci">#define TIM_ECR_IE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12759">stm32h563xx.h:12759</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12197">stm32h563xx.h:12197</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12012">stm32h563xx.h:12012</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12001">stm32h563xx.h:12001</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12206">stm32h563xx.h:12206</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12582">stm32h563xx.h:12582</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafbb1198b575c7b91ec696f449bb7ba5f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a></div><div class="ttdeci">#define TIM1_AF2_OCRSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12699">stm32h563xx.h:12699</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafe416b36c9b4349496836720694be361"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a></div><div class="ttdeci">#define TIM_SR_IDXF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12221">stm32h563xx.h:12221</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaff4d8ae0f229b42960fe34be62a3b499"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l12717">stm32h563xx.h:12717</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00928">stm32h563xx.h:929</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__tim_8h.html">stm32h5xx_ll_tim.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
