Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:13:17 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.386        0.000                      0                 2969        0.039        0.000                      0                 2969        3.225        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.386        0.000                      0                 2969        0.039        0.000                      0                 2969        3.225        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.579ns (13.522%)  route 3.703ns (86.478%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.162     3.206    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     3.342 r  mult_pipe1/out_tmp_reg__0_i_7__1/O
                         net (fo=1, routed)           0.977     4.319    mult_pipe1/out_tmp_reg__0/B[8]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.585ns (14.844%)  route 3.356ns (85.156%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.151     3.195    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     3.337 r  mult_pipe1/out_tmp_reg__0_i_9__1/O
                         net (fo=1, routed)           0.641     3.978    mult_pipe1/out_tmp_reg__0/B[6]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.578ns (14.943%)  route 3.290ns (85.057%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.158     3.202    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     3.337 r  mult_pipe1/out_tmp_reg__0_i_3__1/O
                         net (fo=1, routed)           0.568     3.905    mult_pipe1/out_tmp_reg__0/B[12]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     6.711    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.556ns (14.620%)  route 3.247ns (85.380%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.158     3.202    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     3.315 r  mult_pipe1/out_tmp_reg__0_i_1__1/O
                         net (fo=1, routed)           0.525     3.840    mult_pipe1/out_tmp_reg__0/B[14]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.298     6.711    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.578ns (15.191%)  route 3.227ns (84.809%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.989     3.033    mult_pipe1/done_buf_reg[0]_0
    SLICE_X33Y29         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     3.168 r  mult_pipe1/out_tmp_reg_i_30__1/O
                         net (fo=2, routed)           0.674     3.842    mult_pipe1/out_tmp_reg/A[3]
    DSP48E2_X2Y10        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X2Y10        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.559ns (14.800%)  route 3.218ns (85.200%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.162     3.206    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.322 r  mult_pipe1/out_tmp_reg__0_i_14__1/O
                         net (fo=1, routed)           0.492     3.814    mult_pipe1/out_tmp_reg__0/B[1]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.558ns (14.940%)  route 3.177ns (85.060%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          1.151     3.195    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y29         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.310 r  mult_pipe1/out_tmp_reg__0_i_5__1/O
                         net (fo=1, routed)           0.462     3.772    mult_pipe1/out_tmp_reg__0/B[10]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.638ns (17.243%)  route 3.062ns (82.757%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.923     2.967    mult_pipe1/done_buf_reg[0]_0
    SLICE_X34Y29         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.162 r  mult_pipe1/out_tmp_reg_i_32__1/O
                         net (fo=2, routed)           0.575     3.737    mult_pipe1/out_tmp0/B[1]
    DSP48E2_X2Y11        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X2Y11        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y11        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.509ns (13.577%)  route 3.240ns (86.423%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 r  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 r  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 r  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.807     2.851    fsm1/out_reg[2]_0
    SLICE_X34Y26         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     2.917 r  fsm1/out_tmp_reg_i_1__4/O
                         net (fo=53, routed)          0.869     3.786    mult_pipe1/out_tmp_reg__0/RSTP
    DSP48E2_X2Y12        DSP_OUTPUT                                   r  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X2Y12        DSP_OUTPUT                                   r  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.578ns (15.993%)  route 3.036ns (84.007%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm3/clk
    SLICE_X45Y19         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm3/out_reg[0]/Q
                         net (fo=12, routed)          0.623     0.756    fsm3/Q[0]
    SLICE_X41Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     0.854 f  fsm3/C_int0_0_write_data[31]_INST_0_i_7/O
                         net (fo=8, routed)           0.274     1.128    fsm4/done_buf_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     1.277 f  fsm4/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=99, routed)          0.667     1.944    fsm1/out_reg[0]_12
    SLICE_X40Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.044 f  fsm1/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.989     3.033    mult_pipe1/done_buf_reg[0]_0
    SLICE_X33Y29         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     3.168 r  mult_pipe1/out_tmp_reg_i_30__1/O
                         net (fo=2, routed)           0.483     3.651    mult_pipe1/out_tmp0/B[3]
    DSP48E2_X2Y11        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X2Y11        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y11        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.314     6.695    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  3.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    j0/clk
    SLICE_X44Y20         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.079    j0/j0_out[0]
    SLICE_X44Y20         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  j0/out[1]_i_1__3/O
                         net (fo=1, routed)           0.006     0.105    j0/j0_in[1]
    SLICE_X44Y20         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    j0/clk
    SLICE_X44Y20         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y20         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X43Y16         FDRE                                         r  mult_pipe6/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe6/out_reg[16]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read6_0/Q[16]
    SLICE_X44Y16         FDRE                                         r  bin_read6_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    bin_read6_0/clk
    SLICE_X44Y16         FDRE                                         r  bin_read6_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y16         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read6_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    done_reg2/clk
    SLICE_X44Y18         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg2/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.078    fsm4/done_reg2_out
    SLICE_X44Y18         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm4/out[0]_i_1__24/O
                         net (fo=1, routed)           0.015     0.108    done_reg2/out_reg[0]_0
    SLICE_X44Y18         FDRE                                         r  done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    done_reg2/clk
    SLICE_X44Y18         FDRE                                         r  done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X38Y10         FDRE                                         r  mult_pipe2/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe2/p_1_in[3]
    SLICE_X38Y11         FDRE                                         r  mult_pipe2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X38Y11         FDRE                                         r  mult_pipe2/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y11         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X42Y4          FDRE                                         r  mult_pipe3/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[15]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read3_0/Q[15]
    SLICE_X41Y4          FDRE                                         r  bin_read3_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X41Y4          FDRE                                         r  bin_read3_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y4          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X42Y15         FDRE                                         r  mult_pipe4/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[21]/Q
                         net (fo=1, routed)           0.064     0.114    bin_read4_0/Q[21]
    SLICE_X42Y13         FDRE                                         r  bin_read4_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X42Y13         FDRE                                         r  bin_read4_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X34Y26         FDRE                                         r  mult_pipe1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/done_buf_reg[1]__0
    SLICE_X34Y26         FDRE                                         r  mult_pipe1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X34Y26         FDRE                                         r  mult_pipe1/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y26         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X39Y11         FDRE                                         r  mult_pipe2/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[27]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read2_0/Q[27]
    SLICE_X39Y12         FDRE                                         r  bin_read2_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X39Y12         FDRE                                         r  bin_read2_0/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y12         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X43Y10         FDRE                                         r  mult_pipe4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[0]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read4_0/Q[0]
    SLICE_X43Y10         FDRE                                         r  bin_read4_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X43Y10         FDRE                                         r  bin_read4_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y10         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read4_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X42Y16         FDRE                                         r  mult_pipe4/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[26]/Q
                         net (fo=1, routed)           0.066     0.117    bin_read4_0/Q[26]
    SLICE_X42Y13         FDRE                                         r  bin_read4_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X42Y13         FDRE                                         r  bin_read4_0/out_reg[26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y13         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y5   mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y1   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y9   mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y5   mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y7   mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y0   mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y7   mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y3   mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y25   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y25   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y28   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y28   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y26   A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y28   A_int_read0_0/out_reg[16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y26   A_int_read0_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y25   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y25   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y25   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y25   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y28   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y28   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y27   A_int_read0_0/out_reg[12]/C



