Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5e2983626f18415e96cd04ea21028b34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3291] enum literal 'NOP' width (7) must match enum width (32) [C:/Users/ulloa/Documents/UNRN/ADC/riscv_p/riscv_p.srcs/sources_1/new/MAINdecoder.sv:35]
WARNING: [VRFC 10-3291] enum literal 'R__TYPE' width (7) must match enum width (32) [C:/Users/ulloa/Documents/UNRN/ADC/riscv_p/riscv_p.srcs/sources_1/new/MAINdecoder.sv:36]
WARNING: [VRFC 10-3823] variable 'InstrD' might have multiple concurrent drivers [C:/Users/ulloa/Documents/UNRN/ADC/riscv_p/riscv_p.srcs/sources_1/new/riscvpipe.sv:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
