# ALU â€” 8â€‘bit ì—°ì‚°ê¸° (ì¡°í•© ë…¼ë¦¬, 16â€‘bit ê²°ê³¼)

> Module: `ALU`  
> Timescale: `1ns/1ps`  
> Nettype: ``default_nettype none``  
> Design Type: **Combinational ALU (8â€‘bit operands â†’ 16â€‘bit result)**

---

## ğŸ“˜ 1) ê°œìš” (Overview)
ì´ ALUëŠ” 8â€‘bit í”¼ì—°ì‚°ì `a`, `b`ì™€ 3â€‘bit `opcode`ë¥¼ ì…ë ¥ë°›ì•„ ì‚°ìˆ /ë¹„êµ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ê³ , **16â€‘bit ê²°ê³¼**ë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤.  
`ena=1`ì¼ ë•Œë§Œ ë™ì‘í•˜ë©°, ê·¸ë ‡ì§€ ì•Šìœ¼ë©´ ê²°ê³¼ëŠ” ê¸°ë³¸ê°’(0)ìœ¼ë¡œ ìœ ì§€ë©ë‹ˆë‹¤.  
ëª¨ë“  ì—°ì‚°ì€ **ì¡°í•© ë…¼ë¦¬**ë¡œ êµ¬í˜„ë˜ì–´ **1â€‘cycle latency(= 0 cycle, ë™ê¸°ë ˆì§€ìŠ¤í„° ì—†ìŒ)**ë¥¼ ê°–ìŠµë‹ˆë‹¤.

ë°ì´í„° ê²½ë¡œ ìš”ì•½:
```
a[7:0], b[7:0], opcode â”€â”€> [ ALU (comb) ] â”€â”€> result[15:0]
                         ^
                        ena
```

---

## ğŸ§  2) ì§€ì› ì—°ì‚° (opcode ë§¤í•‘)

| opcode | ì—°ì‚° | ì„¤ëª… | ê²°ê³¼ í­ |
|-------:|------|------|---------|
| `000` | `a + b` | 8â€‘bit ë§ì…ˆ(ë¬´ë¶€í˜¸) | `{8'b0, a+b}` |
| `001` | `a - b` | 8â€‘bit ëº„ì…ˆ(ë¬´ë¶€í˜¸) | `{8'b0, a-b}` |
| `010` | `a * b` | 8Ã—8 â†’ 16â€‘bit ê³±ì…ˆ | `a*b` |
| `011` | `a / b` | 8â€‘bit ì •ìˆ˜ ë‚˜ëˆ—ì…ˆ | `b==0 ? 0 : {8'b0, a/b}` |
| `100` | `a % b` | 8â€‘bit ì •ìˆ˜ ë‚˜ë¨¸ì§€ | `b==0 ? 0 : {8'b0, a%b}` |
| `101` | `a == b` | ë¹„êµ(ê°™ìŒ) | `1 â†’ 16'h0001, else 16'h0000` |
| `110` | `a > b` | ë¹„êµ(ì´ˆê³¼) | ë™ì¼ |
| `111` | `a < b` | ë¹„êµ(ë¯¸ë§Œ) | ë™ì¼ |

> ë¹„êµ ì—°ì‚°ì˜ ê²°ê³¼ëŠ” **Boolean(1/0)ì„ 16â€‘bitë¡œ í‘œí˜„**í•©ë‹ˆë‹¤. (LSB=1 â†’ ì°¸)

---

## ğŸ”Œ 3) ì¸í„°í˜ì´ìŠ¤

### ì…ë ¥
| ì´ë¦„ | í­ | ì„¤ëª… |
|------|----|------|
| `a`, `b` | 8 | í”¼ì—°ì‚°ì(ë¬´ë¶€í˜¸) |
| `opcode` | 3 | ì—°ì‚° ì„ íƒ |
| `ena` | 1 | Enable (1ì¼ ë•Œë§Œ ì—°ì‚° ìœ íš¨) |

### ì¶œë ¥
| ì´ë¦„ | í­ | ì„¤ëª… |
|------|----|------|
| `result` | 16 | ì—°ì‚° ê²°ê³¼ |

---

## ğŸ”§ 4) ì½”ë“œ í•µì‹¬ (ìš”ì•½)

```verilog
(* keep_hierarchy *)
module ALU(
  input  wire [7:0] a, b,
  input  wire [2:0] opcode,
  input  wire       ena,
  output reg  [15:0] result
);
  wire [15:0] multiply_temp = a * b;
  wire        div_by_zero   = (b == 8'h00);

  always @(*) begin
    result = 16'b0;
    if (ena) begin
      case (opcode)
        3'b000: result = {{8{1'b0}}, a + b};
        3'b001: result = {{8{1'b0}}, a - b};
        3'b010: result = multiply_temp;
        3'b011: result = div_by_zero ? 16'b0 : {{8{1'b0}}, a / b};
        3'b100: result = div_by_zero ? 16'b0 : {{8{1'b0}}, a % b};
        3'b101: result = (a == b) ? 16'h0001 : 16'h0000;
        3'b110: result = (a > b)  ? 16'h0001 : 16'h0000;
        3'b111: result = (a < b)  ? 16'h0001 : 16'h0000;
        default: result = 16'h0000;
      endcase
    end
  end
endmodule
```

íŠ¹ì§•
- **ì¡°í•© ë…¼ë¦¬**: `always @(*)`ë¡œ ë™ì‘, ë‚´ë¶€ ë ˆì§€ìŠ¤í„°/í´ëŸ­ ë¯¸ì‚¬ìš©  
- **í­ í™•ì¥**: ë§ì…ˆ/ëº„ì…ˆ/ë‚˜ëˆ—ì…ˆ/ë‚˜ë¨¸ì§€ëŠ” 8â†’16 ì œë¡œí™•ì¥ ì¶œë ¥  
- **0 ë‚˜ëˆ—ì…ˆ ë³´í˜¸**: `b==0`ì´ë©´ ê²°ê³¼ 0 ì •ì±…(ë””í´íŠ¸)

---

## â± 5) íƒ€ì´ë°/í•©ì„± ê³ ë ¤ì‚¬í•­

1. **ì¡°í•© ê²½ë¡œ ì§€ì—°**: ê³±ì…ˆ(`*`) ì—°ì‚°ì€ íƒ€ê²Ÿ FPGA/ASICì— ë”°ë¼ **ê¸´ ê²½ë¡œ**ê°€ ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.  
   - ê³ ì† ë™ì‘ í•„ìš” ì‹œ **íŒŒì´í”„ë¼ì¸ ë ˆì§€ìŠ¤í„°**(ì˜ˆ: ê²°ê³¼ë¥¼ 1â€‘2 stageë¡œ ë ˆì§€ìŠ¤í„°ë§) ì¶”ê°€ ê¶Œì¥
2. **ë¶„ê¸°/ì‚¬ìš© ì‹œì **: ìƒìœ„ FSMì—ì„œ `result`ë¥¼ ì‚¬ìš©í•˜ëŠ” ì‚¬ì´í´ì— **ì•ˆì •í™” ì‹œê°„**ì„ ê³ ë ¤í•˜ì„¸ìš”.
3. **ì—°ì‚°ê¸° ìì›**: FPGAì—ì„œëŠ” DSP ìŠ¬ë¼ì´ìŠ¤ ì‚¬ìš©ì´ ìœ ë¦¬. í•©ì„± ì˜µì…˜ì—ì„œ ê³±ì…ˆì„ DSPì— ë§¤í•‘í•˜ë„ë¡ ì„¤ì •.
4. **ë¶€í˜¸ ì²˜ë¦¬**: ë³¸ ALUëŠ” **ë¬´ë¶€í˜¸ ì—°ì‚°** ê¸°ì¤€ì…ë‹ˆë‹¤. ë¶€í˜¸ ì—°ì‚°ì´ í•„ìš”í•˜ë©´ `signed` ì„ ì–¸ ë˜ëŠ” ë³€í™˜ì´ í•„ìš”.

---

## ğŸ§ª 6) ì œê³µëœ Testbench ìš”ì•½

- ì „ ì—°ì‚°(ADD/SUB/MUL/DIV/MOD/EQ/GT/LT)ì„ ê°œë³„ ì¼€ì´ìŠ¤ë¡œ ê²€ì¦  
- `b==0` ì¼€ì´ìŠ¤ë¡œ ë‚˜ëˆ—ì…ˆ/ë‚˜ë¨¸ì§€ ë³´í˜¸ ì •ì±… ê²€ì¦  
- `ena`=0ì—ì„œ ê²°ê³¼ê°€ 0 ìœ ì§€ë˜ëŠ”ì§€ í™•ì¸  
- VCD íŒŒí˜•: `alu_wave.vcd`

```verilog
// ALU Testbench for Xcelsium (Verilog-1995)
// Tests all 8 ALU operations

`timescale 1ns/1ps

module tb_alu;

    // Inputs
    reg [7:0] a;
    reg [7:0] b;
    reg [2:0] opcode;
    reg ena;

    // Outputs
    wire [15:0] result;

    // Instantiate the ALU
    ALU uut (
        .a(a),
        .b(b),
        .opcode(opcode),
        .ena(ena),
        .result(result)
    );

    // Test procedure
    initial begin
        // Initialize VCD dump
        $dumpfile("alu_wave.vcd");
        $dumpvars(0, tb_alu);

        // Display header
        $display("========================================");
        $display("ALU Testbench Start");
        $display("========================================");
        $display("Time\t Opcode\t A\t B\t Result\t Operation");
        $display("----------------------------------------");

        // Initialize inputs
        a = 8'd0;
        b = 8'd0;
        opcode = 3'b000;
        ena = 1'b0;
        #10;

        // Enable ALU
        ena = 1'b1;
        #10;

        // Test 000: Addition
        a = 8'd15;
        b = 8'd10;
        opcode = 3'b000;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t ADD", $time, opcode, a, b, result);

        // Test 001: Subtraction
        a = 8'd20;
        b = 8'd7;
        opcode = 3'b001;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t SUB", $time, opcode, a, b, result);

        // Test 010: Multiplication
        a = 8'd12;
        b = 8'd5;
        opcode = 3'b010;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t MUL", $time, opcode, a, b, result);

        // Test 011: Division
        a = 8'd100;
        b = 8'd7;
        opcode = 3'b011;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t DIV", $time, opcode, a, b, result);

        // Test 100: Modulo
        a = 8'd100;
        b = 8'd7;
        opcode = 3'b100;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t MOD", $time, opcode, a, b, result);

        // Test 101: Equal comparison (true)
        a = 8'd50;
        b = 8'd50;
        opcode = 3'b101;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t EQ (==)", $time, opcode, a, b, result);

        // Test 101: Equal comparison (false)
        a = 8'd50;
        b = 8'd30;
        opcode = 3'b101;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t EQ (==)", $time, opcode, a, b, result);

        // Test 110: Greater than (true)
        a = 8'd60;
        b = 8'd30;
        opcode = 3'b110;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t GT (>)", $time, opcode, a, b, result);

        // Test 110: Greater than (false)
        a = 8'd20;
        b = 8'd40;
        opcode = 3'b110;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t GT (>)", $time, opcode, a, b, result);

        // Test 111: Less than (true)
        a = 8'd25;
        b = 8'd50;
        opcode = 3'b111;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t LT (<)", $time, opcode, a, b, result);

        // Test 111: Less than (false)
        a = 8'd75;
        b = 8'd50;
        opcode = 3'b111;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t LT (<)", $time, opcode, a, b, result);

        // Test division by zero protection
        a = 8'd100;
        b = 8'd0;
        opcode = 3'b011;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t DIV by 0", $time, opcode, a, b, result);

        // Test modulo by zero protection
        a = 8'd100;
        b = 8'd0;
        opcode = 3'b100;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t MOD by 0", $time, opcode, a, b, result);

        // Test with enable disabled
        ena = 1'b0;
        a = 8'd50;
        b = 8'd30;
        opcode = 3'b000;
        #10;
        $display("%0t\t %b\t %d\t %d\t %d\t ENA=0", $time, opcode, a, b, result);

        // End simulation
        #10;
        $display("========================================");
        $display("ALU Testbench Complete");
        $display("========================================");
        $finish;
    end

endmodule

```


### ì‹¤í–‰ ì˜ˆì‹œ

Icarus Verilog
```sh
iverilog -g2012 -o alu_tb.out alu.v tb_alu.v
vvp alu_tb.out
gtkwave alu_wave.vcd &
```

ModelSim/Questa
```sh
vlog alu.v tb_alu.v
vsim -c tb_alu -do "run -all; quit"
```

---

## ğŸ›  7) í™•ì¥ í¬ì¸íŠ¸ (ì‹¤ë¬´í˜• ì˜µì…˜)

1. **ìƒíƒœ í”Œë˜ê·¸ ì¶œë ¥**: `Z`(Zero), `C`(Carry), `N`(Negative), `V`(Overflow) ë“± ìƒíƒœ ë ˆì§€ìŠ¤í„° ì œê³µ  
2. **ë¶€í˜¸ ì—°ì‚° ëª¨ë“œ**: `signed` ê¸°ë°˜ì˜ `add/sub/compare` (2â€™s complement) ì§€ì›  
3. **í¬í™” ì‚°ìˆ (Saturating)**: ì˜¤ë²„/ì–¸ë”í”Œë¡œ ì‹œ ìƒí•œ/í•˜í•œìœ¼ë¡œ í´ë¨í”„  
4. **ì‹œí”„íŠ¸/ë…¼ë¦¬ ì—°ì‚°**: AND/OR/XOR/NOT/SHL/SHR/ROL/ROR opcode í™•ì¥  
5. **íŒŒì´í”„ë¼ì¸í™”**: `MUL/DIV` ê²½ë¡œì— ë ˆì§€ìŠ¤í„° ì‚½ì…, ì£¼íŒŒìˆ˜â†‘  
6. **ì˜ˆì™¸ ì½”ë“œ/íŠ¸ë©**: `b==0`ì‹œ íŠ¹ì • ì˜ˆì™¸ ì½”ë“œë¥¼ ì¶œë ¥í•˜ê±°ë‚˜ ì¸í„°ëŸ½íŠ¸ ìœ ë°œ  
7. **íŒŒë¼ë¯¸í„°í™”**: `parameter W=8, OW=16`ìœ¼ë¡œ í­ ì¼ë°˜í™” (Nâ€‘bit ALU)

---

## ğŸ“‚ 8) ê¶Œì¥ ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
â”œâ”€ rtl/
â”‚  â””â”€ alu.v
â”œâ”€ sim/
â”‚  â””â”€ tb_alu.v
â””â”€ docs/
   â””â”€ README_ALU_FULL.md
```

---

**ì‘ì„±ì:** MultiMix Tech (NAMWOO KIM)  
**ë²„ì „:** 1.0 (Comb ALU, Unsigned)  
**ì—…ë°ì´íŠ¸:** 2025-11-12 23:00
