# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/mips/cavium/ciu2.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Central Interrupt Unit

maintainers:
  - David Daney <david.daney@cavium.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - cavium,octeon-6880-ciu2
          - cavium,octeon-6880
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#address-cells':
    const: 0x2
  '#size-cells':
    const: 0x2
  interrupt-parent: {}
  interrupt-controller: {}
  '#interrupt-cells':
    const: 0x2
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
examples:
  - |
    interrupt-controller@1070100000000 {
      compatible = "cavium,octeon-6880-ciu2";
      interrupt-controller;
      /* Interrupts are specified by two parts:
       * 1) Controller register (0..63)
       * 2) Bit within the register (0..63)
       */
      #address-cells = <0>;
      #interrupt-cells = <2>;
      reg = <0x10701 0x00000000 0x0 0x4000000>;
    };
historical: |+
  * Central Interrupt Unit

  Properties:
  - compatible: "cavium,octeon-6880-ciu2"

    Compatibility with 68XX SOCs.

  - interrupt-controller:  This is an interrupt controller.

  - reg: The base address of the CIU's register bank.

  - #interrupt-cells: Must be <2>.  The first cell is the bank within
    the CIU and may have a value between 0 and 63.  The second cell is
    the bit within the bank and may also have a value between 0 and 63.

...
