<BaliSimProject version="1.3" path="registerFile/test" stage="0" language="-1" name="registerFileTests" simType="ModelSim">
    <Source worklib="work" path="registerFile/source/dpram.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="registerFile/source/register_file.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFile/test/register_file_tests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFile/test/tb_dpram_tmpl.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFile/source/dpram.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="register_file_tests"/>
</BaliSimProject>
