19:38:41 INFO  : Registering command handlers for SDK TCF services
19:38:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\Lectures\FPGA\Lab03\Program_1\Program_1.sdk\temp_xsdb_launch_script.tcl
19:38:46 INFO  : XSCT server has started successfully.
19:38:48 INFO  : Successfully done setting XSCT server connection channel  
19:38:48 INFO  : Successfully done setting SDK workspace  
19:38:48 INFO  : Processing command line option -hwspec D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper.hdf.
19:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:43:37 INFO  : 'jtag frequency' command is executed.
19:43:37 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:43:41 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:43:41 INFO  : Context for 'APU' is selected.
19:43:41 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:41 INFO  : Context for 'APU' is selected.
19:43:41 INFO  : 'stop' command is executed.
19:43:42 INFO  : 'ps7_init' command is executed.
19:43:42 INFO  : 'ps7_post_config' command is executed.
19:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:42 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:42 INFO  : 'con' command is executed.
19:43:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:43:42 INFO  : Disconnected from the channel tcfchan#1.
19:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:25 INFO  : 'jtag frequency' command is executed.
19:48:25 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:48:28 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:28 INFO  : Context for 'APU' is selected.
19:48:30 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:31 INFO  : Context for 'APU' is selected.
19:48:31 INFO  : 'stop' command is executed.
19:48:31 INFO  : 'ps7_init' command is executed.
19:48:31 INFO  : 'ps7_post_config' command is executed.
19:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:32 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:32 INFO  : 'con' command is executed.
19:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:48:32 INFO  : Disconnected from the channel tcfchan#2.
19:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:56 INFO  : 'jtag frequency' command is executed.
19:58:56 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:58 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:59 INFO  : Context for 'APU' is selected.
19:59:01 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:02 INFO  : Context for 'APU' is selected.
19:59:02 INFO  : 'stop' command is executed.
19:59:03 INFO  : 'ps7_init' command is executed.
19:59:03 INFO  : 'ps7_post_config' command is executed.
19:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:03 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:03 INFO  : 'con' command is executed.
19:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:59:03 INFO  : Disconnected from the channel tcfchan#3.
20:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:24 INFO  : 'jtag frequency' command is executed.
20:03:24 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:26 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:26 INFO  : Context for 'APU' is selected.
20:03:29 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:29 INFO  : Context for 'APU' is selected.
20:03:29 INFO  : 'stop' command is executed.
20:03:29 INFO  : 'ps7_init' command is executed.
20:03:29 INFO  : 'ps7_post_config' command is executed.
20:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:30 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_1/Program_1.sdk/RGB_LED/Debug/RGB_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:30 INFO  : 'con' command is executed.
20:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:30 INFO  : Disconnected from the channel tcfchan#4.
