xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 07, 2025 at 10:19:54 EST
xrun
	+xm64bit
	-sv
	-f ./../Submodule/UPDATE_J/flist.f
		./../../03_verif/Submodule/UPDATE_J/tb_Update_J.sv
		./../../01_rtl/Update_I.sv
		./../../01_rtl/Update_J.sv
	-top tb_Update_J
	-access +rwc
	-clean
	-log ./../Submodule/UPDATE_J/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/Submodule/UPDATE_J/tb_Update_J.sv
	module worklib.tb_Update_J:sv
		errors: 0, warnings: 0
file: ./../../01_rtl/Update_I.sv
	module worklib.Update_I:sv
		errors: 0, warnings: 0
file: ./../../01_rtl/Update_J.sv
	module worklib.Update_J:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_Update_J
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Update_J:sv <0x35335f39>
			streams:  10, words:  2661
		worklib.Update_I:sv <0x7b90265f>
			streams:  10, words:  2639
		worklib.tb_Update_J:sv <0x3261e67b>
			streams:  23, words: 17606
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              29      29
		Scalar wires:           25       -
		Vectored wires:         11       -
		Always blocks:           6       6
		Initial blocks:          3       3
		Cont. assignments:      13      13
		Pseudo assignments:     14      14
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_Update_J:sv
Loading snapshot worklib.tb_Update_J:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
 time 	| rst_n 	| I: 	start  	en  	value_i   	done 	| J: 	start   	en    	value_j   	done
     0 	|  0   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	0       	0
  20000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	0       	0

>>> Pulse start_I (bắt đầu i từ 0)
  25000 	|  1   	| I:  	1    	0  	0       	0   	| J: 	0      	0    	0       	0
  35000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	1      	0    	0       	0
  45000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	1       	0
  75000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	1    	2       	0
  85000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	2       	0
  115000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	1    	3       	0
  125000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	3       	0
  155000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	1    	4       	0
  165000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	0    	4       	0
  195000 	|  1   	| I:  	0    	0  	0       	0   	| J: 	0      	1    	5       	0
  205000 	|  1   	| I:  	0    	1  	0       	0   	| J: 	0      	0    	1       	1
  215000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	1      	0    	1       	0
  225000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	0    	2       	0
  235000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	1    	3       	0
  245000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	0    	3       	0
  275000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	1    	4       	0
  285000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	0    	4       	0
  315000 	|  1   	| I:  	0    	0  	1       	0   	| J: 	0      	1    	5       	0
  325000 	|  1   	| I:  	0    	1  	1       	0   	| J: 	0      	0    	2       	1
  335000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	1      	0    	2       	0
  345000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	0    	3       	0
  355000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	1    	4       	0
  365000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	0    	4       	0
  395000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	1    	5       	0
  405000 	|  1   	| I:  	0    	1  	2       	0   	| J: 	0      	0    	3       	1
  415000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	1      	0    	3       	0
  425000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	0      	0    	4       	0
  435000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	0      	1    	5       	0
  445000 	|  1   	| I:  	0    	1  	3       	0   	| J: 	0      	1    	4       	1
  455000 	|  1   	| I:  	0    	0  	4       	0   	| J: 	1      	1    	5       	0
  465000 	|  1   	| I:  	0    	1  	0       	1   	| J: 	1      	1    	5       	1
  475000 	|  1   	| I:  	0    	1  	1       	0   	| J: 	1      	1    	1       	1
  485000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	1      	1    	2       	0
  495000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	1    	3       	0
  505000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	1    	4       	0
  515000 	|  1   	| I:  	0    	0  	2       	0   	| J: 	0      	1    	5       	0
  525000 	|  1   	| I:  	0    	1  	2       	0   	| J: 	0      	1    	3       	1
  535000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	1      	1    	4       	0
  545000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	0      	1    	4       	0
  555000 	|  1   	| I:  	0    	0  	3       	0   	| J: 	0      	1    	5       	0

>>> Kết thúc mô phỏng
Simulation complete via $finish(1) at time 565 NS + 0
../Submodule/UPDATE_J/tb_Update_J.sv:150         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 07, 2025 at 10:19:55 EST  (total: 00:00:01)
