<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>BN</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/.apc/.tb</location>
		</link>
		<link>
			<name>.reference/iostream</name>
			<type>1</type>
			<location>E:/programs/Xilinx/Vivado/2019.1/msys64/mingw64/include/c++/6.2.0/iostream</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution1/.tcls</location>
		</link>
		<link>
			<name>solution2/constraints</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution2/.tcls</location>
		</link>
		<link>
			<name>solution3/constraints</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution3/.tcls</location>
		</link>
		<link>
			<name>solution4/constraints</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution4/.tcls</location>
		</link>
		<link>
			<name>solution5/constraints</name>
			<type>2</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution5/.tcls</location>
		</link>
		<link>
			<name>source/bn.cpp</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/bn.cpp</location>
		</link>
		<link>
			<name>source/bn.h</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/bn.h</location>
		</link>
		<link>
			<name>source/weights.h</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/weights.h</location>
		</link>
		<link>
			<name>testbench/test.cpp</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/test.cpp</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution1/script.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution2/solution2.directive</location>
		</link>
		<link>
			<name>solution2/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution2/directives.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution2/script.tcl</location>
		</link>
		<link>
			<name>solution3/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution3/solution3.directive</location>
		</link>
		<link>
			<name>solution3/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution3/directives.tcl</location>
		</link>
		<link>
			<name>solution3/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution3/script.tcl</location>
		</link>
		<link>
			<name>solution4/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution4/solution4.directive</location>
		</link>
		<link>
			<name>solution4/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution4/directives.tcl</location>
		</link>
		<link>
			<name>solution4/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution4/script.tcl</location>
		</link>
		<link>
			<name>solution5/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution5/solution5.directive</location>
		</link>
		<link>
			<name>solution5/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution5/directives.tcl</location>
		</link>
		<link>
			<name>solution5/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/HLS_FPGA/BN/HLS/BN/solution5/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
