#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001a4140b6b50 .scope module, "mux4" "mux4" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001a4140f00b0 .param/l "WIDTH" 0 2 20, +C4<00000000000000000000000000001000>;
v000001a414124410_0 .net *"_ivl_1", 0 0, L_000001a41417a4b0;  1 drivers
v000001a414124e10_0 .net *"_ivl_3", 0 0, L_000001a414179e70;  1 drivers
v000001a414124f50_0 .net *"_ivl_4", 7 0, L_000001a41417b3b0;  1 drivers
v000001a414124190_0 .net *"_ivl_7", 0 0, L_000001a41417a370;  1 drivers
v000001a4141244b0_0 .net *"_ivl_8", 7 0, L_000001a414179a10;  1 drivers
o000001a414126928 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a414125c70_0 .net "d0", 7 0, o000001a414126928;  0 drivers
o000001a414126958 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a414124230_0 .net "d1", 7 0, o000001a414126958;  0 drivers
o000001a414126988 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a414125a90_0 .net "d2", 7 0, o000001a414126988;  0 drivers
o000001a4141269b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a414124370_0 .net "d3", 7 0, o000001a4141269b8;  0 drivers
o000001a4141269e8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001a4141256d0_0 .net "s", 1 0, o000001a4141269e8;  0 drivers
v000001a4141242d0_0 .net "y", 7 0, L_000001a41417a410;  1 drivers
L_000001a41417a4b0 .part o000001a4141269e8, 1, 1;
L_000001a414179e70 .part o000001a4141269e8, 0, 1;
L_000001a41417b3b0 .functor MUXZ 8, o000001a414126988, o000001a4141269b8, L_000001a414179e70, C4<>;
L_000001a41417a370 .part o000001a4141269e8, 0, 1;
L_000001a414179a10 .functor MUXZ 8, o000001a414126928, o000001a414126958, L_000001a41417a370, C4<>;
L_000001a41417a410 .functor MUXZ 8, L_000001a414179a10, L_000001a41417b3b0, L_000001a41417a4b0, C4<>;
S_000001a4140b6ce0 .scope module, "rv_pl" "rv_pl" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_000001a4140fc300 .functor BUFZ 32, L_000001a4141d59c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a4140fbdc0 .functor AND 1, v000001a4140ffac0_0, v000001a414176170_0, C4<1>, C4<1>;
L_000001a4140fb880 .functor OR 1, L_000001a4140fbdc0, v000001a414170210_0, C4<0>, C4<0>;
v000001a4141760d0_0 .net "D_ALUControl", 3 0, v000001a4141709c0_0;  1 drivers
v000001a414177250_0 .net "D_ALUSrcASel", 0 0, L_000001a41417ac30;  1 drivers
v000001a414177430_0 .net "D_ALUSrcBSel", 0 0, L_000001a41417ae10;  1 drivers
v000001a4141777f0_0 .net "D_Branch", 0 0, L_000001a41417b310;  1 drivers
v000001a414175a90_0 .net "D_ImmExt", 31 0, v000001a4141735b0_0;  1 drivers
v000001a4141762b0_0 .net "D_ImmSrc", 2 0, L_000001a414179c90;  1 drivers
v000001a4141768f0_0 .net "D_Jump", 0 0, L_000001a41417b6d0;  1 drivers
v000001a414176ad0_0 .net "D_MemWrite", 0 0, L_000001a41417a730;  1 drivers
v000001a414176b70_0 .net "D_RD1", 31 0, L_000001a414179bf0;  1 drivers
v000001a414176c10_0 .net "D_RD2", 31 0, L_000001a41417b630;  1 drivers
v000001a414176d50_0 .net "D_Rd", 4 0, L_000001a41417a050;  1 drivers
v000001a414176e90_0 .net "D_RegWrite", 0 0, L_000001a41417a870;  1 drivers
v000001a4141793a0_0 .net "D_ResultSrc", 1 0, L_000001a41417b270;  1 drivers
v000001a414177c80_0 .net "D_Rs1", 4 0, L_000001a41417a0f0;  1 drivers
v000001a4141791c0_0 .net "D_Rs2", 4 0, L_000001a41417b810;  1 drivers
v000001a414177aa0_0 .net "D_flush", 0 0, v000001a414173fb0_0;  1 drivers
v000001a414178fe0_0 .net "D_instr", 31 0, v000001a414125f90_0;  1 drivers
v000001a414178540_0 .net "D_pc", 31 0, v000001a414124730_0;  1 drivers
v000001a414178a40_0 .net "D_pc_plus_4", 31 0, v000001a414125310_0;  1 drivers
v000001a414179800_0 .net "D_stall", 0 0, v000001a414176df0_0;  1 drivers
v000001a4141787c0_0 .net "E_ALUControl", 3 0, v000001a414125630_0;  1 drivers
v000001a414179440_0 .net "E_ALUResult", 31 0, v000001a414175bd0_0;  1 drivers
v000001a414179760_0 .net "E_ALUSrcASel", 0 0, v000001a414125810_0;  1 drivers
v000001a414177f00_0 .net "E_ALUSrcBSel", 0 0, v000001a4141259f0_0;  1 drivers
v000001a414178860_0 .net "E_Branch", 0 0, v000001a4140ffac0_0;  1 drivers
v000001a414177960_0 .net "E_ImmExt", 31 0, v000001a414170670_0;  1 drivers
v000001a4141794e0_0 .net "E_Jump", 0 0, v000001a414170210_0;  1 drivers
v000001a414178d60_0 .net "E_MemWrite", 0 0, v000001a414170030_0;  1 drivers
v000001a414178900_0 .net "E_PCSrc", 0 0, L_000001a4140fb880;  1 drivers
v000001a414177b40_0 .net "E_RD1", 31 0, v000001a41416f6d0_0;  1 drivers
v000001a414177be0_0 .net "E_RD2", 31 0, v000001a41416ecd0_0;  1 drivers
v000001a414177fa0_0 .net "E_Rd", 4 0, v000001a41416f3b0_0;  1 drivers
v000001a4141796c0_0 .net "E_RegWrite", 0 0, v000001a41416eff0_0;  1 drivers
v000001a4141789a0_0 .net "E_ResultSrc", 1 0, v000001a41416f9f0_0;  1 drivers
v000001a414178ae0_0 .net "E_Rs1", 4 0, v000001a41416f950_0;  1 drivers
v000001a414177a00_0 .net "E_Rs2", 4 0, v000001a41416fa90_0;  1 drivers
v000001a414178b80_0 .net "E_SrcA", 31 0, L_000001a4141d7860;  1 drivers
v000001a414177d20_0 .net "E_SrcA_forwarded", 31 0, L_000001a4141d6280;  1 drivers
v000001a414179080_0 .net "E_SrcB", 31 0, L_000001a4141d6640;  1 drivers
v000001a414178c20_0 .net "E_SrcB_forwarded", 31 0, L_000001a4141d59c0;  1 drivers
v000001a414178040_0 .net "E_WriteData", 31 0, L_000001a4140fc300;  1 drivers
v000001a414177dc0_0 .net "E_Zero", 0 0, v000001a414176170_0;  1 drivers
v000001a414177e60_0 .net "E_flush", 0 0, v000001a414173290_0;  1 drivers
v000001a414179260_0 .net "E_pc", 31 0, v000001a41416f310_0;  1 drivers
v000001a414179580_0 .net "E_pcTarget", 31 0, L_000001a4141d75e0;  1 drivers
v000001a4141785e0_0 .net "E_pc_plus_4", 31 0, v000001a41416fb30_0;  1 drivers
v000001a414178cc0_0 .net "F_instr", 31 0, L_000001a4140fba40;  1 drivers
v000001a4141780e0_0 .net "F_pc", 31 0, v000001a414176a30_0;  1 drivers
v000001a414178e00_0 .net "F_pc_next", 31 0, L_000001a414179ab0;  1 drivers
v000001a414178680_0 .net "F_pc_plus_4", 31 0, L_000001a414179f10;  1 drivers
v000001a4141782c0_0 .net "ForwardAE", 1 0, v000001a4141738d0_0;  1 drivers
v000001a414178ea0_0 .net "ForwardBE", 1 0, v000001a414173ab0_0;  1 drivers
v000001a414178180_0 .net "M_ALUResult", 31 0, v000001a41416ff90_0;  1 drivers
v000001a414178f40_0 .net "M_MemWrite", 0 0, v000001a414170490_0;  1 drivers
v000001a414178360_0 .net "M_Rd", 4 0, v000001a41416ec30_0;  1 drivers
v000001a414178220_0 .net "M_ReadDataW", 31 0, L_000001a4140fbb20;  1 drivers
v000001a414178400_0 .net "M_RegWrite", 0 0, v000001a414170710_0;  1 drivers
v000001a414179300_0 .net "M_ResultSrc", 1 0, v000001a41416e9b0_0;  1 drivers
v000001a414179120_0 .net "M_WriteData", 31 0, v000001a41416ed70_0;  1 drivers
v000001a4141784a0_0 .net "M_pc_plus_4", 31 0, v000001a41416eb90_0;  1 drivers
v000001a414179620_0 .net "W_ALUResult", 31 0, v000001a414170170_0;  1 drivers
v000001a414178720_0 .net "W_Rd", 4 0, v000001a41416f630_0;  1 drivers
v000001a41417b1d0_0 .net "W_ReadData", 31 0, v000001a414171320_0;  1 drivers
v000001a41417a5f0_0 .net "W_RegWrite", 0 0, v000001a414171b40_0;  1 drivers
v000001a414179fb0_0 .net "W_Result", 31 0, L_000001a4141d66e0;  1 drivers
v000001a414179d30_0 .net "W_ResultSrc", 1 0, v000001a4141716e0_0;  1 drivers
v000001a41417a690_0 .net "W_pc_plus_4", 31 0, v000001a41416ef50_0;  1 drivers
L_000001a41417b980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a414179dd0_0 .net/2u *"_ivl_2", 0 0, L_000001a41417b980;  1 drivers
v000001a41417a230_0 .net *"_ivl_26", 0 0, L_000001a4140fbdc0;  1 drivers
v000001a41417a2d0_0 .net *"_ivl_4", 0 0, L_000001a41417a910;  1 drivers
o000001a414126bf8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a414179970_0 .net "clk", 0 0, o000001a414126bf8;  0 drivers
o000001a414126fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a41417b770_0 .net "rst_n", 0 0, o000001a414126fe8;  0 drivers
v000001a41417acd0_0 .net "stallF", 0 0, v000001a414175db0_0;  1 drivers
L_000001a41417a910 .cmp/eeq 1, L_000001a4140fb880, L_000001a41417b980;
L_000001a414179ab0 .functor MUXZ 32, L_000001a414179f10, L_000001a4141d75e0, L_000001a41417a910, C4<>;
L_000001a41417a0f0 .part v000001a414125f90_0, 15, 5;
L_000001a41417b810 .part v000001a414125f90_0, 20, 5;
L_000001a41417a050 .part v000001a414125f90_0, 7, 5;
L_000001a41417aeb0 .part v000001a414125f90_0, 0, 7;
L_000001a41417af50 .part v000001a414125f90_0, 12, 3;
L_000001a41417b090 .part v000001a414125f90_0, 30, 1;
L_000001a41417b450 .part v000001a414125f90_0, 7, 25;
L_000001a4141d77c0 .part v000001a41416f9f0_0, 0, 1;
S_000001a4140b6e70 .scope module, "DMEM" "dmem" 3 301, 4 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
P_000001a4140f0370 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000000000001000000>;
L_000001a4140fbb20 .functor BUFZ 32, L_000001a4141d5e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a414125bd0 .array "RAM", 63 0, 31 0;
v000001a414125270_0 .net *"_ivl_0", 31 0, L_000001a4141d5e20;  1 drivers
v000001a414124b90_0 .net *"_ivl_3", 29 0, L_000001a4141d72c0;  1 drivers
v000001a4141240f0_0 .net "a", 31 0, v000001a41416ff90_0;  alias, 1 drivers
v000001a414124550_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a414125b30_0 .net "rd", 31 0, L_000001a4140fbb20;  alias, 1 drivers
v000001a4141245f0_0 .net "wd", 31 0, v000001a41416ed70_0;  alias, 1 drivers
v000001a414124690_0 .net "we", 0 0, v000001a414170490_0;  alias, 1 drivers
E_000001a4140f02b0 .event posedge, v000001a414124550_0;
L_000001a4141d5e20 .array/port v000001a414125bd0, L_000001a4141d72c0;
L_000001a4141d72c0 .part v000001a41416ff90_0, 2, 30;
S_000001a4140b6090 .scope module, "IMEM" "imem" 3 116, 5 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
P_000001a4140efd30 .param/l "MEM_DEPTH" 0 5 1, +C4<00000000000000000000000001000000>;
L_000001a4140fba40 .functor BUFZ 32, L_000001a41417a9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a414125770 .array "RAM", 63 0, 31 0;
v000001a414124910_0 .net *"_ivl_0", 31 0, L_000001a41417a9b0;  1 drivers
v000001a414125d10_0 .net *"_ivl_3", 29 0, L_000001a41417aa50;  1 drivers
v000001a414125ef0_0 .net "a", 31 0, v000001a414176a30_0;  alias, 1 drivers
v000001a414125e50_0 .net "rd", 31 0, L_000001a4140fba40;  alias, 1 drivers
L_000001a41417a9b0 .array/port v000001a414125770, L_000001a41417aa50;
L_000001a41417aa50 .part v000001a414176a30_0, 2, 30;
S_000001a4140b6220 .scope module, "PLR1" "if_id_reg" 3 122, 6 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 32 "F_pc";
    .port_info 5 /INPUT 32 "F_instr";
    .port_info 6 /INPUT 32 "F_pc_plus_4";
    .port_info 7 /OUTPUT 32 "D_pc";
    .port_info 8 /OUTPUT 32 "D_instr";
    .port_info 9 /OUTPUT 32 "D_pc_plus_4";
v000001a414125f90_0 .var "D_instr", 31 0;
v000001a414124730_0 .var "D_pc", 31 0;
v000001a414125310_0 .var "D_pc_plus_4", 31 0;
v000001a4141247d0_0 .net "F_instr", 31 0, L_000001a4140fba40;  alias, 1 drivers
v000001a414124ff0_0 .net "F_pc", 31 0, v000001a414176a30_0;  alias, 1 drivers
v000001a414125db0_0 .net "F_pc_plus_4", 31 0, L_000001a414179f10;  alias, 1 drivers
v000001a4141249b0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a4141258b0_0 .net "clr", 0 0, v000001a414173fb0_0;  alias, 1 drivers
v000001a4141253b0_0 .net "en", 0 0, v000001a414175db0_0;  alias, 1 drivers
v000001a414124a50_0 .net "rst_n", 0 0, o000001a414126fe8;  alias, 0 drivers
S_000001a4140b63b0 .scope module, "PLR2" "decode_execute_reg" 3 177, 7 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "FlushE";
    .port_info 3 /INPUT 1 "RegWriteD";
    .port_info 4 /INPUT 2 "ResultSrcD";
    .port_info 5 /INPUT 1 "MemWriteD";
    .port_info 6 /INPUT 1 "JumpD";
    .port_info 7 /INPUT 1 "BranchD";
    .port_info 8 /INPUT 4 "ALUControlD";
    .port_info 9 /INPUT 1 "ALUSrcD";
    .port_info 10 /INPUT 1 "ALUSrcASelD";
    .port_info 11 /INPUT 32 "RD1D";
    .port_info 12 /INPUT 32 "RD2D";
    .port_info 13 /INPUT 32 "PCD";
    .port_info 14 /INPUT 5 "Rs1D";
    .port_info 15 /INPUT 5 "Rs2D";
    .port_info 16 /INPUT 5 "RdD";
    .port_info 17 /INPUT 32 "ImmExtD";
    .port_info 18 /INPUT 32 "PCPlus4D";
    .port_info 19 /OUTPUT 1 "RegWriteE";
    .port_info 20 /OUTPUT 2 "ResultSrcE";
    .port_info 21 /OUTPUT 1 "MemWriteE";
    .port_info 22 /OUTPUT 1 "JumpE";
    .port_info 23 /OUTPUT 1 "BranchE";
    .port_info 24 /OUTPUT 4 "ALUControlE";
    .port_info 25 /OUTPUT 1 "ALUSrcE";
    .port_info 26 /OUTPUT 1 "ALUSrcASelE";
    .port_info 27 /OUTPUT 32 "RD1E";
    .port_info 28 /OUTPUT 32 "RD2E";
    .port_info 29 /OUTPUT 32 "PCE";
    .port_info 30 /OUTPUT 5 "Rs1E";
    .port_info 31 /OUTPUT 5 "Rs2E";
    .port_info 32 /OUTPUT 5 "RdE";
    .port_info 33 /OUTPUT 32 "ImmExtE";
    .port_info 34 /OUTPUT 32 "PCPlus4E";
v000001a4141254f0_0 .net "ALUControlD", 3 0, v000001a4141709c0_0;  alias, 1 drivers
v000001a414125630_0 .var "ALUControlE", 3 0;
v000001a414125090_0 .net "ALUSrcASelD", 0 0, L_000001a41417ac30;  alias, 1 drivers
v000001a414125810_0 .var "ALUSrcASelE", 0 0;
v000001a414125950_0 .net "ALUSrcD", 0 0, L_000001a41417ae10;  alias, 1 drivers
v000001a4141259f0_0 .var "ALUSrcE", 0 0;
v000001a4140feee0_0 .net "BranchD", 0 0, L_000001a41417b310;  alias, 1 drivers
v000001a4140ffac0_0 .var "BranchE", 0 0;
v000001a414019d90_0 .net "FlushE", 0 0, v000001a414173290_0;  alias, 1 drivers
v000001a41416f270_0 .net "ImmExtD", 31 0, v000001a4141735b0_0;  alias, 1 drivers
v000001a414170670_0 .var "ImmExtE", 31 0;
v000001a41416fe50_0 .net "JumpD", 0 0, L_000001a41417b6d0;  alias, 1 drivers
v000001a414170210_0 .var "JumpE", 0 0;
v000001a41416fef0_0 .net "MemWriteD", 0 0, L_000001a41417a730;  alias, 1 drivers
v000001a414170030_0 .var "MemWriteE", 0 0;
v000001a4141702b0_0 .net "PCD", 31 0, v000001a414124730_0;  alias, 1 drivers
v000001a41416f310_0 .var "PCE", 31 0;
v000001a41416f8b0_0 .net "PCPlus4D", 31 0, v000001a414125310_0;  alias, 1 drivers
v000001a41416fb30_0 .var "PCPlus4E", 31 0;
v000001a4141707b0_0 .net "RD1D", 31 0, L_000001a414179bf0;  alias, 1 drivers
v000001a41416f6d0_0 .var "RD1E", 31 0;
v000001a414170530_0 .net "RD2D", 31 0, L_000001a41417b630;  alias, 1 drivers
v000001a41416ecd0_0 .var "RD2E", 31 0;
v000001a41416eaf0_0 .net "RdD", 4 0, L_000001a41417a050;  alias, 1 drivers
v000001a41416f3b0_0 .var "RdE", 4 0;
v000001a41416f770_0 .net "RegWriteD", 0 0, L_000001a41417a870;  alias, 1 drivers
v000001a41416eff0_0 .var "RegWriteE", 0 0;
v000001a4141703f0_0 .net "ResultSrcD", 1 0, L_000001a41417b270;  alias, 1 drivers
v000001a41416f9f0_0 .var "ResultSrcE", 1 0;
v000001a41416f810_0 .net "Rs1D", 4 0, L_000001a41417a0f0;  alias, 1 drivers
v000001a41416f950_0 .var "Rs1E", 4 0;
v000001a41416fc70_0 .net "Rs2D", 4 0, L_000001a41417b810;  alias, 1 drivers
v000001a41416fa90_0 .var "Rs2E", 4 0;
v000001a41416fbd0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a41416eeb0_0 .net "rst_n", 0 0, o000001a414126fe8;  alias, 0 drivers
S_000001a4140b2940 .scope module, "PLR3" "execute_memory_reg" 3 276, 8 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "RegWriteE";
    .port_info 4 /INPUT 2 "ResultSrcE";
    .port_info 5 /INPUT 1 "MemWriteE";
    .port_info 6 /INPUT 32 "ALUResultE";
    .port_info 7 /INPUT 32 "WriteDataE";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 32 "PCPlus4E";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 1 "MemWriteM";
    .port_info 13 /OUTPUT 32 "ALUResultM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /OUTPUT 5 "RdM";
    .port_info 16 /OUTPUT 32 "PCPlus4M";
v000001a41416fd10_0 .net "ALUResultE", 31 0, v000001a414175bd0_0;  alias, 1 drivers
v000001a41416ff90_0 .var "ALUResultM", 31 0;
v000001a41416f090_0 .net "MemWriteE", 0 0, v000001a414170030_0;  alias, 1 drivers
v000001a414170490_0 .var "MemWriteM", 0 0;
v000001a41416ea50_0 .net "PCPlus4E", 31 0, v000001a41416fb30_0;  alias, 1 drivers
v000001a41416eb90_0 .var "PCPlus4M", 31 0;
v000001a41416f450_0 .net "RdE", 4 0, v000001a41416f3b0_0;  alias, 1 drivers
v000001a41416ec30_0 .var "RdM", 4 0;
v000001a4141705d0_0 .net "RegWriteE", 0 0, v000001a41416eff0_0;  alias, 1 drivers
v000001a414170710_0 .var "RegWriteM", 0 0;
v000001a41416e910_0 .net "ResultSrcE", 1 0, v000001a41416f9f0_0;  alias, 1 drivers
v000001a41416e9b0_0 .var "ResultSrcM", 1 0;
v000001a4141700d0_0 .net "WriteDataE", 31 0, L_000001a4140fc300;  alias, 1 drivers
v000001a41416ed70_0 .var "WriteDataM", 31 0;
v000001a41416fdb0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
L_000001a41417bc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a41416ee10_0 .net "flush", 0 0, L_000001a41417bc50;  1 drivers
v000001a41416f130_0 .net "rst_n", 0 0, o000001a414126fe8;  alias, 0 drivers
S_000001a4140ad530 .scope module, "PLR4" "memory_writeback_reg" 3 310, 9 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 2 "ResultSrcM";
    .port_info 4 /INPUT 32 "ALUResultM";
    .port_info 5 /INPUT 32 "ReadDataM";
    .port_info 6 /INPUT 5 "RdM";
    .port_info 7 /INPUT 32 "PCPlus4M";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ResultSrcW";
    .port_info 10 /OUTPUT 32 "ALUResultW";
    .port_info 11 /OUTPUT 32 "ReadDataW";
    .port_info 12 /OUTPUT 5 "RdW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
v000001a41416f1d0_0 .net "ALUResultM", 31 0, v000001a41416ff90_0;  alias, 1 drivers
v000001a414170170_0 .var "ALUResultW", 31 0;
v000001a41416f4f0_0 .net "PCPlus4M", 31 0, v000001a41416eb90_0;  alias, 1 drivers
v000001a41416ef50_0 .var "PCPlus4W", 31 0;
v000001a41416f590_0 .net "RdM", 4 0, v000001a41416ec30_0;  alias, 1 drivers
v000001a41416f630_0 .var "RdW", 4 0;
v000001a414170350_0 .net "ReadDataM", 31 0, L_000001a4140fbb20;  alias, 1 drivers
v000001a414171320_0 .var "ReadDataW", 31 0;
v000001a414171640_0 .net "RegWriteM", 0 0, v000001a414170710_0;  alias, 1 drivers
v000001a414171b40_0 .var "RegWriteW", 0 0;
v000001a414172180_0 .net "ResultSrcM", 1 0, v000001a41416e9b0_0;  alias, 1 drivers
v000001a4141716e0_0 .var "ResultSrcW", 1 0;
v000001a414170ba0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a4141713c0_0 .net "rst_n", 0 0, o000001a414126fe8;  alias, 0 drivers
S_000001a41406d7b0 .scope module, "RF" "regfile" 3 142, 10 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001a414171000_0 .net *"_ivl_0", 31 0, L_000001a414179b50;  1 drivers
v000001a4141711e0_0 .net *"_ivl_10", 6 0, L_000001a41417aaf0;  1 drivers
L_000001a41417ba58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a414171960_0 .net *"_ivl_13", 1 0, L_000001a41417ba58;  1 drivers
L_000001a41417baa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a414170c40_0 .net/2u *"_ivl_14", 31 0, L_000001a41417baa0;  1 drivers
v000001a414171c80_0 .net *"_ivl_18", 31 0, L_000001a41417a550;  1 drivers
L_000001a41417bae8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4141727c0_0 .net *"_ivl_21", 26 0, L_000001a41417bae8;  1 drivers
L_000001a41417bb30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a414170ce0_0 .net/2u *"_ivl_22", 31 0, L_000001a41417bb30;  1 drivers
v000001a414171280_0 .net *"_ivl_24", 0 0, L_000001a41417ab90;  1 drivers
v000001a414171820_0 .net *"_ivl_26", 31 0, L_000001a41417b130;  1 drivers
v000001a414170d80_0 .net *"_ivl_28", 6 0, L_000001a41417a7d0;  1 drivers
L_000001a41417b9c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4141720e0_0 .net *"_ivl_3", 26 0, L_000001a41417b9c8;  1 drivers
L_000001a41417bb78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a414171140_0 .net *"_ivl_31", 1 0, L_000001a41417bb78;  1 drivers
L_000001a41417bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a414170a60_0 .net/2u *"_ivl_32", 31 0, L_000001a41417bbc0;  1 drivers
L_000001a41417ba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a414172400_0 .net/2u *"_ivl_4", 31 0, L_000001a41417ba10;  1 drivers
v000001a414171aa0_0 .net *"_ivl_6", 0 0, L_000001a41417b590;  1 drivers
v000001a414171a00_0 .net *"_ivl_8", 31 0, L_000001a41417a190;  1 drivers
v000001a414170920_0 .net "a1", 4 0, L_000001a41417a0f0;  alias, 1 drivers
v000001a414172360_0 .net "a2", 4 0, L_000001a41417b810;  alias, 1 drivers
v000001a4141724a0_0 .net "a3", 4 0, v000001a41416f630_0;  alias, 1 drivers
v000001a414171be0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a414170f60_0 .var/i "i", 31 0;
v000001a414171d20_0 .net "rd1", 31 0, L_000001a414179bf0;  alias, 1 drivers
v000001a414172540_0 .net "rd2", 31 0, L_000001a41417b630;  alias, 1 drivers
v000001a4141718c0 .array "rf", 31 0, 31 0;
v000001a414171dc0_0 .net "wd3", 31 0, L_000001a4141d66e0;  alias, 1 drivers
v000001a414171e60_0 .net "we3", 0 0, v000001a414171b40_0;  alias, 1 drivers
E_000001a4140f07f0 .event negedge, v000001a414124550_0;
L_000001a414179b50 .concat [ 5 27 0 0], L_000001a41417a0f0, L_000001a41417b9c8;
L_000001a41417b590 .cmp/ne 32, L_000001a414179b50, L_000001a41417ba10;
L_000001a41417a190 .array/port v000001a4141718c0, L_000001a41417aaf0;
L_000001a41417aaf0 .concat [ 5 2 0 0], L_000001a41417a0f0, L_000001a41417ba58;
L_000001a414179bf0 .functor MUXZ 32, L_000001a41417baa0, L_000001a41417a190, L_000001a41417b590, C4<>;
L_000001a41417a550 .concat [ 5 27 0 0], L_000001a41417b810, L_000001a41417bae8;
L_000001a41417ab90 .cmp/ne 32, L_000001a41417a550, L_000001a41417bb30;
L_000001a41417b130 .array/port v000001a4141718c0, L_000001a41417a7d0;
L_000001a41417a7d0 .concat [ 5 2 0 0], L_000001a41417b810, L_000001a41417bb78;
L_000001a41417b630 .functor MUXZ 32, L_000001a41417bbc0, L_000001a41417b130, L_000001a41417ab90, C4<>;
S_000001a41406da50 .scope module, "alu_srca_mux" "mux2" 3 229, 2 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001a4140f0130 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000100000>;
v000001a414171460_0 .net "d0", 31 0, L_000001a4141d6280;  alias, 1 drivers
L_000001a41417bc08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a414171f00_0 .net "d1", 31 0, L_000001a41417bc08;  1 drivers
v000001a414170e20_0 .net "s", 0 0, v000001a414125810_0;  alias, 1 drivers
v000001a414171fa0_0 .net "y", 31 0, L_000001a4141d7860;  alias, 1 drivers
L_000001a4141d7860 .functor MUXZ 32, L_000001a4141d6280, L_000001a41417bc08, v000001a414125810_0, C4<>;
S_000001a4140a8d40 .scope module, "alu_srcb_mux" "mux2" 3 249, 2 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001a4140f0170 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000100000>;
v000001a414171500_0 .net "d0", 31 0, L_000001a4141d59c0;  alias, 1 drivers
v000001a414171780_0 .net "d1", 31 0, v000001a414170670_0;  alias, 1 drivers
v000001a414170ec0_0 .net "s", 0 0, v000001a4141259f0_0;  alias, 1 drivers
v000001a414172040_0 .net "y", 31 0, L_000001a4141d6640;  alias, 1 drivers
L_000001a4141d6640 .functor MUXZ 32, L_000001a4141d59c0, v000001a414170670_0, v000001a4141259f0_0, C4<>;
S_000001a4140a8ed0 .scope module, "control_unit" "controller" 3 154, 11 4 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrcBSel";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 3 "ImmSrc";
    .port_info 10 /OUTPUT 4 "ALUControl";
    .port_info 11 /OUTPUT 1 "ALUSrcASel";
v000001a4141736f0_0 .net "ALUControl", 3 0, v000001a4141709c0_0;  alias, 1 drivers
v000001a414173970_0 .net "ALUOp", 1 0, L_000001a41417aff0;  1 drivers
v000001a4141730b0_0 .net "ALUSrcASel", 0 0, L_000001a41417ac30;  alias, 1 drivers
v000001a414173b50_0 .net "ALUSrcBSel", 0 0, L_000001a41417ae10;  alias, 1 drivers
v000001a414173f10_0 .net "Branch", 0 0, L_000001a41417b310;  alias, 1 drivers
v000001a414172a70_0 .net "ImmSrc", 2 0, L_000001a414179c90;  alias, 1 drivers
v000001a414173330_0 .net "Jump", 0 0, L_000001a41417b6d0;  alias, 1 drivers
v000001a414174690_0 .net "MemWrite", 0 0, L_000001a41417a730;  alias, 1 drivers
v000001a414173470_0 .net "RegWrite", 0 0, L_000001a41417a870;  alias, 1 drivers
v000001a414172cf0_0 .net "ResultSrc", 1 0, L_000001a41417b270;  alias, 1 drivers
v000001a414172930_0 .net "funct3", 2 0, L_000001a41417af50;  1 drivers
v000001a414174410_0 .net "funct7b5", 0 0, L_000001a41417b090;  1 drivers
v000001a4141740f0_0 .net "op", 6 0, L_000001a41417aeb0;  1 drivers
L_000001a41417ad70 .part L_000001a41417aeb0, 5, 1;
S_000001a4140a3450 .scope module, "ad" "aludec" 11 20, 12 1 0, S_000001a4140a8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v000001a4141709c0_0 .var "ALUControl", 3 0;
v000001a4141710a0_0 .net "ALUOp", 1 0, L_000001a41417aff0;  alias, 1 drivers
v000001a414172220_0 .net "funct3", 2 0, L_000001a41417af50;  alias, 1 drivers
v000001a4141715a0_0 .net "funct7b5", 0 0, L_000001a41417b090;  alias, 1 drivers
v000001a4141722c0_0 .net "opb5", 0 0, L_000001a41417ad70;  1 drivers
E_000001a4140f03b0 .event edge, v000001a4141710a0_0, v000001a414172220_0, v000001a4141715a0_0, v000001a4141722c0_0;
S_000001a4140a35e0 .scope module, "md" "maindec" 11 19, 13 1 0, S_000001a4140a8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrcBSel";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 3 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "ALUSrcASel";
v000001a4141725e0_0 .net "ALUOp", 1 0, L_000001a41417aff0;  alias, 1 drivers
v000001a414170b00_0 .net "ALUSrcASel", 0 0, L_000001a41417ac30;  alias, 1 drivers
v000001a414172680_0 .net "ALUSrcBSel", 0 0, L_000001a41417ae10;  alias, 1 drivers
v000001a414172720_0 .net "Branch", 0 0, L_000001a41417b310;  alias, 1 drivers
v000001a4141733d0_0 .net "ImmSrc", 2 0, L_000001a414179c90;  alias, 1 drivers
v000001a414172c50_0 .net "Jump", 0 0, L_000001a41417b6d0;  alias, 1 drivers
v000001a414172ed0_0 .net "MemWrite", 0 0, L_000001a41417a730;  alias, 1 drivers
v000001a4141742d0_0 .net "RegWrite", 0 0, L_000001a41417a870;  alias, 1 drivers
v000001a4141729d0_0 .net "ResultSrc", 1 0, L_000001a41417b270;  alias, 1 drivers
v000001a414173510_0 .net *"_ivl_11", 12 0, v000001a4141745f0_0;  1 drivers
v000001a4141745f0_0 .var "controls", 12 0;
v000001a414173010_0 .net "op", 6 0, L_000001a41417aeb0;  alias, 1 drivers
E_000001a4140f12f0 .event edge, v000001a414173010_0;
L_000001a41417a870 .part v000001a4141745f0_0, 12, 1;
L_000001a414179c90 .part v000001a4141745f0_0, 9, 3;
L_000001a41417ae10 .part v000001a4141745f0_0, 8, 1;
L_000001a41417a730 .part v000001a4141745f0_0, 7, 1;
L_000001a41417b270 .part v000001a4141745f0_0, 5, 2;
L_000001a41417b310 .part v000001a4141745f0_0, 4, 1;
L_000001a41417aff0 .part v000001a4141745f0_0, 2, 2;
L_000001a41417b6d0 .part v000001a4141745f0_0, 1, 1;
L_000001a41417ac30 .part v000001a4141745f0_0, 0, 1;
S_000001a4140a3770 .scope module, "ext_unit" "extend" 3 170, 14 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001a4141735b0_0 .var "immext", 31 0;
v000001a414172e30_0 .net "immsrc", 2 0, L_000001a414179c90;  alias, 1 drivers
v000001a414173650_0 .net "instr", 31 7, L_000001a41417b450;  1 drivers
E_000001a4140f10f0 .event edge, v000001a4141733d0_0, v000001a414173650_0;
S_000001a414088a50 .scope module, "forward_mux_a" "mux3" 3 220, 2 10 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001a4140f15b0 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
v000001a414174370_0 .net *"_ivl_1", 0 0, L_000001a41417b4f0;  1 drivers
v000001a4141744b0_0 .net *"_ivl_3", 0 0, L_000001a4141d7c20;  1 drivers
v000001a414173790_0 .net *"_ivl_4", 31 0, L_000001a4141d6820;  1 drivers
v000001a414174730_0 .net "d0", 31 0, v000001a41416f6d0_0;  alias, 1 drivers
v000001a414172f70_0 .net "d1", 31 0, L_000001a4141d66e0;  alias, 1 drivers
v000001a414173bf0_0 .net "d2", 31 0, v000001a41416ff90_0;  alias, 1 drivers
v000001a414173830_0 .net "s", 1 0, v000001a4141738d0_0;  alias, 1 drivers
v000001a414173a10_0 .net "y", 31 0, L_000001a4141d6280;  alias, 1 drivers
L_000001a41417b4f0 .part v000001a4141738d0_0, 1, 1;
L_000001a4141d7c20 .part v000001a4141738d0_0, 0, 1;
L_000001a4141d6820 .functor MUXZ 32, v000001a41416f6d0_0, L_000001a4141d66e0, L_000001a4141d7c20, C4<>;
L_000001a4141d6280 .functor MUXZ 32, L_000001a4141d6820, v000001a41416ff90_0, L_000001a41417b4f0, C4<>;
S_000001a414088be0 .scope module, "forward_mux_b" "mux3" 3 237, 2 10 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001a4140f22f0 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
v000001a414173e70_0 .net *"_ivl_1", 0 0, L_000001a4141d7900;  1 drivers
v000001a414172bb0_0 .net *"_ivl_3", 0 0, L_000001a4141d6be0;  1 drivers
v000001a414173150_0 .net *"_ivl_4", 31 0, L_000001a4141d6f00;  1 drivers
v000001a4141747d0_0 .net "d0", 31 0, v000001a41416ecd0_0;  alias, 1 drivers
v000001a414172d90_0 .net "d1", 31 0, L_000001a4141d66e0;  alias, 1 drivers
v000001a414172b10_0 .net "d2", 31 0, v000001a41416ff90_0;  alias, 1 drivers
v000001a414174050_0 .net "s", 1 0, v000001a414173ab0_0;  alias, 1 drivers
v000001a4141731f0_0 .net "y", 31 0, L_000001a4141d59c0;  alias, 1 drivers
L_000001a4141d7900 .part v000001a414173ab0_0, 1, 1;
L_000001a4141d6be0 .part v000001a414173ab0_0, 0, 1;
L_000001a4141d6f00 .functor MUXZ 32, v000001a41416ecd0_0, L_000001a4141d66e0, L_000001a4141d6be0, C4<>;
L_000001a4141d59c0 .functor MUXZ 32, L_000001a4141d6f00, v000001a41416ff90_0, L_000001a4141d7900, C4<>;
S_000001a414174940 .scope module, "hazard_unit" "hazard" 3 341, 15 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWriteE";
    .port_info 1 /INPUT 1 "RegWriteM";
    .port_info 2 /INPUT 1 "RegWriteW";
    .port_info 3 /INPUT 1 "ResultSrcE";
    .port_info 4 /INPUT 1 "PcSrcE";
    .port_info 5 /INPUT 5 "Rs1E";
    .port_info 6 /INPUT 5 "Rs2E";
    .port_info 7 /INPUT 5 "Rs1D";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 5 "RdM";
    .port_info 10 /INPUT 5 "RdW";
    .port_info 11 /INPUT 5 "Rs2D";
    .port_info 12 /OUTPUT 1 "stallF";
    .port_info 13 /OUTPUT 1 "stallD";
    .port_info 14 /OUTPUT 1 "FlushD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 2 "ForwardAE";
    .port_info 17 /OUTPUT 2 "ForwardBE";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "reset";
L_000001a4140fbd50 .functor OR 1, L_000001a4141d5a60, L_000001a4141d6fa0, C4<0>, C4<0>;
L_000001a4140fc140 .functor AND 1, L_000001a4141d77c0, L_000001a4140fbd50, C4<1>, C4<1>;
v000001a414173fb0_0 .var "FlushD", 0 0;
v000001a414173290_0 .var "FlushE", 0 0;
v000001a4141738d0_0 .var "ForwardAE", 1 0;
v000001a414173ab0_0 .var "ForwardBE", 1 0;
v000001a414174190_0 .net "PcSrcE", 0 0, L_000001a4140fb880;  alias, 1 drivers
v000001a414173c90_0 .net "RdE", 4 0, v000001a41416f3b0_0;  alias, 1 drivers
v000001a414173d30_0 .net "RdM", 4 0, v000001a41416ec30_0;  alias, 1 drivers
v000001a414174550_0 .net "RdW", 4 0, v000001a41416f630_0;  alias, 1 drivers
v000001a414173dd0_0 .net "RegWriteE", 0 0, v000001a41416eff0_0;  alias, 1 drivers
v000001a414174230_0 .net "RegWriteM", 0 0, v000001a414170710_0;  alias, 1 drivers
v000001a4141765d0_0 .net "RegWriteW", 0 0, v000001a414171b40_0;  alias, 1 drivers
v000001a414176670_0 .net "ResultSrcE", 0 0, L_000001a4141d77c0;  1 drivers
v000001a414175e50_0 .net "Rs1D", 4 0, L_000001a41417a0f0;  alias, 1 drivers
v000001a414177750_0 .net "Rs1E", 4 0, v000001a41416f950_0;  alias, 1 drivers
v000001a414176cb0_0 .net "Rs2D", 4 0, L_000001a41417b810;  alias, 1 drivers
v000001a4141774d0_0 .net "Rs2E", 4 0, v000001a41416fa90_0;  alias, 1 drivers
v000001a414176710_0 .net *"_ivl_0", 0 0, L_000001a4141d5a60;  1 drivers
v000001a414176f30_0 .net *"_ivl_2", 0 0, L_000001a4141d6fa0;  1 drivers
v000001a4141767b0_0 .net *"_ivl_4", 0 0, L_000001a4140fbd50;  1 drivers
v000001a414176530_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a414175d10_0 .net "lwstall", 0 0, L_000001a4140fc140;  1 drivers
v000001a414176350_0 .net "reset", 0 0, o000001a414126fe8;  alias, 0 drivers
v000001a414176df0_0 .var "stallD", 0 0;
v000001a414175db0_0 .var "stallF", 0 0;
E_000001a4140f27f0 .event edge, v000001a414175d10_0, v000001a414174190_0;
E_000001a4140f24b0/0 .event edge, v000001a414170710_0, v000001a41416fa90_0, v000001a41416ec30_0, v000001a414171b40_0;
E_000001a4140f24b0/1 .event edge, v000001a41416f630_0;
E_000001a4140f24b0 .event/or E_000001a4140f24b0/0, E_000001a4140f24b0/1;
E_000001a4140f19f0/0 .event edge, v000001a414170710_0, v000001a41416f950_0, v000001a41416ec30_0, v000001a414171b40_0;
E_000001a4140f19f0/1 .event edge, v000001a41416f630_0;
E_000001a4140f19f0 .event/or E_000001a4140f19f0/0, E_000001a4140f19f0/1;
L_000001a4141d5a60 .cmp/eq 5, L_000001a41417a0f0, v000001a41416f3b0_0;
L_000001a4141d6fa0 .cmp/eq 5, L_000001a41417b810, v000001a41416f3b0_0;
S_000001a414175750 .scope module, "main_alu" "alu" 3 257, 16 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001a414177570_0 .net "ALUControl", 3 0, v000001a414125630_0;  alias, 1 drivers
v000001a414175bd0_0 .var "ALUResult", 31 0;
v000001a4141763f0_0 .net "SrcA", 31 0, L_000001a4141d7860;  alias, 1 drivers
v000001a414177610_0 .net "SrcB", 31 0, L_000001a4141d6640;  alias, 1 drivers
v000001a414176170_0 .var "Zero", 0 0;
E_000001a4140f1bf0 .event edge, v000001a414125630_0, v000001a414171fa0_0, v000001a414172040_0, v000001a41416fd10_0;
S_000001a414174f80 .scope module, "pc_add" "adder" 3 105, 17 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a414175950_0 .net "a", 31 0, v000001a414176a30_0;  alias, 1 drivers
L_000001a41417b938 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a414176fd0_0 .net "b", 31 0, L_000001a41417b938;  1 drivers
v000001a414175ef0_0 .net "y", 31 0, L_000001a414179f10;  alias, 1 drivers
L_000001a414179f10 .arith/sum 32, v000001a414176a30_0, L_000001a41417b938;
S_000001a414174df0 .scope module, "pc_reg" "pc" 3 96, 18 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "out";
v000001a4141772f0_0 .net "clk", 0 0, o000001a414126bf8;  alias, 0 drivers
v000001a414177070_0 .net "en", 0 0, v000001a414175db0_0;  alias, 1 drivers
v000001a414176a30_0 .var "out", 31 0;
v000001a414175b30_0 .net "pc_in", 31 0, L_000001a414179ab0;  alias, 1 drivers
v000001a414177110_0 .net "rst_n", 0 0, o000001a414126fe8;  alias, 0 drivers
E_000001a4140f1cf0/0 .event negedge, v000001a414124a50_0;
E_000001a4140f1cf0/1 .event posedge, v000001a414124550_0;
E_000001a4140f1cf0 .event/or E_000001a4140f1cf0/0, E_000001a4140f1cf0/1;
S_000001a4141755c0 .scope module, "pc_target_add" "adder" 3 269, 17 1 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a4141776b0_0 .net "a", 31 0, v000001a41416f310_0;  alias, 1 drivers
v000001a414175c70_0 .net "b", 31 0, v000001a414170670_0;  alias, 1 drivers
v000001a414176490_0 .net "y", 31 0, L_000001a4141d75e0;  alias, 1 drivers
L_000001a4141d75e0 .arith/sum 32, v000001a41416f310_0, v000001a414170670_0;
S_000001a414174ad0 .scope module, "result_mux" "mux3" 3 332, 2 10 0, S_000001a4140b6ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001a4140f2e30 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
v000001a414176850_0 .net *"_ivl_1", 0 0, L_000001a4141d5ec0;  1 drivers
v000001a4141759f0_0 .net *"_ivl_3", 0 0, L_000001a4141d6500;  1 drivers
v000001a4141771b0_0 .net *"_ivl_4", 31 0, L_000001a4141d65a0;  1 drivers
v000001a414175f90_0 .net "d0", 31 0, v000001a414170170_0;  alias, 1 drivers
v000001a414176990_0 .net "d1", 31 0, v000001a414171320_0;  alias, 1 drivers
v000001a414177390_0 .net "d2", 31 0, v000001a41416ef50_0;  alias, 1 drivers
v000001a414176210_0 .net "s", 1 0, v000001a4141716e0_0;  alias, 1 drivers
v000001a414176030_0 .net "y", 31 0, L_000001a4141d66e0;  alias, 1 drivers
L_000001a4141d5ec0 .part v000001a4141716e0_0, 1, 1;
L_000001a4141d6500 .part v000001a4141716e0_0, 0, 1;
L_000001a4141d65a0 .functor MUXZ 32, v000001a414170170_0, v000001a414171320_0, L_000001a4141d6500, C4<>;
L_000001a4141d66e0 .functor MUXZ 32, L_000001a4141d65a0, v000001a41416ef50_0, L_000001a4141d5ec0, C4<>;
    .scope S_000001a414174df0;
T_0 ;
    %wait E_000001a4140f1cf0;
    %load/vec4 v000001a414177110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414176a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a414177070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a414176a30_0;
    %assign/vec4 v000001a414176a30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a414175b30_0;
    %assign/vec4 v000001a414176a30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a4140b6220;
T_1 ;
    %wait E_000001a4140f02b0;
    %load/vec4 v000001a414124a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001a414125f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414124730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414125310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a4141258b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001a414125f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414124730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414125310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a4141253b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001a414125f90_0;
    %assign/vec4 v000001a414125f90_0, 0;
    %load/vec4 v000001a414124730_0;
    %assign/vec4 v000001a414124730_0, 0;
    %load/vec4 v000001a414125310_0;
    %assign/vec4 v000001a414125310_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001a4141247d0_0;
    %assign/vec4 v000001a414125f90_0, 0;
    %load/vec4 v000001a414124ff0_0;
    %assign/vec4 v000001a414124730_0, 0;
    %load/vec4 v000001a414125db0_0;
    %assign/vec4 v000001a414125310_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a41406d7b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a414170f60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a414170f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a414170f60_0;
    %store/vec4a v000001a4141718c0, 4, 0;
    %load/vec4 v000001a414170f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a414170f60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001a41406d7b0;
T_3 ;
    %wait E_000001a4140f07f0;
    %load/vec4 v000001a414171e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a414171dc0_0;
    %load/vec4 v000001a4141724a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a4141718c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a4140a35e0;
T_4 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %end;
    .thread T_4;
    .scope S_000001a4140a35e0;
T_5 ;
    %wait E_000001a4140f12f0;
    %load/vec4 v000001a414173010_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 4384, 0, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 992, 96, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 7688, 3584, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1140, 96, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 4360, 0, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 5966, 268, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 6401, 0, 13;
    %store/vec4 v000001a4141745f0_0, 0, 13;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a4140a3450;
T_6 ;
    %wait E_000001a4140f03b0;
    %load/vec4 v000001a4141710a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001a414172220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.5 ;
    %load/vec4 v000001a4141715a0_0;
    %load/vec4 v000001a4141722c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
T_6.16 ;
    %jmp T_6.14;
T_6.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.8 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v000001a4141715a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
T_6.18 ;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a4141709c0_0, 0, 4;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a4140a3770;
T_7 ;
    %wait E_000001a4140f10f0;
    %load/vec4 v000001a414172e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a414173650_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a414173650_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a414173650_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a414173650_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a414173650_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001a414173650_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a414173650_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a414173650_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000001a414173650_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a4141735b0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a4140b63b0;
T_8 ;
    %wait E_000001a4140f02b0;
    %load/vec4 v000001a41416eeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001a414019d90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a41416eff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a41416f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4140ffac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a414125630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4141259f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414125810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416f6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ecd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416f310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416f950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416fa90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416f3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414170670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416fb30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a4141707b0_0;
    %assign/vec4 v000001a41416f6d0_0, 0;
    %load/vec4 v000001a414170530_0;
    %assign/vec4 v000001a41416ecd0_0, 0;
    %load/vec4 v000001a4141702b0_0;
    %assign/vec4 v000001a41416f310_0, 0;
    %load/vec4 v000001a41416f810_0;
    %assign/vec4 v000001a41416f950_0, 0;
    %load/vec4 v000001a41416fc70_0;
    %assign/vec4 v000001a41416fa90_0, 0;
    %load/vec4 v000001a41416eaf0_0;
    %assign/vec4 v000001a41416f3b0_0, 0;
    %load/vec4 v000001a41416f270_0;
    %assign/vec4 v000001a414170670_0, 0;
    %load/vec4 v000001a41416f8b0_0;
    %assign/vec4 v000001a41416fb30_0, 0;
    %load/vec4 v000001a41416f770_0;
    %assign/vec4 v000001a41416eff0_0, 0;
    %load/vec4 v000001a4141703f0_0;
    %assign/vec4 v000001a41416f9f0_0, 0;
    %load/vec4 v000001a41416fef0_0;
    %assign/vec4 v000001a414170030_0, 0;
    %load/vec4 v000001a41416fe50_0;
    %assign/vec4 v000001a414170210_0, 0;
    %load/vec4 v000001a4140feee0_0;
    %assign/vec4 v000001a4140ffac0_0, 0;
    %load/vec4 v000001a4141254f0_0;
    %assign/vec4 v000001a414125630_0, 0;
    %load/vec4 v000001a414125950_0;
    %assign/vec4 v000001a4141259f0_0, 0;
    %load/vec4 v000001a414125090_0;
    %assign/vec4 v000001a414125810_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a414175750;
T_9 ;
    %wait E_000001a4140f1bf0;
    %load/vec4 v000001a414177570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %add;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %sub;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %and;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %or;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %xor;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v000001a4141763f0_0;
    %load/vec4 v000001a414177610_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v000001a414175bd0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %load/vec4 v000001a414175bd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %store/vec4 v000001a414176170_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001a4140b2940;
T_10 ;
    %wait E_000001a4140f02b0;
    %load/vec4 v000001a41416f130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a41416e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ff90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ed70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416ec30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416eb90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a41416ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a41416e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414170490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ff90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ed70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416ec30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416eb90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a4141705d0_0;
    %assign/vec4 v000001a414170710_0, 0;
    %load/vec4 v000001a41416e910_0;
    %assign/vec4 v000001a41416e9b0_0, 0;
    %load/vec4 v000001a41416f090_0;
    %assign/vec4 v000001a414170490_0, 0;
    %load/vec4 v000001a41416fd10_0;
    %assign/vec4 v000001a41416ff90_0, 0;
    %load/vec4 v000001a4141700d0_0;
    %assign/vec4 v000001a41416ed70_0, 0;
    %load/vec4 v000001a41416f450_0;
    %assign/vec4 v000001a41416ec30_0, 0;
    %load/vec4 v000001a41416ea50_0;
    %assign/vec4 v000001a41416eb90_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a4140b6e70;
T_11 ;
    %wait E_000001a4140f02b0;
    %load/vec4 v000001a414124690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001a4141245f0_0;
    %load/vec4 v000001a4141240f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a414125bd0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a4140ad530;
T_12 ;
    %wait E_000001a4140f02b0;
    %load/vec4 v000001a4141713c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a414171b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a4141716e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414170170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a414171320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a41416f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a41416ef50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a414171640_0;
    %assign/vec4 v000001a414171b40_0, 0;
    %load/vec4 v000001a414172180_0;
    %assign/vec4 v000001a4141716e0_0, 0;
    %load/vec4 v000001a41416f1d0_0;
    %assign/vec4 v000001a414170170_0, 0;
    %load/vec4 v000001a414170350_0;
    %assign/vec4 v000001a414171320_0, 0;
    %load/vec4 v000001a41416f590_0;
    %assign/vec4 v000001a41416f630_0, 0;
    %load/vec4 v000001a41416f4f0_0;
    %assign/vec4 v000001a41416ef50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a414174940;
T_13 ;
    %wait E_000001a4140f19f0;
    %load/vec4 v000001a414174230_0;
    %load/vec4 v000001a414177750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a414177750_0;
    %load/vec4 v000001a414173d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a4141738d0_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001a4141765d0_0;
    %load/vec4 v000001a414177750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a414177750_0;
    %load/vec4 v000001a414174550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a4141738d0_0, 0, 2;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a4141738d0_0, 0, 2;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a414174940;
T_14 ;
    %wait E_000001a4140f24b0;
    %load/vec4 v000001a414174230_0;
    %load/vec4 v000001a4141774d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a4141774d0_0;
    %load/vec4 v000001a414173d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a414173ab0_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001a4141765d0_0;
    %load/vec4 v000001a4141774d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a4141774d0_0;
    %load/vec4 v000001a414174550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a414173ab0_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a414173ab0_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a414174940;
T_15 ;
    %wait E_000001a4140f27f0;
    %load/vec4 v000001a414175d10_0;
    %store/vec4 v000001a414175db0_0, 0, 1;
    %load/vec4 v000001a414175d10_0;
    %store/vec4 v000001a414176df0_0, 0, 1;
    %load/vec4 v000001a414175d10_0;
    %load/vec4 v000001a414174190_0;
    %or;
    %store/vec4 v000001a414173290_0, 0, 1;
    %load/vec4 v000001a414174190_0;
    %store/vec4 v000001a414173fb0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./multiplexer.v";
    "c:\Users\chits\OneDrive\Documents\GitHub\RISC-V-Processor\Pipelined Processor\top_module.v";
    "./data_mem.v";
    "./instruction_mem.v";
    "./IF_ID.v";
    "./ID_EX.v";
    "./EX_MA.v";
    "./MA_WB.v";
    "./reg_file.v";
    "./controller.v";
    "./ALU_Decoder.v";
    "./main_decoder.v";
    "./extend_unit.v";
    "./hazard_unit.v";
    "./alu.v";
    "./generic_building_blocks.v";
    "./program_counter.v";
