/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [2:0] _03_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[2] & celloutsig_0_3z[2]);
  assign celloutsig_1_0z = ~(in_data[147] & in_data[174]);
  assign celloutsig_1_2z = ~(in_data[129] & in_data[123]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z & celloutsig_0_8z[9]);
  assign celloutsig_0_31z = ~(celloutsig_0_3z[2] & celloutsig_0_5z);
  assign celloutsig_0_45z = ~(celloutsig_0_17z | celloutsig_0_31z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(_01_ | celloutsig_1_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_2z | celloutsig_1_10z);
  assign celloutsig_0_29z = ~(celloutsig_0_5z | celloutsig_0_15z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z[0] | celloutsig_0_4z) & celloutsig_0_2z[15]);
  reg [12:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 13'h0000;
    else _15_ <= { in_data[140:137], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign { _01_, _02_[11:0] } = _15_;
  reg [2:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z };
  assign { _03_[2], _00_, _03_[0] } = _16_;
  assign celloutsig_0_8z = in_data[53:44] & celloutsig_0_2z[14:5];
  assign celloutsig_0_1z = in_data[59:50] >= celloutsig_0_0z;
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z } >= { _03_[2], _00_, _03_[0] };
  assign celloutsig_1_6z = ! { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_0_6z = ! { in_data[11:8], celloutsig_0_5z };
  assign celloutsig_0_7z = ! { celloutsig_0_2z[13:10], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = ! { celloutsig_0_2z[10:0], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_14z = { in_data[64], celloutsig_0_13z, celloutsig_0_13z } || { in_data[42:41], celloutsig_0_7z };
  assign celloutsig_0_24z = in_data[25:20] || celloutsig_0_0z[9:4];
  assign celloutsig_0_44z = celloutsig_0_29z & ~(celloutsig_0_24z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_3z = in_data[68:66] % { 1'h1, celloutsig_0_2z[8:7] };
  assign celloutsig_0_15z = celloutsig_0_2z[15:1] !== { in_data[50], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_19z = ~^ { in_data[122:97], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[47:38] >> in_data[78:69];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } >> { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[60:45] ~^ { celloutsig_0_0z[7:2], celloutsig_0_0z };
  assign _02_[12] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
