<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>David Walter | Genetic Logic Lab</title><link>/author/david-walter/</link><atom:link href="/author/david-walter/index.xml" rel="self" type="application/rss+xml"/><description>David Walter</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Aug 2014 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>David Walter</title><link>/author/david-walter/</link></image><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>Analog/mixed-signal circuit verification using models generated from simulation traces</title><link>/publication/little-analogmixed-signal-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2010/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/little-analogmixed-signal-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/walter-bounded-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/walter-bounded-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>/publication/myers-case-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/little-verification-2004/</guid><description/></item><item><title>Verification of timed circuits with failure directed abstractions</title><link>/publication/zheng-verification-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/zheng-verification-2003/</guid><description/></item></channel></rss>