\hypertarget{struct_i2_c___type_def}{}\doxysection{I2\+C\+\_\+\+Type\+Def结构体 参考}
\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


{\ttfamily \#include $<$reg\+\_\+i2c.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_adc89a3e08c11d9bbb91581262ba683ad}{CR}}\\
\>\>{\em Control Register offset: 0x00 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a45f247d7510f336a1d255aceaceb8dbe}{IC\_CON}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a7df5b97c89b1bc307bf5f574c54318cc}{TAR}}\\
\>\>{\em Target Address Register offset: 0x04 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aa958dd33cb1acc2553b2fabd45c915db}{IC\_TAR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a363f2b3b8e1ccf2f07508c630d9428d8}{SAR}}\\
\>\>{\em Slave Address Register offset: 0x08 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a24fce63d4e630ae88b1d8058ef6623b8}{IC\_SAR}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aee1459214f8ce441d3f42883a9415dce}{IC\+\_\+\+HS\+\_\+\+MADDR\+\_\+\+RESERVED}}
\begin{DoxyCompactList}\small\item\em Reserved Register offset\+: 0x0C \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a838c70526e9ce59b85e24e6bbf6d1159}{DR}}\\
\>\>{\em Data Command Register offset: 0x10 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a74c648957aa6a4b514abbae1eead37d1}{IC\_DATA\_CMD}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a69748915c24263f7ebace6a50eee584a}{SSHR}}\\
\>\>{\em SCL High Period Count for Std. Speed Register offset: 0x14 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a96ec3be05a303cc3fe135f21699f9859}{IC\_SS\_SCL\_HCNT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ada7fe77955183928020d0d6d0ad8805c}{SSLR}}\\
\>\>{\em SCL Low Period Count for Std. Speed Register offset: 0x18 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_af3038bfad19f110c7ed7dc6c4fcb0eed}{IC\_SS\_SCL\_LCNT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ae8d6905711ee489abf3db274e3261ff6}{FSHR}}\\
\>\>{\em SCL High Period Count for Fast Speed Register offset: 0x1C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a527274629cbdd07fcd33bdb6e7801ccc}{IC\_FS\_SCL\_HCNT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a13e15ac732264e7407aacb977cf215b5}{FSLR}}\\
\>\>{\em SCL Low Period Count for Fast Speed Register offset: 0x20 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a6c17c6b376ae8491ac9ea529c3c9f551}{IC\_FS\_SCL\_LCNT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a390a26fe3c680a67dcf552ee9b96a9a7}{IC\+\_\+\+HS\+\_\+\+SCL\+\_\+\+HCNT\+\_\+\+RESERVED}}
\begin{DoxyCompactList}\small\item\em Reserved Register offset\+: 0x24 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a1a9cb23d66a02ad3cacd88313cd8ad6e}{IC\+\_\+\+HS\+\_\+\+SCL\+\_\+\+LCNT\+\_\+\+RESERVED}}
\begin{DoxyCompactList}\small\item\em Reserved Register offset\+: 0x28 \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aeceae3fae5f91df011aab436bd50e032}{ISR}}\\
\>\>{\em Interrupt Status Register offset: 0x2C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ad988440ffb000834585cd7f056e65636}{IC\_INTR\_STAT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a79218afac77ce22478e88d3a17a958e5}{IMR}}\\
\>\>{\em Interrupt Mask Register offset: 0x30 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a69b3ce915cf336492e0210b342c932e9}{IC\_INTR\_MASK}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_acf3dd1ea6785dbf7a96dc07b09dd8dec}{RAWISR}}\\
\>\>{\em RAW Interrupt Status Register offset: 0x34 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a2cc3e0e1408060ff7807b98c0fe2ffba}{IC\_RAW\_INTR\_STAT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a41fe7a622f7b2bb4466b7b28c6e65239}{RXTLR}}\\
\>\>{\em Receive FIFO Threshold Level Register offset: 0x38 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_af974c21b3bcbaa31ea4290987fc0ffd2}{IC\_RX\_TL}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a4c2e7f0257918a00a0c05acfdb126125}{TXTLR}}\\
\>\>{\em Transmit FIFO Threshold Level Register offset: 0x3C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ae5232f2ecae376ecf43fe4b3cb855a9b}{IC\_TX\_TL}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_adc7a8e56713092b24d610e7a2cf40413}{ICR}}\\
\>\>{\em Clear All Interrupt Register offset: 0x40 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a22ff3e199936e034970bffef8a762a1b}{IC\_CLR\_INTR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ac98fd213f7c76e5307562a762ae332f8}{RX\_UNDER}}\\
\>\>{\em Clear RX\_UNDER Interrupt Register offset: 0x44 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a675256260de082760a26a691e2c8e3dd}{IC\_CLR\_RX\_UNDER}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ad4a3a78be1d6e9d7417f818491fa5fa9}{RX\_OVER}}\\
\>\>{\em Clear RX\_OVER Interrupt Register offset: 0x48 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a1176b31d92b1a0d052a58d557e609ed9}{IC\_CLR\_RX\_OVER}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ade0d3f209232a6b860f7560e59e261af}{TX\_OVER}}\\
\>\>{\em Clear TX\_OVER Interrupt Register offset: 0x4C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a7bfac93285163be0d6ffce1f484c7709}{IC\_CLR\_TX\_OVER}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a0290927c045e77206a057b2bd247b5ea}{RD\_REQ}}\\
\>\>{\em Clear RD\_REQ Interrupt Register offset: 0x50 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a473e82b036515a6eb3586db1dcc63984}{IC\_CLR\_RD\_REQ}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a6deffa3e4e1f386929cfdbc1c03b4201}{TX\_ABRT}}\\
\>\>{\em Clear TX\_ABRT Interrupt Register offset: 0x54 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a1f5eb309c0b44ab2bf0416985a378571}{IC\_CLR\_TX\_ABRT}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a9b6341b34418288b8be7e7e3635162f2}{RX\_DONE}}\\
\>\>{\em Clear RX\_DONE Interrupt Register offset: 0x58 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ac7f8ca38093be576ba4489234d98c7eb}{IC\_CLR\_RX\_DONE}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a50cc73362adda6b23321dc50d7bc7576}{ACTIV}}\\
\>\>{\em Clear ACTIVITY Interrupt Register offset: 0x5C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a5fb49f181ce1cdb32fb41d2e831f5c33}{IC\_CLR\_ACTIVITY}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a8c7fa0748bfb926747c30fb2004793b8}{STOP}}\\
\>\>{\em Clear STOP\_DET Interrupt Register offset: 0x60 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ad9fc4807236a0bc474213e04f4938199}{IC\_CLR\_STOP\_DET}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a6ab6daf40bb81f9776020a17f9155d38}{START}}\\
\>\>{\em Clear START\_DET Interrupt Register offset: 0x64 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a88a0dda9fc3f0bbe0d8e90641c088942}{IC\_CLR\_START\_DET}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a5d22f013dc3c262cc19b23047201b41a}{GC}}\\
\>\>{\em Clear GEN\_CALL Interrupt Register offset: 0x68 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a4c79b6c6cc9deedbd513eacb0c1ff9a0}{IC\_CLR\_GEN\_CALL}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a6944b003c7e8ec525c910b26135b2ab7}{ENR}}\\
\>\>{\em Enable Register offset: 0x6C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_adcd5795ae2cf11d1dc5d45fd289d27b2}{IC\_ENABLE}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aa4f0ac392c03361f800a2e08c1c38018}{SR}}\\
\>\>{\em Status Register offset: 0x70 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a850e3ebde2ded6b9dce7eb7d1b025905}{IC\_STATUS}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a3b692b2fa275e3dbed9632bbd160af71}{TXFLR}}\\
\>\>{\em Transmit FIFO Level Register offset: 0x74 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a1d1abd31732073c258bbe0a16a8a268b}{IC\_TXFLR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aebfa49cabc9d990062548c5bc8155ad1}{RXFLR}}\\
\>\>{\em Receive FIFO Level Register offset: 0x78 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a6e396843409b9ced8c1aa663918d35e2}{IC\_RXFLR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a557cd0b5563d5b3eee48568aa2676886}{HOLD}}\\
\>\>{\em SDA Hold Time Register offset: 0x7C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a2d7b0f42371c70dd654cbe5a7f8d4589}{IC\_SDA\_HOLD}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_abdcd7e1752350502ded6e468985da741}{RESERVED28}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a8977811b05a4936a5e9e240328383c76}{RESERVED29}}
\begin{DoxyCompactList}\small\item\em IC\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+SOURCE\+\_\+\+RESERVED; \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a652a3da98e6d63b5c44e968486835380}{DMA}}\\
\>\>{\em DMA Control Register offset: 0x88 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ac951cee9028241e18b8a42895cc3196d}{IC\_DMA\_CR}}\\
\}; \\

\end{tabbing}\begin{DoxyCompactList}\small\item\em IC\+\_\+\+SLV\+\_\+\+DATA\+\_\+\+NACK\+\_\+\+ONLY\+\_\+\+RESERVED; \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a519f878ec0373e2d9daac08f49dc5ffa}{RESERVED30}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aab4f65ec50b8d87e23f6548e26284bc0}{RESERVED31}}
\begin{DoxyCompactList}\small\item\em IC\+\_\+\+DMA\+\_\+\+TDLR\+\_\+\+RESERVED; \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aeb95ce9c1f76f393b882da481303ae0c}{SETUP}}\\
\>\>{\em SDA Setup Time Register offset: 0x94 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_af9ed558315b6a9b86790fe225b862d78}{IC\_SDA\_SETUP}}\\
\}; \\

\end{tabbing}\begin{DoxyCompactList}\small\item\em IC\+\_\+\+DMA\+\_\+\+RDLR\+\_\+\+RESERVED; \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a329c146b660ed1259939c486303c5108}{GCR}}\\
\>\>{\em ACK General Call Register offset: 0x98 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a3329c9cf5343e0834253c68417a5508f}{IC\_ACK\_GENERAL\_CALL}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a7e08bc16ca65357d82e6849a5a3a0f9a}{RESERVED32a}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_afeaec5293b26221a0e8ac9cdff444ca6}{RESERVED33}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+RESERVED; offset\+: 0x9C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_ad94a81342104b09a0a9345ca42f6ef32}{RESERVED34}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+RESERVED; offset\+: 0x\+A0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a13dca44a319fd4ca8cccee3495e30a1b}{RESERVED35}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+RESERVED; offset\+: 0x\+A4 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_acdfd57632c0345472fee19ec48fbd6fa}{RESERVED36}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+RESERVED; offset\+: 0x\+A8 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_a2dd3e50496f68768e47971e04886275c}{SLVMASK}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+RESERVED; offset\+: 0x\+AC     \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i2_c___type_def_aff0f2f19a237ef73c3e74bd00b6c8774}{SLVRCVADDR}}
\begin{DoxyCompactList}\small\item\em I2\+C \+Slave \+Mode \+Address \+Register offset\+: 0x\+B4 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}


在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00060}{60}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_i2_c___type_def_a817c2e1c0dfa05ed8a6ba5249d616157}\label{struct_i2_c___type_def_a817c2e1c0dfa05ed8a6ba5249d616157}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@131}

\mbox{\Hypertarget{struct_i2_c___type_def_a660219e180b70740c01ac96b62142035}\label{struct_i2_c___type_def_a660219e180b70740c01ac96b62142035}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@133}

\mbox{\Hypertarget{struct_i2_c___type_def_a2a24a3f95b42addc9e27c4d445c70cfd}\label{struct_i2_c___type_def_a2a24a3f95b42addc9e27c4d445c70cfd}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@135}

\mbox{\Hypertarget{struct_i2_c___type_def_ac81bde492e4626efcdb2f6f52f68ddd7}\label{struct_i2_c___type_def_ac81bde492e4626efcdb2f6f52f68ddd7}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@137}

\mbox{\Hypertarget{struct_i2_c___type_def_a989787a610c9151f5ab5aecaa55fecf0}\label{struct_i2_c___type_def_a989787a610c9151f5ab5aecaa55fecf0}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@139}

\mbox{\Hypertarget{struct_i2_c___type_def_ad84d75836993aa794a75d049d1513e7b}\label{struct_i2_c___type_def_ad84d75836993aa794a75d049d1513e7b}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@141}

\mbox{\Hypertarget{struct_i2_c___type_def_a25c7b5ccd7cad6fed0741b10f4045059}\label{struct_i2_c___type_def_a25c7b5ccd7cad6fed0741b10f4045059}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@143}

\mbox{\Hypertarget{struct_i2_c___type_def_a8076989c9379070351b2674bd098ae6b}\label{struct_i2_c___type_def_a8076989c9379070351b2674bd098ae6b}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@145}

\mbox{\Hypertarget{struct_i2_c___type_def_adc4bb471f8f9150f41968c7dd7c0f32c}\label{struct_i2_c___type_def_adc4bb471f8f9150f41968c7dd7c0f32c}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@147}

\mbox{\Hypertarget{struct_i2_c___type_def_a959997f523371cef1576b1f9d83652a1}\label{struct_i2_c___type_def_a959997f523371cef1576b1f9d83652a1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@149}

\mbox{\Hypertarget{struct_i2_c___type_def_a7cca506f4bf6f8a5d2c7acce8dd1a69e}\label{struct_i2_c___type_def_a7cca506f4bf6f8a5d2c7acce8dd1a69e}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@151}

\mbox{\Hypertarget{struct_i2_c___type_def_a295240879c7a6bc899ab68d5e9ab8b83}\label{struct_i2_c___type_def_a295240879c7a6bc899ab68d5e9ab8b83}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@153}

\mbox{\Hypertarget{struct_i2_c___type_def_a09cbd6ed8e2b0dcf2923860c8eb42e61}\label{struct_i2_c___type_def_a09cbd6ed8e2b0dcf2923860c8eb42e61}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@155}

\mbox{\Hypertarget{struct_i2_c___type_def_a0eed9220395418c2f8f694dc35eb670a}\label{struct_i2_c___type_def_a0eed9220395418c2f8f694dc35eb670a}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@157}

\mbox{\Hypertarget{struct_i2_c___type_def_af0322d354a927d50b7cd12e904574f3a}\label{struct_i2_c___type_def_af0322d354a927d50b7cd12e904574f3a}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@159}

\mbox{\Hypertarget{struct_i2_c___type_def_ad6a434799bb2257be7350cfb226a35cf}\label{struct_i2_c___type_def_ad6a434799bb2257be7350cfb226a35cf}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@161}

\mbox{\Hypertarget{struct_i2_c___type_def_a402f97fe66b86b64635223d3729d8e6c}\label{struct_i2_c___type_def_a402f97fe66b86b64635223d3729d8e6c}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@163}

\mbox{\Hypertarget{struct_i2_c___type_def_ab009c1450d3f96effb6c5da1f4a1f2f9}\label{struct_i2_c___type_def_ab009c1450d3f96effb6c5da1f4a1f2f9}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@165}

\mbox{\Hypertarget{struct_i2_c___type_def_a2fd771061e45ec29111846fa68e7b513}\label{struct_i2_c___type_def_a2fd771061e45ec29111846fa68e7b513}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@167}

\mbox{\Hypertarget{struct_i2_c___type_def_aae5beda3b0ef90a6aec95e163bc8d4d7}\label{struct_i2_c___type_def_aae5beda3b0ef90a6aec95e163bc8d4d7}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@169}

\mbox{\Hypertarget{struct_i2_c___type_def_a0cba4213c42dfcc916b7248e324a808f}\label{struct_i2_c___type_def_a0cba4213c42dfcc916b7248e324a808f}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@171}

\mbox{\Hypertarget{struct_i2_c___type_def_a29e0ebaa01f9934943addd3b0e62fb15}\label{struct_i2_c___type_def_a29e0ebaa01f9934943addd3b0e62fb15}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@173}

\mbox{\Hypertarget{struct_i2_c___type_def_a1ed27f1584c1da4f1d3f65e2e7425aef}\label{struct_i2_c___type_def_a1ed27f1584c1da4f1d3f65e2e7425aef}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@175}

\mbox{\Hypertarget{struct_i2_c___type_def_a559a2a2ae624738f90d22311ba7d53b4}\label{struct_i2_c___type_def_a559a2a2ae624738f90d22311ba7d53b4}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@177}

\mbox{\Hypertarget{struct_i2_c___type_def_ae3b63205a0de398a374e41e114de2023}\label{struct_i2_c___type_def_ae3b63205a0de398a374e41e114de2023}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@179}

\mbox{\Hypertarget{struct_i2_c___type_def_a1929b92f1dc7fbe4e2f4497d9bba8fa8}\label{struct_i2_c___type_def_a1929b92f1dc7fbe4e2f4497d9bba8fa8}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@181}

\mbox{\Hypertarget{struct_i2_c___type_def_a41d608744536c481febdd30a8f6820bb}\label{struct_i2_c___type_def_a41d608744536c481febdd30a8f6820bb}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@183}

\mbox{\Hypertarget{struct_i2_c___type_def_abc2603b25986ae966e81001965e24508}\label{struct_i2_c___type_def_abc2603b25986ae966e81001965e24508}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@185}

\mbox{\Hypertarget{struct_i2_c___type_def_a7160a2b56a204d7243a3609cb96c0d29}\label{struct_i2_c___type_def_a7160a2b56a204d7243a3609cb96c0d29}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@187}

\mbox{\Hypertarget{struct_i2_c___type_def_a27f22e7e7c2c32b36b293cbeee0f62eb}\label{struct_i2_c___type_def_a27f22e7e7c2c32b36b293cbeee0f62eb}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@189}



IC\+\_\+\+SLV\+\_\+\+DATA\+\_\+\+NACK\+\_\+\+ONLY\+\_\+\+RESERVED; 

\mbox{\Hypertarget{struct_i2_c___type_def_ac5185500c5dc5d9de462872e3995fe10}\label{struct_i2_c___type_def_ac5185500c5dc5d9de462872e3995fe10}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@191}



IC\+\_\+\+DMA\+\_\+\+RDLR\+\_\+\+RESERVED; 

\mbox{\Hypertarget{struct_i2_c___type_def_ae49f159eaa0cff21ece722c0aefb3512}\label{struct_i2_c___type_def_ae49f159eaa0cff21ece722c0aefb3512}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  I2\+C\+\_\+\+Type\+Def\+::@193}

\mbox{\Hypertarget{struct_i2_c___type_def_a50cc73362adda6b23321dc50d7bc7576}\label{struct_i2_c___type_def_a50cc73362adda6b23321dc50d7bc7576}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ACTIV@{ACTIV}}
\index{ACTIV@{ACTIV}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACTIV}{ACTIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+ACTIV}



Clear ACTIVITY Interrupt Register offset\+: 0x5C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00145}{145}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_adc89a3e08c11d9bbb91581262ba683ad}\label{struct_i2_c___type_def_adc89a3e08c11d9bbb91581262ba683ad}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR@{CR}}
\index{CR@{CR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+CR}



Control Register offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a652a3da98e6d63b5c44e968486835380}\label{struct_i2_c___type_def_a652a3da98e6d63b5c44e968486835380}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DMA@{DMA}}
\index{DMA@{DMA}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMA}{DMA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+DMA}



DMA Control Register offset\+: 0x88 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00184}{184}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a838c70526e9ce59b85e24e6bbf6d1159}\label{struct_i2_c___type_def_a838c70526e9ce59b85e24e6bbf6d1159}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+DR}



Data Command Register offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00075}{75}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a6944b003c7e8ec525c910b26135b2ab7}\label{struct_i2_c___type_def_a6944b003c7e8ec525c910b26135b2ab7}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ENR@{ENR}}
\index{ENR@{ENR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ENR}{ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+ENR}



Enable Register offset\+: 0x6C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00161}{161}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ae8d6905711ee489abf3db274e3261ff6}\label{struct_i2_c___type_def_ae8d6905711ee489abf3db274e3261ff6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!FSHR@{FSHR}}
\index{FSHR@{FSHR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FSHR}{FSHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+FSHR}



SCL High Period Count for Fast Speed Register offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00087}{87}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a13e15ac732264e7407aacb977cf215b5}\label{struct_i2_c___type_def_a13e15ac732264e7407aacb977cf215b5}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!FSLR@{FSLR}}
\index{FSLR@{FSLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FSLR}{FSLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+FSLR}



SCL Low Period Count for Fast Speed Register offset\+: 0x20 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00091}{91}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a5d22f013dc3c262cc19b23047201b41a}\label{struct_i2_c___type_def_a5d22f013dc3c262cc19b23047201b41a}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!GC@{GC}}
\index{GC@{GC}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GC}{GC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+GC}



Clear GEN\+\_\+\+CALL Interrupt Register offset\+: 0x68 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00157}{157}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a329c146b660ed1259939c486303c5108}\label{struct_i2_c___type_def_a329c146b660ed1259939c486303c5108}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!GCR@{GCR}}
\index{GCR@{GCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCR}{GCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+GCR}



ACK General Call Register offset\+: 0x98 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00194}{194}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a557cd0b5563d5b3eee48568aa2676886}\label{struct_i2_c___type_def_a557cd0b5563d5b3eee48568aa2676886}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!HOLD@{HOLD}}
\index{HOLD@{HOLD}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HOLD}{HOLD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+HOLD}



SDA Hold Time Register offset\+: 0x7C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00177}{177}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a3329c9cf5343e0834253c68417a5508f}\label{struct_i2_c___type_def_a3329c9cf5343e0834253c68417a5508f}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_ACK\_GENERAL\_CALL@{IC\_ACK\_GENERAL\_CALL}}
\index{IC\_ACK\_GENERAL\_CALL@{IC\_ACK\_GENERAL\_CALL}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_ACK\_GENERAL\_CALL}{IC\_ACK\_GENERAL\_CALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+ACK\+\_\+\+GENERAL\+\_\+\+CALL}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00195}{195}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a5fb49f181ce1cdb32fb41d2e831f5c33}\label{struct_i2_c___type_def_a5fb49f181ce1cdb32fb41d2e831f5c33}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_ACTIVITY@{IC\_CLR\_ACTIVITY}}
\index{IC\_CLR\_ACTIVITY@{IC\_CLR\_ACTIVITY}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_ACTIVITY}{IC\_CLR\_ACTIVITY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+ACTIVITY}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00146}{146}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a4c79b6c6cc9deedbd513eacb0c1ff9a0}\label{struct_i2_c___type_def_a4c79b6c6cc9deedbd513eacb0c1ff9a0}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_GEN\_CALL@{IC\_CLR\_GEN\_CALL}}
\index{IC\_CLR\_GEN\_CALL@{IC\_CLR\_GEN\_CALL}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_GEN\_CALL}{IC\_CLR\_GEN\_CALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+GEN\+\_\+\+CALL}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00158}{158}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a22ff3e199936e034970bffef8a762a1b}\label{struct_i2_c___type_def_a22ff3e199936e034970bffef8a762a1b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_INTR@{IC\_CLR\_INTR}}
\index{IC\_CLR\_INTR@{IC\_CLR\_INTR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_INTR}{IC\_CLR\_INTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+INTR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00118}{118}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a473e82b036515a6eb3586db1dcc63984}\label{struct_i2_c___type_def_a473e82b036515a6eb3586db1dcc63984}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_RD\_REQ@{IC\_CLR\_RD\_REQ}}
\index{IC\_CLR\_RD\_REQ@{IC\_CLR\_RD\_REQ}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_RD\_REQ}{IC\_CLR\_RD\_REQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+RD\+\_\+\+REQ}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00134}{134}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ac7f8ca38093be576ba4489234d98c7eb}\label{struct_i2_c___type_def_ac7f8ca38093be576ba4489234d98c7eb}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_RX\_DONE@{IC\_CLR\_RX\_DONE}}
\index{IC\_CLR\_RX\_DONE@{IC\_CLR\_RX\_DONE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_RX\_DONE}{IC\_CLR\_RX\_DONE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+RX\+\_\+\+DONE}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00142}{142}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a1176b31d92b1a0d052a58d557e609ed9}\label{struct_i2_c___type_def_a1176b31d92b1a0d052a58d557e609ed9}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_RX\_OVER@{IC\_CLR\_RX\_OVER}}
\index{IC\_CLR\_RX\_OVER@{IC\_CLR\_RX\_OVER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_RX\_OVER}{IC\_CLR\_RX\_OVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+RX\+\_\+\+OVER}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00126}{126}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a675256260de082760a26a691e2c8e3dd}\label{struct_i2_c___type_def_a675256260de082760a26a691e2c8e3dd}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_RX\_UNDER@{IC\_CLR\_RX\_UNDER}}
\index{IC\_CLR\_RX\_UNDER@{IC\_CLR\_RX\_UNDER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_RX\_UNDER}{IC\_CLR\_RX\_UNDER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+RX\+\_\+\+UNDER}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00122}{122}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a88a0dda9fc3f0bbe0d8e90641c088942}\label{struct_i2_c___type_def_a88a0dda9fc3f0bbe0d8e90641c088942}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_START\_DET@{IC\_CLR\_START\_DET}}
\index{IC\_CLR\_START\_DET@{IC\_CLR\_START\_DET}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_START\_DET}{IC\_CLR\_START\_DET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+START\+\_\+\+DET}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00154}{154}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ad9fc4807236a0bc474213e04f4938199}\label{struct_i2_c___type_def_ad9fc4807236a0bc474213e04f4938199}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_STOP\_DET@{IC\_CLR\_STOP\_DET}}
\index{IC\_CLR\_STOP\_DET@{IC\_CLR\_STOP\_DET}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_STOP\_DET}{IC\_CLR\_STOP\_DET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+STOP\+\_\+\+DET}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00150}{150}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a1f5eb309c0b44ab2bf0416985a378571}\label{struct_i2_c___type_def_a1f5eb309c0b44ab2bf0416985a378571}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_TX\_ABRT@{IC\_CLR\_TX\_ABRT}}
\index{IC\_CLR\_TX\_ABRT@{IC\_CLR\_TX\_ABRT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_TX\_ABRT}{IC\_CLR\_TX\_ABRT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+TX\+\_\+\+ABRT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00138}{138}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a7bfac93285163be0d6ffce1f484c7709}\label{struct_i2_c___type_def_a7bfac93285163be0d6ffce1f484c7709}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CLR\_TX\_OVER@{IC\_CLR\_TX\_OVER}}
\index{IC\_CLR\_TX\_OVER@{IC\_CLR\_TX\_OVER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CLR\_TX\_OVER}{IC\_CLR\_TX\_OVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CLR\+\_\+\+TX\+\_\+\+OVER}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00130}{130}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a45f247d7510f336a1d255aceaceb8dbe}\label{struct_i2_c___type_def_a45f247d7510f336a1d255aceaceb8dbe}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_CON@{IC\_CON}}
\index{IC\_CON@{IC\_CON}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_CON}{IC\_CON}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+CON}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00063}{63}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a74c648957aa6a4b514abbae1eead37d1}\label{struct_i2_c___type_def_a74c648957aa6a4b514abbae1eead37d1}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_DATA\_CMD@{IC\_DATA\_CMD}}
\index{IC\_DATA\_CMD@{IC\_DATA\_CMD}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_DATA\_CMD}{IC\_DATA\_CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+DATA\+\_\+\+CMD}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00076}{76}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ac951cee9028241e18b8a42895cc3196d}\label{struct_i2_c___type_def_ac951cee9028241e18b8a42895cc3196d}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_DMA\_CR@{IC\_DMA\_CR}}
\index{IC\_DMA\_CR@{IC\_DMA\_CR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_DMA\_CR}{IC\_DMA\_CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+DMA\+\_\+\+CR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00185}{185}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_adcd5795ae2cf11d1dc5d45fd289d27b2}\label{struct_i2_c___type_def_adcd5795ae2cf11d1dc5d45fd289d27b2}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_ENABLE@{IC\_ENABLE}}
\index{IC\_ENABLE@{IC\_ENABLE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_ENABLE}{IC\_ENABLE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+ENABLE}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00162}{162}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a527274629cbdd07fcd33bdb6e7801ccc}\label{struct_i2_c___type_def_a527274629cbdd07fcd33bdb6e7801ccc}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_FS\_SCL\_HCNT@{IC\_FS\_SCL\_HCNT}}
\index{IC\_FS\_SCL\_HCNT@{IC\_FS\_SCL\_HCNT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_FS\_SCL\_HCNT}{IC\_FS\_SCL\_HCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+FS\+\_\+\+SCL\+\_\+\+HCNT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00088}{88}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a6c17c6b376ae8491ac9ea529c3c9f551}\label{struct_i2_c___type_def_a6c17c6b376ae8491ac9ea529c3c9f551}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_FS\_SCL\_LCNT@{IC\_FS\_SCL\_LCNT}}
\index{IC\_FS\_SCL\_LCNT@{IC\_FS\_SCL\_LCNT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_FS\_SCL\_LCNT}{IC\_FS\_SCL\_LCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+FS\+\_\+\+SCL\+\_\+\+LCNT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00092}{92}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aee1459214f8ce441d3f42883a9415dce}\label{struct_i2_c___type_def_aee1459214f8ce441d3f42883a9415dce}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_HS\_MADDR\_RESERVED@{IC\_HS\_MADDR\_RESERVED}}
\index{IC\_HS\_MADDR\_RESERVED@{IC\_HS\_MADDR\_RESERVED}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_HS\_MADDR\_RESERVED}{IC\_HS\_MADDR\_RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+HS\+\_\+\+MADDR\+\_\+\+RESERVED}



Reserved Register offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00073}{73}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a390a26fe3c680a67dcf552ee9b96a9a7}\label{struct_i2_c___type_def_a390a26fe3c680a67dcf552ee9b96a9a7}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_HS\_SCL\_HCNT\_RESERVED@{IC\_HS\_SCL\_HCNT\_RESERVED}}
\index{IC\_HS\_SCL\_HCNT\_RESERVED@{IC\_HS\_SCL\_HCNT\_RESERVED}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_HS\_SCL\_HCNT\_RESERVED}{IC\_HS\_SCL\_HCNT\_RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+HS\+\_\+\+SCL\+\_\+\+HCNT\+\_\+\+RESERVED}



Reserved Register offset\+: 0x24 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00094}{94}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a1a9cb23d66a02ad3cacd88313cd8ad6e}\label{struct_i2_c___type_def_a1a9cb23d66a02ad3cacd88313cd8ad6e}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_HS\_SCL\_LCNT\_RESERVED@{IC\_HS\_SCL\_LCNT\_RESERVED}}
\index{IC\_HS\_SCL\_LCNT\_RESERVED@{IC\_HS\_SCL\_LCNT\_RESERVED}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_HS\_SCL\_LCNT\_RESERVED}{IC\_HS\_SCL\_LCNT\_RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+HS\+\_\+\+SCL\+\_\+\+LCNT\+\_\+\+RESERVED}



Reserved Register offset\+: 0x28 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00095}{95}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a69b3ce915cf336492e0210b342c932e9}\label{struct_i2_c___type_def_a69b3ce915cf336492e0210b342c932e9}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_INTR\_MASK@{IC\_INTR\_MASK}}
\index{IC\_INTR\_MASK@{IC\_INTR\_MASK}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_INTR\_MASK}{IC\_INTR\_MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+INTR\+\_\+\+MASK}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00102}{102}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ad988440ffb000834585cd7f056e65636}\label{struct_i2_c___type_def_ad988440ffb000834585cd7f056e65636}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_INTR\_STAT@{IC\_INTR\_STAT}}
\index{IC\_INTR\_STAT@{IC\_INTR\_STAT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_INTR\_STAT}{IC\_INTR\_STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+INTR\+\_\+\+STAT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00098}{98}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a2cc3e0e1408060ff7807b98c0fe2ffba}\label{struct_i2_c___type_def_a2cc3e0e1408060ff7807b98c0fe2ffba}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_RAW\_INTR\_STAT@{IC\_RAW\_INTR\_STAT}}
\index{IC\_RAW\_INTR\_STAT@{IC\_RAW\_INTR\_STAT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_RAW\_INTR\_STAT}{IC\_RAW\_INTR\_STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00106}{106}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_af974c21b3bcbaa31ea4290987fc0ffd2}\label{struct_i2_c___type_def_af974c21b3bcbaa31ea4290987fc0ffd2}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_RX\_TL@{IC\_RX\_TL}}
\index{IC\_RX\_TL@{IC\_RX\_TL}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_RX\_TL}{IC\_RX\_TL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+RX\+\_\+\+TL}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00110}{110}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a6e396843409b9ced8c1aa663918d35e2}\label{struct_i2_c___type_def_a6e396843409b9ced8c1aa663918d35e2}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_RXFLR@{IC\_RXFLR}}
\index{IC\_RXFLR@{IC\_RXFLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_RXFLR}{IC\_RXFLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+RXFLR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00174}{174}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a24fce63d4e630ae88b1d8058ef6623b8}\label{struct_i2_c___type_def_a24fce63d4e630ae88b1d8058ef6623b8}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_SAR@{IC\_SAR}}
\index{IC\_SAR@{IC\_SAR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_SAR}{IC\_SAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+SAR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00071}{71}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a2d7b0f42371c70dd654cbe5a7f8d4589}\label{struct_i2_c___type_def_a2d7b0f42371c70dd654cbe5a7f8d4589}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_SDA\_HOLD@{IC\_SDA\_HOLD}}
\index{IC\_SDA\_HOLD@{IC\_SDA\_HOLD}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_SDA\_HOLD}{IC\_SDA\_HOLD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+SDA\+\_\+\+HOLD}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00178}{178}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_af9ed558315b6a9b86790fe225b862d78}\label{struct_i2_c___type_def_af9ed558315b6a9b86790fe225b862d78}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_SDA\_SETUP@{IC\_SDA\_SETUP}}
\index{IC\_SDA\_SETUP@{IC\_SDA\_SETUP}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_SDA\_SETUP}{IC\_SDA\_SETUP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+SDA\+\_\+\+SETUP}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00191}{191}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a96ec3be05a303cc3fe135f21699f9859}\label{struct_i2_c___type_def_a96ec3be05a303cc3fe135f21699f9859}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_SS\_SCL\_HCNT@{IC\_SS\_SCL\_HCNT}}
\index{IC\_SS\_SCL\_HCNT@{IC\_SS\_SCL\_HCNT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_SS\_SCL\_HCNT}{IC\_SS\_SCL\_HCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+SS\+\_\+\+SCL\+\_\+\+HCNT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00080}{80}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_af3038bfad19f110c7ed7dc6c4fcb0eed}\label{struct_i2_c___type_def_af3038bfad19f110c7ed7dc6c4fcb0eed}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_SS\_SCL\_LCNT@{IC\_SS\_SCL\_LCNT}}
\index{IC\_SS\_SCL\_LCNT@{IC\_SS\_SCL\_LCNT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_SS\_SCL\_LCNT}{IC\_SS\_SCL\_LCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+SS\+\_\+\+SCL\+\_\+\+LCNT}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00084}{84}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a850e3ebde2ded6b9dce7eb7d1b025905}\label{struct_i2_c___type_def_a850e3ebde2ded6b9dce7eb7d1b025905}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_STATUS@{IC\_STATUS}}
\index{IC\_STATUS@{IC\_STATUS}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_STATUS}{IC\_STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+STATUS}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00166}{166}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aa958dd33cb1acc2553b2fabd45c915db}\label{struct_i2_c___type_def_aa958dd33cb1acc2553b2fabd45c915db}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_TAR@{IC\_TAR}}
\index{IC\_TAR@{IC\_TAR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_TAR}{IC\_TAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+TAR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00067}{67}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ae5232f2ecae376ecf43fe4b3cb855a9b}\label{struct_i2_c___type_def_ae5232f2ecae376ecf43fe4b3cb855a9b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_TX\_TL@{IC\_TX\_TL}}
\index{IC\_TX\_TL@{IC\_TX\_TL}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_TX\_TL}{IC\_TX\_TL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+TX\+\_\+\+TL}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00114}{114}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a1d1abd31732073c258bbe0a16a8a268b}\label{struct_i2_c___type_def_a1d1abd31732073c258bbe0a16a8a268b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IC\_TXFLR@{IC\_TXFLR}}
\index{IC\_TXFLR@{IC\_TXFLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IC\_TXFLR}{IC\_TXFLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IC\+\_\+\+TXFLR}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00170}{170}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_adc7a8e56713092b24d610e7a2cf40413}\label{struct_i2_c___type_def_adc7a8e56713092b24d610e7a2cf40413}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+ICR}



Clear All Interrupt Register offset\+: 0x40 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a79218afac77ce22478e88d3a17a958e5}\label{struct_i2_c___type_def_a79218afac77ce22478e88d3a17a958e5}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+IMR}



Interrupt Mask Register offset\+: 0x30 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00101}{101}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aeceae3fae5f91df011aab436bd50e032}\label{struct_i2_c___type_def_aeceae3fae5f91df011aab436bd50e032}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+ISR}



Interrupt Status Register offset\+: 0x2C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00097}{97}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_acf3dd1ea6785dbf7a96dc07b09dd8dec}\label{struct_i2_c___type_def_acf3dd1ea6785dbf7a96dc07b09dd8dec}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RAWISR@{RAWISR}}
\index{RAWISR@{RAWISR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RAWISR}{RAWISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RAWISR}



RAW Interrupt Status Register offset\+: 0x34 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00105}{105}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a0290927c045e77206a057b2bd247b5ea}\label{struct_i2_c___type_def_a0290927c045e77206a057b2bd247b5ea}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RD\_REQ@{RD\_REQ}}
\index{RD\_REQ@{RD\_REQ}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RD\_REQ}{RD\_REQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RD\+\_\+\+REQ}



Clear RD\+\_\+\+REQ Interrupt Register offset\+: 0x50 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00133}{133}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_abdcd7e1752350502ded6e468985da741}\label{struct_i2_c___type_def_abdcd7e1752350502ded6e468985da741}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED28@{RESERVED28}}
\index{RESERVED28@{RESERVED28}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED28}{RESERVED28}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED28}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00180}{180}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a8977811b05a4936a5e9e240328383c76}\label{struct_i2_c___type_def_a8977811b05a4936a5e9e240328383c76}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED29@{RESERVED29}}
\index{RESERVED29@{RESERVED29}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED29}{RESERVED29}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED29}



IC\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+SOURCE\+\_\+\+RESERVED; 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00181}{181}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a519f878ec0373e2d9daac08f49dc5ffa}\label{struct_i2_c___type_def_a519f878ec0373e2d9daac08f49dc5ffa}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED30@{RESERVED30}}
\index{RESERVED30@{RESERVED30}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED30}{RESERVED30}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED30}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00187}{187}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aab4f65ec50b8d87e23f6548e26284bc0}\label{struct_i2_c___type_def_aab4f65ec50b8d87e23f6548e26284bc0}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED31@{RESERVED31}}
\index{RESERVED31@{RESERVED31}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED31}{RESERVED31}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED31}



IC\+\_\+\+DMA\+\_\+\+TDLR\+\_\+\+RESERVED; 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00188}{188}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a7e08bc16ca65357d82e6849a5a3a0f9a}\label{struct_i2_c___type_def_a7e08bc16ca65357d82e6849a5a3a0f9a}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED32a@{RESERVED32a}}
\index{RESERVED32a@{RESERVED32a}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED32a}{RESERVED32a}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED32a}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00197}{197}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_afeaec5293b26221a0e8ac9cdff444ca6}\label{struct_i2_c___type_def_afeaec5293b26221a0e8ac9cdff444ca6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED33@{RESERVED33}}
\index{RESERVED33@{RESERVED33}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED33}{RESERVED33}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED33}



\+\_\+\+RESERVED; offset\+: 0x9C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00198}{198}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ad94a81342104b09a0a9345ca42f6ef32}\label{struct_i2_c___type_def_ad94a81342104b09a0a9345ca42f6ef32}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED34@{RESERVED34}}
\index{RESERVED34@{RESERVED34}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED34}{RESERVED34}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED34}



\+\_\+\+RESERVED; offset\+: 0x\+A0 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00199}{199}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a13dca44a319fd4ca8cccee3495e30a1b}\label{struct_i2_c___type_def_a13dca44a319fd4ca8cccee3495e30a1b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED35@{RESERVED35}}
\index{RESERVED35@{RESERVED35}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED35}{RESERVED35}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED35}



\+\_\+\+RESERVED; offset\+: 0x\+A4 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00200}{200}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_acdfd57632c0345472fee19ec48fbd6fa}\label{struct_i2_c___type_def_acdfd57632c0345472fee19ec48fbd6fa}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED36@{RESERVED36}}
\index{RESERVED36@{RESERVED36}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED36}{RESERVED36}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RESERVED36}



\+\_\+\+RESERVED; offset\+: 0x\+A8 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00201}{201}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a9b6341b34418288b8be7e7e3635162f2}\label{struct_i2_c___type_def_a9b6341b34418288b8be7e7e3635162f2}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RX\_DONE@{RX\_DONE}}
\index{RX\_DONE@{RX\_DONE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_DONE}{RX\_DONE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RX\+\_\+\+DONE}



Clear RX\+\_\+\+DONE Interrupt Register offset\+: 0x58 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00141}{141}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ad4a3a78be1d6e9d7417f818491fa5fa9}\label{struct_i2_c___type_def_ad4a3a78be1d6e9d7417f818491fa5fa9}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RX\_OVER@{RX\_OVER}}
\index{RX\_OVER@{RX\_OVER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_OVER}{RX\_OVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RX\+\_\+\+OVER}



Clear RX\+\_\+\+OVER Interrupt Register offset\+: 0x48 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00125}{125}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ac98fd213f7c76e5307562a762ae332f8}\label{struct_i2_c___type_def_ac98fd213f7c76e5307562a762ae332f8}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RX\_UNDER@{RX\_UNDER}}
\index{RX\_UNDER@{RX\_UNDER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_UNDER}{RX\_UNDER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RX\+\_\+\+UNDER}



Clear RX\+\_\+\+UNDER Interrupt Register offset\+: 0x44 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00121}{121}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aebfa49cabc9d990062548c5bc8155ad1}\label{struct_i2_c___type_def_aebfa49cabc9d990062548c5bc8155ad1}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RXFLR@{RXFLR}}
\index{RXFLR@{RXFLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXFLR}{RXFLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RXFLR}



Receive FIFO Level Register offset\+: 0x78 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00173}{173}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a41fe7a622f7b2bb4466b7b28c6e65239}\label{struct_i2_c___type_def_a41fe7a622f7b2bb4466b7b28c6e65239}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RXTLR@{RXTLR}}
\index{RXTLR@{RXTLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXTLR}{RXTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+RXTLR}



Receive FIFO Threshold Level Register offset\+: 0x38 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00109}{109}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a363f2b3b8e1ccf2f07508c630d9428d8}\label{struct_i2_c___type_def_a363f2b3b8e1ccf2f07508c630d9428d8}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SAR@{SAR}}
\index{SAR@{SAR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SAR}{SAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SAR}



Slave Address Register offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00070}{70}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aeb95ce9c1f76f393b882da481303ae0c}\label{struct_i2_c___type_def_aeb95ce9c1f76f393b882da481303ae0c}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SETUP@{SETUP}}
\index{SETUP@{SETUP}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SETUP}{SETUP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SETUP}



SDA Setup Time Register offset\+: 0x94 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00190}{190}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a2dd3e50496f68768e47971e04886275c}\label{struct_i2_c___type_def_a2dd3e50496f68768e47971e04886275c}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SLVMASK@{SLVMASK}}
\index{SLVMASK@{SLVMASK}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SLVMASK}{SLVMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SLVMASK}



\+\_\+\+RESERVED; offset\+: 0x\+AC     

I2\+C \+Slave \+Mode \+Mask \+Register offset\+: 0x\+B0 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00202}{202}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aff0f2f19a237ef73c3e74bd00b6c8774}\label{struct_i2_c___type_def_aff0f2f19a237ef73c3e74bd00b6c8774}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SLVRCVADDR@{SLVRCVADDR}}
\index{SLVRCVADDR@{SLVRCVADDR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SLVRCVADDR}{SLVRCVADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SLVRCVADDR}



I2\+C \+Slave \+Mode \+Address \+Register offset\+: 0x\+B4 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00203}{203}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_aa4f0ac392c03361f800a2e08c1c38018}\label{struct_i2_c___type_def_aa4f0ac392c03361f800a2e08c1c38018}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR@{SR}}
\index{SR@{SR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SR}



Status Register offset\+: 0x70 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00165}{165}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a69748915c24263f7ebace6a50eee584a}\label{struct_i2_c___type_def_a69748915c24263f7ebace6a50eee584a}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SSHR@{SSHR}}
\index{SSHR@{SSHR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSHR}{SSHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SSHR}



SCL High Period Count for Std. Speed Register offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00079}{79}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ada7fe77955183928020d0d6d0ad8805c}\label{struct_i2_c___type_def_ada7fe77955183928020d0d6d0ad8805c}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SSLR@{SSLR}}
\index{SSLR@{SSLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSLR}{SSLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+SSLR}



SCL Low Period Count for Std. Speed Register offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00083}{83}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a6ab6daf40bb81f9776020a17f9155d38}\label{struct_i2_c___type_def_a6ab6daf40bb81f9776020a17f9155d38}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!START@{START}}
\index{START@{START}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{START}{START}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+START}



Clear START\+\_\+\+DET Interrupt Register offset\+: 0x64 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00153}{153}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a8c7fa0748bfb926747c30fb2004793b8}\label{struct_i2_c___type_def_a8c7fa0748bfb926747c30fb2004793b8}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!STOP@{STOP}}
\index{STOP@{STOP}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STOP}{STOP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+STOP}



Clear STOP\+\_\+\+DET Interrupt Register offset\+: 0x60 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00149}{149}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a7df5b97c89b1bc307bf5f574c54318cc}\label{struct_i2_c___type_def_a7df5b97c89b1bc307bf5f574c54318cc}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TAR@{TAR}}
\index{TAR@{TAR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TAR}{TAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+TAR}



Target Address Register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00066}{66}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a6deffa3e4e1f386929cfdbc1c03b4201}\label{struct_i2_c___type_def_a6deffa3e4e1f386929cfdbc1c03b4201}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TX\_ABRT@{TX\_ABRT}}
\index{TX\_ABRT@{TX\_ABRT}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_ABRT}{TX\_ABRT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+TX\+\_\+\+ABRT}



Clear TX\+\_\+\+ABRT Interrupt Register offset\+: 0x54 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00137}{137}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_ade0d3f209232a6b860f7560e59e261af}\label{struct_i2_c___type_def_ade0d3f209232a6b860f7560e59e261af}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TX\_OVER@{TX\_OVER}}
\index{TX\_OVER@{TX\_OVER}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_OVER}{TX\_OVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+TX\+\_\+\+OVER}



Clear TX\+\_\+\+OVER Interrupt Register offset\+: 0x4C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00129}{129}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a3b692b2fa275e3dbed9632bbd160af71}\label{struct_i2_c___type_def_a3b692b2fa275e3dbed9632bbd160af71}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TXFLR@{TXFLR}}
\index{TXFLR@{TXFLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXFLR}{TXFLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+TXFLR}



Transmit FIFO Level Register offset\+: 0x74 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00169}{169}} 行定义.

\mbox{\Hypertarget{struct_i2_c___type_def_a4c2e7f0257918a00a0c05acfdb126125}\label{struct_i2_c___type_def_a4c2e7f0257918a00a0c05acfdb126125}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TXTLR@{TXTLR}}
\index{TXTLR@{TXTLR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXTLR}{TXTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} I2\+C\+\_\+\+Type\+Def\+::\+TXTLR}



Transmit FIFO Threshold Level Register offset\+: 0x3C 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00113}{113}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__i2c_8h}{reg\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
