{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.846615",
   "Default View_TopLeft":"-501,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2150 -y 480 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2150 -y 500 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -320 -y 40 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -320 -y 60 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -320 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -320 -y 100 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -320 -y 120 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -320 -y 630 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -320 -y 650 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 7 -x 2150 -y 40 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 7 -x 2150 -y 20 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 7 -x 2150 -y 990 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 7 -x 2150 -y 780 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 7 -x 2150 -y 800 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 7 -x 2150 -y 820 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 7 -x 2150 -y 840 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -320 -y 910 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -320 -y 930 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 7 -x 2150 -y 860 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 7 -x 2150 -y 60 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 7 -x 2150 -y 90 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 7 -x 2150 -y 130 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 7 -x 2150 -y 110 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 3 -x 740 -y 790 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -40 -y 580 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 3 -x 740 -y 510 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 4 -x 1124 -y 490 -defaultsOSRD
preplace inst Data_Conversion -pg 1 -lvl 5 -x 1670 -y 790 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -40 -y 1030 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 6 -x 2010 -y 820 -defaultsOSRD
preplace inst feedback_combined_0 -pg 1 -lvl 4 -x 1124 -y 910 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 1 -x -40 -y 140 -defaultsOSRD
preplace inst xadc_read_0 -pg 1 -lvl 2 -x 370 -y 80 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -290J 590n
preplace netloc adc_clk_n_i_1 1 0 1 -270J 610n
preplace netloc pll_0_clk_out2 1 1 5 N 640 N 640 N 640 N 640 1850
preplace netloc pll_0_clk_out3 1 1 5 150 650 N 650 N 650 N 650 1830
preplace netloc pll_0_locked 1 1 5 N 600 530 660 N 660 N 660 1820
preplace netloc rst_0_peripheral_aresetn 1 1 4 150 360 550 360 910 340 1350
preplace netloc slice_0_dout 1 4 1 1330 570n
preplace netloc slice_3_dout 1 2 3 590 680 N 680 1290
preplace netloc writer_0_sts_data 1 3 1 910 500n
preplace netloc concat_1_dout 1 2 3 560 310 N 310 1300J
preplace netloc pll_0_clk_out1 1 0 6 -240 -50 130 370 540 370 900 800 1360 890 1840
preplace netloc slice_1_dout 1 2 3 580 670 N 670 1270
preplace netloc const_0_dout 1 0 5 -190 710 NJ 710 N 710 N 710 1310
preplace netloc slice_7_dout 1 3 2 940 690 1320
preplace netloc slice_9_dout 1 3 2 930 620 1280
preplace netloc feedback_combined_0_trig_out 1 4 3 1370 470 N 470 2130
preplace netloc adc_dat_a_i_1 1 0 1 -270 910n
preplace netloc adc_dat_b_i_1 1 0 1 -290 930n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 6 NJ 1040 N 1040 NJ 1040 NJ 1040 NJ 1040 2130
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 6 1 N 780
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 6 1 N 800
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 6 1 N 820
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 6 1 N 840
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 6 1 N 860
preplace netloc Memory_IO_cfg_data 1 3 1 910 520n
preplace netloc xadc_wiz_0_channel_out 1 1 1 110 70n
preplace netloc xadc_wiz_0_eoc_out 1 1 1 120 90n
preplace netloc xadc_wiz_0_drdy_out 1 0 2 -210 -60 180
preplace netloc xadc_wiz_0_do_out 1 0 2 -190 -40 140J
preplace netloc xadc_read_0_m_drp_den 1 0 3 -220 -90 NJ -90 560
preplace netloc xadc_read_0_m_drp_dwe 1 0 3 -250 -80 NJ -80 540
preplace netloc xadc_read_0_m_drp_daddr 1 0 3 -230 -100 NJ -100 590
preplace netloc xadc_read_0_m_drp_di 1 0 3 -200 -70 NJ -70 570
preplace netloc writer_0_M_AXI 1 0 4 -190 380 N 380 N 380 890
preplace netloc feedback_combined_0_M_AXIS 1 4 1 1390J 780n
preplace netloc conv_0_M_AXIS 1 2 4 570 630 N 630 N 630 1810
preplace netloc ps_0_axi_periph_M01_AXI 1 1 2 170 440 N
preplace netloc ch1_mem_fb_split_M00_AXIS 1 3 2 910 740 N
preplace netloc ch1_mem_fb_split_M02_AXIS 1 3 1 890 810n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 2 140 770 N
preplace netloc rate_0_M_AXIS 1 4 1 1340 410n
preplace netloc ps_0_DDR 1 1 6 140 330 N 330 890 320 1390 480 N 480 NJ
preplace netloc ps_0_FIXED_IO 1 1 6 160 340 N 340 900 330 1380 490 1810 500 NJ
preplace netloc ch1_mem_fb_split_M01_AXIS 1 3 1 910 790n
preplace netloc Data_Conversion_M01_AXIS 1 5 1 N 780
preplace netloc ps_0_axi_periph_M00_AXI 1 1 2 180 460 N
preplace netloc fb_cfg_M_AXIS 1 3 2 920 350 1290
preplace netloc Vp_Vn_1 1 0 1 -260 40n
preplace netloc Vaux0_1 1 0 1 -270 60n
preplace netloc Vaux1_1 1 0 1 -280 80n
preplace netloc Vaux8_1 1 0 1 -290 100n
preplace netloc Vaux9_1 1 0 1 -300 120n
levelinfo -pg 1 -320 -40 370 740 1124 1670 2010 2150
pagesize -pg 1 -db -bbox -sgen -490 -180 2310 1760
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10",
   "da_clkrst_cnt":"2"
}
