{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554436483345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554436483402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 23:54:43 2019 " "Processing started: Thu Apr 04 23:54:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554436483402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436483402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436483402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554436488030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554436488030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511031 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-BHV " "Found design unit 1: mux_4x1-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511102 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-BHV " "Found design unit 1: mux_2x1-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511167 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-BHV " "Found design unit 1: extender-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511221 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511280 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file-async_read " "Found design unit 1: registers_file-async_read" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511342 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file " "Found entity 1: registers_file" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-ASYNC_RST " "Found design unit 1: reg-ASYNC_RST" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511406 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-IO_WRAP " "Found design unit 1: memory-IO_WRAP" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511479 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511547 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/mips_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/mips_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_LIB " "Found design unit 1: MIPS_LIB" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Found design unit 1: datapath-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511725 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-FSM " "Found design unit 1: controller-FSM" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511820 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511881 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436511881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436511881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554436513575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:U_DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:U_DATAPATH\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "U_DATAPATH" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436513843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER " "Elaborating entity \"reg\" for hierarchy \"datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_PROGRAM_COUNTER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436513964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:U_DATAPATH\|memory:U_MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_MEMORY" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436514063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:U_DATAPATH\|memory:U_MEMORY\|mux_4x1:U_OUT_MUX " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|mux_4x1:U_OUT_MUX\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "U_OUT_MUX" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436514225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM " "Elaborating entity \"ram\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "U_RAM" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436514424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "altsyncram_component" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436515571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436515765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../prog.mif " "Parameter \"init_file\" = \"../prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554436515767 ""}  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554436515767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_4br3.tdf 1 1 " "Using design file db/altsyncram_4br3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4br3 " "Found entity 1: altsyncram_4br3" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554436516470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554436516470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4br3 datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated " "Elaborating entity \"altsyncram_4br3\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436516537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_MUX_2x1_A" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436518112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_MUX_2x1_B" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436518254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE " "Elaborating entity \"registers_file\" for hierarchy \"datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_REGISTERS_FILE" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436518452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A " "Elaborating entity \"extender\" for hierarchy \"datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_SIGN_EXTEND_MUX_4A" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436518711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:U_DATAPATH\|alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:U_DATAPATH\|alu:U_ALU\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "U_ALU" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436518818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_CONTROLLER " "Elaborating entity \"controller\" for hierarchy \"controller:U_CONTROLLER\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "U_CONTROLLER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436519161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "U_LED5" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436519318 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[31\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[31\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[30\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[30\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[29\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[29\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[28\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[28\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[27\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[27\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[26\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[26\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[0\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[1\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[2\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[3\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[4\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[5\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[15\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[14\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[13\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[12\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[11\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[10\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[9\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[8\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[7\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[6\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[18\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[18\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[19\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[19\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[16\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[16\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[17\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[17\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[20\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[20\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[23\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[23\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[24\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[24\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[21\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[21\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[22\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[22\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[25\] " "Synthesized away node \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4br3:auto_generated\|q_a\[25\]\"" {  } { { "altsyncram_4br3.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4br3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 120 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 83 0 0 } } { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436521603 "|top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_4br3:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554436521603 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554436521603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[0\] GND " "Pin \"led4\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[1\] GND " "Pin \"led4\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[2\] GND " "Pin \"led4\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[3\] GND " "Pin \"led4\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[4\] GND " "Pin \"led4\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[5\] GND " "Pin \"led4\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[6\] VCC " "Pin \"led4\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[0\] GND " "Pin \"led5\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[1\] GND " "Pin \"led5\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[2\] GND " "Pin \"led5\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[3\] GND " "Pin \"led5\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[4\] GND " "Pin \"led5\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[5\] GND " "Pin \"led5\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[6\] VCC " "Pin \"led5\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554436522499 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554436522499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1273 " "1273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554436522630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554436525625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554436525625 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50MHz " "No output dependent on input pin \"clk50MHz\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|clk50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554436526271 "|top_level|buttons[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554436526271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554436526273 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554436526273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554436526273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554436526371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 23:55:26 2019 " "Processing ended: Thu Apr 04 23:55:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554436526371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554436526371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554436526371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554436526371 ""}
