
State Machine - |ECE423_C5G|ECE423_QSYS:u0|mpeg_accel:mpeg_accel_0|IDCT_2D_hw:cr_idct|state
Name state.output_dst state.process_data state.input_src 
state.input_src 0 0 0 
state.process_data 0 1 1 
state.output_dst 1 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|mpeg_accel:mpeg_accel_0|IDCT_2D_hw:cb_idct|state
Name state.output_dst state.process_data state.input_src 
state.input_src 0 0 0 
state.process_data 0 1 1 
state.output_dst 1 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|mpeg_accel:mpeg_accel_0|IDCT_2D_hw:y_idct|state
Name state.output_dst state.process_data state.input_src 
state.input_src 0 0 0 
state.process_data 0 1 1 
state.output_dst 1 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_1_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_cpu_1:cpu_1|ECE423_QSYS_cpu_1_cpu:cpu|ECE423_QSYS_cpu_1_cpu_nios2_oci:the_ECE423_QSYS_cpu_1_cpu_nios2_oci|ECE423_QSYS_cpu_1_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_1_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_1_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_1_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_1_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state
Name avl_state.TRK_MGR_STATE_DONE avl_state.TRK_MGR_STATE_RELEASE avl_state.TRK_MGR_STATE_UPDATE avl_state.TRK_MGR_STATE_PAR_SCAN_2 avl_state.TRK_MGR_STATE_PAR_SCAN_1 avl_state.TRK_MGR_STATE_SER_SCAN avl_state.TRK_MGR_STATE_DECR_VFIFO avl_state.TRK_MGR_STATE_INCR_VFIFO avl_state.TRK_MGR_STATE_WR_PHASE avl_state.TRK_MGR_STATE_WR_DELAY avl_state.TRK_MGR_STATE_RD_PHASE avl_state.TRK_MGR_STATE_RD_DELAY avl_state.TRK_MGR_STATE_CLR_SAMPLE avl_state.TRK_MGR_STATE_CLR_ALL_SMPL avl_state.TRK_MGR_STATE_RD_SAMPLE avl_state.TRK_MGR_STATE_DO_SAMPLE avl_state.TRK_MGR_STATE_PRECHARGE avl_state.TRK_MGR_STATE_READ avl_state.TRK_MGR_STATE_ACTIVATE avl_state.TRK_MGR_STATE_REFRESH avl_state.TRK_MGR_STATE_INIT avl_state.TRK_MGR_STATE_JMPADDR avl_state.TRK_MGR_STATE_JMPCOUNT avl_state.TRK_MGR_STATE_IDLE 
avl_state.TRK_MGR_STATE_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
avl_state.TRK_MGR_STATE_JMPCOUNT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
avl_state.TRK_MGR_STATE_JMPADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
avl_state.TRK_MGR_STATE_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
avl_state.TRK_MGR_STATE_REFRESH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
avl_state.TRK_MGR_STATE_ACTIVATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
avl_state.TRK_MGR_STATE_READ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PRECHARGE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DO_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_CLR_ALL_SMPL 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_CLR_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_DELAY 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_PHASE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_WR_DELAY 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_WR_PHASE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_INCR_VFIFO 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DECR_VFIFO 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_SER_SCAN 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PAR_SCAN_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PAR_SCAN_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_UPDATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RELEASE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DONE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_xfer_trig:sd_data_xfer_trig0|state
Name state.IDLE state.TRIGGER_XFER state.WAIT_FOR_CMD_INT 
state.IDLE 0 0 0 
state.WAIT_FOR_CMD_INT 1 0 1 
state.TRIGGER_XFER 1 1 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state
Name state.READ_DAT state.READ_WAIT state.WRITE_BUSY state.WRITE_CRC state.WRITE_DAT state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.WRITE_DAT 0 0 0 0 1 1 
state.WRITE_CRC 0 0 0 1 0 1 
state.WRITE_BUSY 0 0 1 0 0 1 
state.READ_WAIT 0 1 0 0 0 1 
state.READ_DAT 1 0 0 0 0 1 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_master:sd_data_master0|state
Name state.IDLE state.DATA_TRANSFER state.START_RX_FIFO state.START_TX_FIFO 
state.IDLE 0 0 0 0 
state.START_TX_FIFO 1 0 0 1 
state.START_RX_FIFO 1 0 1 0 
state.DATA_TRANSFER 1 1 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|state
Name state.INIT state.FINISH_WO state.FINISH_WR state.READ state.READ_WAIT state.WRITE state.SETUP_CRC state.IDLE 
state.INIT 0 0 0 0 0 0 0 0 
state.IDLE 1 0 0 0 0 0 0 1 
state.SETUP_CRC 1 0 0 0 0 0 1 0 
state.WRITE 1 0 0 0 0 1 0 0 
state.READ_WAIT 1 0 0 0 1 0 0 0 
state.READ 1 0 0 1 0 0 0 0 
state.FINISH_WR 1 0 1 0 0 0 0 0 
state.FINISH_WO 1 1 0 0 0 0 0 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|state
Name state.IDLE state.BUSY_CHECK state.EXECUTE 
state.IDLE 0 0 0 
state.EXECUTE 1 0 1 
state.BUSY_CHECK 1 1 0 

State Machine - |ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
