Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  4 21:57:23 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exam2_control_sets_placed.rpt
| Design       : exam2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           15 |
| No           | No                    | Yes                    |              86 |           29 |
| No           | Yes                   | No                     |              17 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           10 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------+------------------+------------------+----------------+
|       Clock Signal      |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------------+------------------+------------------+----------------+
|  c2/out[0]              |                                               |                  |                1 |              2 |
|  c2/out[0]              | sec_1                                         | o1/reset_reg[0]  |                1 |              4 |
|  c2/out[0]              | sec_2                                         | o1/reset_reg[0]  |                1 |              4 |
|  c2/out[0]              | sec_3                                         | o1/reset_reg[0]  |                1 |              4 |
|  clk_IBUF_BUFG          | kd/inst/inst/Ps2Interface_i/bits_count        | o1/rst2          |                1 |              4 |
|  sg/clk_divider_reg[15] |                                               | o1/rst2          |                2 |              7 |
|  clk_IBUF_BUFG          | kd/inst/inst/Ps2Interface_i/rx_finish         | o1/rst2          |                2 |              8 |
|  clk_IBUF_BUFG          | kd/inst/inst/Ps2Interface_i/rx_valid          | o1/rst2          |                3 |              8 |
|  c2/out[0]              | o1/E[0]                                       | o1/SR[0]         |                3 |             10 |
|  clk_IBUF_BUFG          | kd/key                                        | o1/rst2          |                2 |             10 |
|  clk_IBUF_BUFG          | kd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | o1/rst2          |                2 |             11 |
|  clk_IBUF_BUFG          |                                               | led[15]_i_1_n_0  |                2 |             13 |
|  clk_IBUF_BUFG          |                                               |                  |               14 |             47 |
|  clk_IBUF_BUFG          |                                               | o1/rst2          |               29 |             83 |
+-------------------------+-----------------------------------------------+------------------+------------------+----------------+


