
STM32-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020c0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800217c  0800217c  0001217c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021bc  080021bc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080021bc  080021bc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021bc  080021bc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021bc  080021bc  000121bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080021c0  080021c0  000121c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080021c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  2000000c  080021d0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  080021d0  00020094  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005c38  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001417  00000000  00000000  00025caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e8  00000000  00000000  000270c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000051b  00000000  00000000  000277b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000171a5  00000000  00000000  00027ccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007693  00000000  00000000  0003ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000966f6  00000000  00000000  00046503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001780  00000000  00000000  000dcbfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000de37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002164 	.word	0x08002164

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002164 	.word	0x08002164

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 f9b2 	bl	8000588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f81c 	bl	8000260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f8e0 	bl	80003ec <MX_GPIO_Init>
  MX_ADC1_Init();
 800022c:	f000 f860 	bl	80002f0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000230:	4b09      	ldr	r3, [pc, #36]	; (8000258 <main+0x3c>)
 8000232:	0018      	movs	r0, r3
 8000234:	f000 fd22 	bl	8000c7c <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc1,1000);
 8000238:	23fa      	movs	r3, #250	; 0xfa
 800023a:	009a      	lsls	r2, r3, #2
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <main+0x3c>)
 800023e:	0011      	movs	r1, r2
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fd69 	bl	8000d18 <HAL_ADC_PollForConversion>

	  adc_deg = HAL_ADC_GetValue(&hadc1);
 8000246:	4b04      	ldr	r3, [pc, #16]	; (8000258 <main+0x3c>)
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fdf9 	bl	8000e40 <HAL_ADC_GetValue>
 800024e:	0002      	movs	r2, r0
 8000250:	4b02      	ldr	r3, [pc, #8]	; (800025c <main+0x40>)
 8000252:	601a      	str	r2, [r3, #0]
	  HAL_ADC_PollForConversion(&hadc1,1000);
 8000254:	e7f0      	b.n	8000238 <main+0x1c>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	20000028 	.word	0x20000028
 800025c:	2000008c 	.word	0x2000008c

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b590      	push	{r4, r7, lr}
 8000262:	b093      	sub	sp, #76	; 0x4c
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	2410      	movs	r4, #16
 8000268:	193b      	adds	r3, r7, r4
 800026a:	0018      	movs	r0, r3
 800026c:	2338      	movs	r3, #56	; 0x38
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f001 ff4b 	bl	800210c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000276:	003b      	movs	r3, r7
 8000278:	0018      	movs	r0, r3
 800027a:	2310      	movs	r3, #16
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f001 ff44 	bl	800210c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000284:	2380      	movs	r3, #128	; 0x80
 8000286:	009b      	lsls	r3, r3, #2
 8000288:	0018      	movs	r0, r3
 800028a:	f001 fa5b 	bl	8001744 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800028e:	193b      	adds	r3, r7, r4
 8000290:	2202      	movs	r2, #2
 8000292:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	193b      	adds	r3, r7, r4
 8000296:	2280      	movs	r2, #128	; 0x80
 8000298:	0052      	lsls	r2, r2, #1
 800029a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800029c:	193b      	adds	r3, r7, r4
 800029e:	2200      	movs	r2, #0
 80002a0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a2:	193b      	adds	r3, r7, r4
 80002a4:	2240      	movs	r2, #64	; 0x40
 80002a6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	2200      	movs	r2, #0
 80002ac:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	193b      	adds	r3, r7, r4
 80002b0:	0018      	movs	r0, r3
 80002b2:	f001 fa87 	bl	80017c4 <HAL_RCC_OscConfig>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002ba:	f000 f8ad 	bl	8000418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002be:	003b      	movs	r3, r7
 80002c0:	2207      	movs	r2, #7
 80002c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c4:	003b      	movs	r3, r7
 80002c6:	2200      	movs	r2, #0
 80002c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	003b      	movs	r3, r7
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d0:	003b      	movs	r3, r7
 80002d2:	2200      	movs	r2, #0
 80002d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	003b      	movs	r3, r7
 80002d8:	2100      	movs	r1, #0
 80002da:	0018      	movs	r0, r3
 80002dc:	f001 fd8c 	bl	8001df8 <HAL_RCC_ClockConfig>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002e4:	f000 f898 	bl	8000418 <Error_Handler>
  }
}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b013      	add	sp, #76	; 0x4c
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	0018      	movs	r0, r3
 80002fa:	230c      	movs	r3, #12
 80002fc:	001a      	movs	r2, r3
 80002fe:	2100      	movs	r1, #0
 8000300:	f001 ff04 	bl	800210c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000304:	4b36      	ldr	r3, [pc, #216]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000306:	4a37      	ldr	r2, [pc, #220]	; (80003e4 <MX_ADC1_Init+0xf4>)
 8000308:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800030a:	4b35      	ldr	r3, [pc, #212]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800030c:	2280      	movs	r2, #128	; 0x80
 800030e:	0612      	lsls	r2, r2, #24
 8000310:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000312:	4b33      	ldr	r3, [pc, #204]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000318:	4b31      	ldr	r3, [pc, #196]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800031a:	2200      	movs	r2, #0
 800031c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800031e:	4b30      	ldr	r3, [pc, #192]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000320:	2280      	movs	r2, #128	; 0x80
 8000322:	0392      	lsls	r2, r2, #14
 8000324:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000326:	4b2e      	ldr	r3, [pc, #184]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000328:	2204      	movs	r2, #4
 800032a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800032e:	2200      	movs	r2, #0
 8000330:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000332:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000334:	2200      	movs	r2, #0
 8000336:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000338:	4b29      	ldr	r3, [pc, #164]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800033a:	2200      	movs	r2, #0
 800033c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800033e:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000340:	2202      	movs	r2, #2
 8000342:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000344:	4b26      	ldr	r3, [pc, #152]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000346:	2220      	movs	r2, #32
 8000348:	2100      	movs	r1, #0
 800034a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800034c:	4b24      	ldr	r3, [pc, #144]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800034e:	2200      	movs	r2, #0
 8000350:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000352:	4b23      	ldr	r3, [pc, #140]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000354:	2200      	movs	r2, #0
 8000356:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000358:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800035a:	222c      	movs	r2, #44	; 0x2c
 800035c:	2100      	movs	r1, #0
 800035e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000360:	4b1f      	ldr	r3, [pc, #124]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000362:	2200      	movs	r2, #0
 8000364:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_12CYCLES_5;
 8000366:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000368:	2203      	movs	r2, #3
 800036a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_12CYCLES_5;
 800036c:	4b1c      	ldr	r3, [pc, #112]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800036e:	2203      	movs	r2, #3
 8000370:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000372:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000374:	223c      	movs	r2, #60	; 0x3c
 8000376:	2100      	movs	r1, #0
 8000378:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800037a:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <MX_ADC1_Init+0xf0>)
 800037c:	2200      	movs	r2, #0
 800037e:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000380:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <MX_ADC1_Init+0xf0>)
 8000382:	0018      	movs	r0, r3
 8000384:	f000 fad2 	bl	800092c <HAL_ADC_Init>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 800038c:	f000 f844 	bl	8000418 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	2201      	movs	r2, #1
 8000394:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2200      	movs	r2, #0
 800039a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a2:	1d3a      	adds	r2, r7, #4
 80003a4:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <MX_ADC1_Init+0xf0>)
 80003a6:	0011      	movs	r1, r2
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 fd55 	bl	8000e58 <HAL_ADC_ConfigChannel>
 80003ae:	1e03      	subs	r3, r0, #0
 80003b0:	d001      	beq.n	80003b6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80003b2:	f000 f831 	bl	8000418 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	4a0b      	ldr	r2, [pc, #44]	; (80003e8 <MX_ADC1_Init+0xf8>)
 80003ba:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	2204      	movs	r2, #4
 80003c0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003c2:	1d3a      	adds	r2, r7, #4
 80003c4:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <MX_ADC1_Init+0xf0>)
 80003c6:	0011      	movs	r1, r2
 80003c8:	0018      	movs	r0, r3
 80003ca:	f000 fd45 	bl	8000e58 <HAL_ADC_ConfigChannel>
 80003ce:	1e03      	subs	r3, r0, #0
 80003d0:	d001      	beq.n	80003d6 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80003d2:	f000 f821 	bl	8000418 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	b004      	add	sp, #16
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	20000028 	.word	0x20000028
 80003e4:	40012400 	.word	0x40012400
 80003e8:	b0001000 	.word	0xb0001000

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f2:	4b08      	ldr	r3, [pc, #32]	; (8000414 <MX_GPIO_Init+0x28>)
 80003f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003f6:	4b07      	ldr	r3, [pc, #28]	; (8000414 <MX_GPIO_Init+0x28>)
 80003f8:	2101      	movs	r1, #1
 80003fa:	430a      	orrs	r2, r1
 80003fc:	635a      	str	r2, [r3, #52]	; 0x34
 80003fe:	4b05      	ldr	r3, [pc, #20]	; (8000414 <MX_GPIO_Init+0x28>)
 8000400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000402:	2201      	movs	r2, #1
 8000404:	4013      	ands	r3, r2
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	46bd      	mov	sp, r7
 800040e:	b002      	add	sp, #8
 8000410:	bd80      	pop	{r7, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	40021000 	.word	0x40021000

08000418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800041c:	b672      	cpsid	i
}
 800041e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000420:	e7fe      	b.n	8000420 <Error_Handler+0x8>
	...

08000424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042a:	4b11      	ldr	r3, [pc, #68]	; (8000470 <HAL_MspInit+0x4c>)
 800042c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800042e:	4b10      	ldr	r3, [pc, #64]	; (8000470 <HAL_MspInit+0x4c>)
 8000430:	2101      	movs	r1, #1
 8000432:	430a      	orrs	r2, r1
 8000434:	641a      	str	r2, [r3, #64]	; 0x40
 8000436:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <HAL_MspInit+0x4c>)
 8000438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043a:	2201      	movs	r2, #1
 800043c:	4013      	ands	r3, r2
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000442:	4b0b      	ldr	r3, [pc, #44]	; (8000470 <HAL_MspInit+0x4c>)
 8000444:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000446:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <HAL_MspInit+0x4c>)
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	0549      	lsls	r1, r1, #21
 800044c:	430a      	orrs	r2, r1
 800044e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000450:	4b07      	ldr	r3, [pc, #28]	; (8000470 <HAL_MspInit+0x4c>)
 8000452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000454:	2380      	movs	r3, #128	; 0x80
 8000456:	055b      	lsls	r3, r3, #21
 8000458:	4013      	ands	r3, r2
 800045a:	603b      	str	r3, [r7, #0]
 800045c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800045e:	23c0      	movs	r3, #192	; 0xc0
 8000460:	00db      	lsls	r3, r3, #3
 8000462:	0018      	movs	r0, r3
 8000464:	f000 f916 	bl	8000694 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000468:	46c0      	nop			; (mov r8, r8)
 800046a:	46bd      	mov	sp, r7
 800046c:	b002      	add	sp, #8
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40021000 	.word	0x40021000

08000474 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000474:	b590      	push	{r4, r7, lr}
 8000476:	b08b      	sub	sp, #44	; 0x2c
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	2414      	movs	r4, #20
 800047e:	193b      	adds	r3, r7, r4
 8000480:	0018      	movs	r0, r3
 8000482:	2314      	movs	r3, #20
 8000484:	001a      	movs	r2, r3
 8000486:	2100      	movs	r1, #0
 8000488:	f001 fe40 	bl	800210c <memset>
  if(hadc->Instance==ADC1)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a18      	ldr	r2, [pc, #96]	; (80004f4 <HAL_ADC_MspInit+0x80>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d129      	bne.n	80004ea <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000496:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 8000498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800049a:	4b17      	ldr	r3, [pc, #92]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 800049c:	2180      	movs	r1, #128	; 0x80
 800049e:	0349      	lsls	r1, r1, #13
 80004a0:	430a      	orrs	r2, r1
 80004a2:	641a      	str	r2, [r3, #64]	; 0x40
 80004a4:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 80004a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004a8:	2380      	movs	r3, #128	; 0x80
 80004aa:	035b      	lsls	r3, r3, #13
 80004ac:	4013      	ands	r3, r2
 80004ae:	613b      	str	r3, [r7, #16]
 80004b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b2:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 80004b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004b6:	4b10      	ldr	r3, [pc, #64]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 80004b8:	2101      	movs	r1, #1
 80004ba:	430a      	orrs	r2, r1
 80004bc:	635a      	str	r2, [r3, #52]	; 0x34
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <HAL_ADC_MspInit+0x84>)
 80004c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004c2:	2201      	movs	r2, #1
 80004c4:	4013      	ands	r3, r2
 80004c6:	60fb      	str	r3, [r7, #12]
 80004c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004ca:	193b      	adds	r3, r7, r4
 80004cc:	2201      	movs	r2, #1
 80004ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	2203      	movs	r2, #3
 80004d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	193b      	adds	r3, r7, r4
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	193a      	adds	r2, r7, r4
 80004de:	23a0      	movs	r3, #160	; 0xa0
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	0011      	movs	r1, r2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 ffc9 	bl	800147c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b00b      	add	sp, #44	; 0x2c
 80004f0:	bd90      	pop	{r4, r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	40012400 	.word	0x40012400
 80004f8:	40021000 	.word	0x40021000

080004fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000500:	e7fe      	b.n	8000500 <NMI_Handler+0x4>

08000502 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000506:	e7fe      	b.n	8000506 <HardFault_Handler+0x4>

08000508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}

08000512 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}

0800051c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000520:	f000 f89c 	bl	800065c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000524:	46c0      	nop			; (mov r8, r8)
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}

0800052a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}

08000534 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000534:	480d      	ldr	r0, [pc, #52]	; (800056c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000536:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000538:	f7ff fff7 	bl	800052a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800053c:	480c      	ldr	r0, [pc, #48]	; (8000570 <LoopForever+0x6>)
  ldr r1, =_edata
 800053e:	490d      	ldr	r1, [pc, #52]	; (8000574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000540:	4a0d      	ldr	r2, [pc, #52]	; (8000578 <LoopForever+0xe>)
  movs r3, #0
 8000542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000544:	e002      	b.n	800054c <LoopCopyDataInit>

08000546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800054a:	3304      	adds	r3, #4

0800054c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800054c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800054e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000550:	d3f9      	bcc.n	8000546 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000552:	4a0a      	ldr	r2, [pc, #40]	; (800057c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000554:	4c0a      	ldr	r4, [pc, #40]	; (8000580 <LoopForever+0x16>)
  movs r3, #0
 8000556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000558:	e001      	b.n	800055e <LoopFillZerobss>

0800055a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800055a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800055c:	3204      	adds	r2, #4

0800055e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800055e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000560:	d3fb      	bcc.n	800055a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000562:	f001 fddb 	bl	800211c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000566:	f7ff fe59 	bl	800021c <main>

0800056a <LoopForever>:

LoopForever:
  b LoopForever
 800056a:	e7fe      	b.n	800056a <LoopForever>
  ldr   r0, =_estack
 800056c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000574:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000578:	080021c4 	.word	0x080021c4
  ldr r2, =_sbss
 800057c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000580:	20000094 	.word	0x20000094

08000584 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000584:	e7fe      	b.n	8000584 <ADC1_COMP_IRQHandler>
	...

08000588 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	2200      	movs	r2, #0
 8000592:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_Init+0x3c>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <HAL_Init+0x3c>)
 800059a:	2180      	movs	r1, #128	; 0x80
 800059c:	0049      	lsls	r1, r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005a2:	2003      	movs	r0, #3
 80005a4:	f000 f810 	bl	80005c8 <HAL_InitTick>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d003      	beq.n	80005b4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80005ac:	1dfb      	adds	r3, r7, #7
 80005ae:	2201      	movs	r2, #1
 80005b0:	701a      	strb	r2, [r3, #0]
 80005b2:	e001      	b.n	80005b8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f7ff ff36 	bl	8000424 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005b8:	1dfb      	adds	r3, r7, #7
 80005ba:	781b      	ldrb	r3, [r3, #0]
}
 80005bc:	0018      	movs	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	b002      	add	sp, #8
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40022000 	.word	0x40022000

080005c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c8:	b590      	push	{r4, r7, lr}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005d0:	230f      	movs	r3, #15
 80005d2:	18fb      	adds	r3, r7, r3
 80005d4:	2200      	movs	r2, #0
 80005d6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80005d8:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <HAL_InitTick+0x88>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d02b      	beq.n	8000638 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80005e0:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <HAL_InitTick+0x8c>)
 80005e2:	681c      	ldr	r4, [r3, #0]
 80005e4:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <HAL_InitTick+0x88>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	0019      	movs	r1, r3
 80005ea:	23fa      	movs	r3, #250	; 0xfa
 80005ec:	0098      	lsls	r0, r3, #2
 80005ee:	f7ff fd89 	bl	8000104 <__udivsi3>
 80005f2:	0003      	movs	r3, r0
 80005f4:	0019      	movs	r1, r3
 80005f6:	0020      	movs	r0, r4
 80005f8:	f7ff fd84 	bl	8000104 <__udivsi3>
 80005fc:	0003      	movs	r3, r0
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 ff2f 	bl	8001462 <HAL_SYSTICK_Config>
 8000604:	1e03      	subs	r3, r0, #0
 8000606:	d112      	bne.n	800062e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2b03      	cmp	r3, #3
 800060c:	d80a      	bhi.n	8000624 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	2301      	movs	r3, #1
 8000612:	425b      	negs	r3, r3
 8000614:	2200      	movs	r2, #0
 8000616:	0018      	movs	r0, r3
 8000618:	f000 ff0e 	bl	8001438 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800061c:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <HAL_InitTick+0x90>)
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	e00d      	b.n	8000640 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000624:	230f      	movs	r3, #15
 8000626:	18fb      	adds	r3, r7, r3
 8000628:	2201      	movs	r2, #1
 800062a:	701a      	strb	r2, [r3, #0]
 800062c:	e008      	b.n	8000640 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800062e:	230f      	movs	r3, #15
 8000630:	18fb      	adds	r3, r7, r3
 8000632:	2201      	movs	r2, #1
 8000634:	701a      	strb	r2, [r3, #0]
 8000636:	e003      	b.n	8000640 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000638:	230f      	movs	r3, #15
 800063a:	18fb      	adds	r3, r7, r3
 800063c:	2201      	movs	r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000640:	230f      	movs	r3, #15
 8000642:	18fb      	adds	r3, r7, r3
 8000644:	781b      	ldrb	r3, [r3, #0]
}
 8000646:	0018      	movs	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	b005      	add	sp, #20
 800064c:	bd90      	pop	{r4, r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	20000008 	.word	0x20000008
 8000654:	20000000 	.word	0x20000000
 8000658:	20000004 	.word	0x20000004

0800065c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000660:	4b05      	ldr	r3, [pc, #20]	; (8000678 <HAL_IncTick+0x1c>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	001a      	movs	r2, r3
 8000666:	4b05      	ldr	r3, [pc, #20]	; (800067c <HAL_IncTick+0x20>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	18d2      	adds	r2, r2, r3
 800066c:	4b03      	ldr	r3, [pc, #12]	; (800067c <HAL_IncTick+0x20>)
 800066e:	601a      	str	r2, [r3, #0]
}
 8000670:	46c0      	nop			; (mov r8, r8)
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	20000008 	.word	0x20000008
 800067c:	20000090 	.word	0x20000090

08000680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  return uwTick;
 8000684:	4b02      	ldr	r3, [pc, #8]	; (8000690 <HAL_GetTick+0x10>)
 8000686:	681b      	ldr	r3, [r3, #0]
}
 8000688:	0018      	movs	r0, r3
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	20000090 	.word	0x20000090

08000694 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a06      	ldr	r2, [pc, #24]	; (80006bc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80006a2:	4013      	ands	r3, r2
 80006a4:	0019      	movs	r1, r3
 80006a6:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	430a      	orrs	r2, r1
 80006ac:	601a      	str	r2, [r3, #0]
}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	40010000 	.word	0x40010000
 80006bc:	fffff9ff 	.word	0xfffff9ff

080006c0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a05      	ldr	r2, [pc, #20]	; (80006e4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80006d0:	401a      	ands	r2, r3
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	431a      	orrs	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	601a      	str	r2, [r3, #0]
}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	b002      	add	sp, #8
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	fe3fffff 	.word	0xfe3fffff

080006e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	23e0      	movs	r3, #224	; 0xe0
 80006f6:	045b      	lsls	r3, r3, #17
 80006f8:	4013      	ands	r3, r2
}
 80006fa:	0018      	movs	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}

08000702 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	60f8      	str	r0, [r7, #12]
 800070a:	60b9      	str	r1, [r7, #8]
 800070c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	695b      	ldr	r3, [r3, #20]
 8000712:	68ba      	ldr	r2, [r7, #8]
 8000714:	2104      	movs	r1, #4
 8000716:	400a      	ands	r2, r1
 8000718:	2107      	movs	r1, #7
 800071a:	4091      	lsls	r1, r2
 800071c:	000a      	movs	r2, r1
 800071e:	43d2      	mvns	r2, r2
 8000720:	401a      	ands	r2, r3
 8000722:	68bb      	ldr	r3, [r7, #8]
 8000724:	2104      	movs	r1, #4
 8000726:	400b      	ands	r3, r1
 8000728:	6879      	ldr	r1, [r7, #4]
 800072a:	4099      	lsls	r1, r3
 800072c:	000b      	movs	r3, r1
 800072e:	431a      	orrs	r2, r3
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b004      	add	sp, #16
 800073a:	bd80      	pop	{r7, pc}

0800073c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	683a      	ldr	r2, [r7, #0]
 800074c:	2104      	movs	r1, #4
 800074e:	400a      	ands	r2, r1
 8000750:	2107      	movs	r1, #7
 8000752:	4091      	lsls	r1, r2
 8000754:	000a      	movs	r2, r1
 8000756:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	2104      	movs	r1, #4
 800075c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800075e:	40da      	lsrs	r2, r3
 8000760:	0013      	movs	r3, r2
}
 8000762:	0018      	movs	r0, r3
 8000764:	46bd      	mov	sp, r7
 8000766:	b002      	add	sp, #8
 8000768:	bd80      	pop	{r7, pc}

0800076a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	68da      	ldr	r2, [r3, #12]
 8000776:	23c0      	movs	r3, #192	; 0xc0
 8000778:	011b      	lsls	r3, r3, #4
 800077a:	4013      	ands	r3, r2
 800077c:	d101      	bne.n	8000782 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800077e:	2301      	movs	r3, #1
 8000780:	e000      	b.n	8000784 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000782:	2300      	movs	r3, #0
}
 8000784:	0018      	movs	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	b002      	add	sp, #8
 800078a:	bd80      	pop	{r7, pc}

0800078c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800079c:	68ba      	ldr	r2, [r7, #8]
 800079e:	211f      	movs	r1, #31
 80007a0:	400a      	ands	r2, r1
 80007a2:	210f      	movs	r1, #15
 80007a4:	4091      	lsls	r1, r2
 80007a6:	000a      	movs	r2, r1
 80007a8:	43d2      	mvns	r2, r2
 80007aa:	401a      	ands	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	0e9b      	lsrs	r3, r3, #26
 80007b0:	210f      	movs	r1, #15
 80007b2:	4019      	ands	r1, r3
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	201f      	movs	r0, #31
 80007b8:	4003      	ands	r3, r0
 80007ba:	4099      	lsls	r1, r3
 80007bc:	000b      	movs	r3, r1
 80007be:	431a      	orrs	r2, r3
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b004      	add	sp, #16
 80007ca:	bd80      	pop	{r7, pc}

080007cc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	035b      	lsls	r3, r3, #13
 80007de:	0b5b      	lsrs	r3, r3, #13
 80007e0:	431a      	orrs	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b002      	add	sp, #8
 80007ec:	bd80      	pop	{r7, pc}

080007ee <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b082      	sub	sp, #8
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
 80007f6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	0352      	lsls	r2, r2, #13
 8000800:	0b52      	lsrs	r2, r2, #13
 8000802:	43d2      	mvns	r2, r2
 8000804:	401a      	ands	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	629a      	str	r2, [r3, #40]	; 0x28
}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b002      	add	sp, #8
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	60f8      	str	r0, [r7, #12]
 800081c:	60b9      	str	r1, [r7, #8]
 800081e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	695b      	ldr	r3, [r3, #20]
 8000824:	68ba      	ldr	r2, [r7, #8]
 8000826:	0212      	lsls	r2, r2, #8
 8000828:	43d2      	mvns	r2, r2
 800082a:	401a      	ands	r2, r3
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	021b      	lsls	r3, r3, #8
 8000830:	6879      	ldr	r1, [r7, #4]
 8000832:	400b      	ands	r3, r1
 8000834:	4904      	ldr	r1, [pc, #16]	; (8000848 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000836:	400b      	ands	r3, r1
 8000838:	431a      	orrs	r2, r3
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b004      	add	sp, #16
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	07ffff00 	.word	0x07ffff00

0800084c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	4a05      	ldr	r2, [pc, #20]	; (8000870 <LL_ADC_EnableInternalRegulator+0x24>)
 800085a:	4013      	ands	r3, r2
 800085c:	2280      	movs	r2, #128	; 0x80
 800085e:	0552      	lsls	r2, r2, #21
 8000860:	431a      	orrs	r2, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	46bd      	mov	sp, r7
 800086a:	b002      	add	sp, #8
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	6fffffe8 	.word	0x6fffffe8

08000874 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	689a      	ldr	r2, [r3, #8]
 8000880:	2380      	movs	r3, #128	; 0x80
 8000882:	055b      	lsls	r3, r3, #21
 8000884:	401a      	ands	r2, r3
 8000886:	2380      	movs	r3, #128	; 0x80
 8000888:	055b      	lsls	r3, r3, #21
 800088a:	429a      	cmp	r2, r3
 800088c:	d101      	bne.n	8000892 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800088e:	2301      	movs	r3, #1
 8000890:	e000      	b.n	8000894 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000892:	2300      	movs	r3, #0
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	b002      	add	sp, #8
 800089a:	bd80      	pop	{r7, pc}

0800089c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	689b      	ldr	r3, [r3, #8]
 80008a8:	4a04      	ldr	r2, [pc, #16]	; (80008bc <LL_ADC_Enable+0x20>)
 80008aa:	4013      	ands	r3, r2
 80008ac:	2201      	movs	r2, #1
 80008ae:	431a      	orrs	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b002      	add	sp, #8
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	7fffffe8 	.word	0x7fffffe8

080008c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	2201      	movs	r2, #1
 80008ce:	4013      	ands	r3, r2
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d101      	bne.n	80008d8 <LL_ADC_IsEnabled+0x18>
 80008d4:	2301      	movs	r3, #1
 80008d6:	e000      	b.n	80008da <LL_ADC_IsEnabled+0x1a>
 80008d8:	2300      	movs	r3, #0
}
 80008da:	0018      	movs	r0, r3
 80008dc:	46bd      	mov	sp, r7
 80008de:	b002      	add	sp, #8
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	4a04      	ldr	r2, [pc, #16]	; (8000904 <LL_ADC_REG_StartConversion+0x20>)
 80008f2:	4013      	ands	r3, r2
 80008f4:	2204      	movs	r2, #4
 80008f6:	431a      	orrs	r2, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80008fc:	46c0      	nop			; (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	b002      	add	sp, #8
 8000902:	bd80      	pop	{r7, pc}
 8000904:	7fffffe8 	.word	0x7fffffe8

08000908 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	2204      	movs	r2, #4
 8000916:	4013      	ands	r3, r2
 8000918:	2b04      	cmp	r3, #4
 800091a:	d101      	bne.n	8000920 <LL_ADC_REG_IsConversionOngoing+0x18>
 800091c:	2301      	movs	r3, #1
 800091e:	e000      	b.n	8000922 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000920:	2300      	movs	r3, #0
}
 8000922:	0018      	movs	r0, r3
 8000924:	46bd      	mov	sp, r7
 8000926:	b002      	add	sp, #8
 8000928:	bd80      	pop	{r7, pc}
	...

0800092c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b088      	sub	sp, #32
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000934:	231f      	movs	r3, #31
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	2200      	movs	r2, #0
 800093a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800093c:	2300      	movs	r3, #0
 800093e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d101      	bne.n	8000952 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	e17f      	b.n	8000c52 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000956:	2b00      	cmp	r3, #0
 8000958:	d10a      	bne.n	8000970 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	0018      	movs	r0, r3
 800095e:	f7ff fd89 	bl	8000474 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	2200      	movs	r2, #0
 8000966:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2254      	movs	r2, #84	; 0x54
 800096c:	2100      	movs	r1, #0
 800096e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	0018      	movs	r0, r3
 8000976:	f7ff ff7d 	bl	8000874 <LL_ADC_IsInternalRegulatorEnabled>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d115      	bne.n	80009aa <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	0018      	movs	r0, r3
 8000984:	f7ff ff62 	bl	800084c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000988:	4bb4      	ldr	r3, [pc, #720]	; (8000c5c <HAL_ADC_Init+0x330>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	49b4      	ldr	r1, [pc, #720]	; (8000c60 <HAL_ADC_Init+0x334>)
 800098e:	0018      	movs	r0, r3
 8000990:	f7ff fbb8 	bl	8000104 <__udivsi3>
 8000994:	0003      	movs	r3, r0
 8000996:	3301      	adds	r3, #1
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800099c:	e002      	b.n	80009a4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1f9      	bne.n	800099e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	0018      	movs	r0, r3
 80009b0:	f7ff ff60 	bl	8000874 <LL_ADC_IsInternalRegulatorEnabled>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d10f      	bne.n	80009d8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009bc:	2210      	movs	r2, #16
 80009be:	431a      	orrs	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009c8:	2201      	movs	r2, #1
 80009ca:	431a      	orrs	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80009d0:	231f      	movs	r3, #31
 80009d2:	18fb      	adds	r3, r7, r3
 80009d4:	2201      	movs	r2, #1
 80009d6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ff93 	bl	8000908 <LL_ADC_REG_IsConversionOngoing>
 80009e2:	0003      	movs	r3, r0
 80009e4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	2210      	movs	r2, #16
 80009ec:	4013      	ands	r3, r2
 80009ee:	d000      	beq.n	80009f2 <HAL_ADC_Init+0xc6>
 80009f0:	e122      	b.n	8000c38 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d000      	beq.n	80009fa <HAL_ADC_Init+0xce>
 80009f8:	e11e      	b.n	8000c38 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009fe:	4a99      	ldr	r2, [pc, #612]	; (8000c64 <HAL_ADC_Init+0x338>)
 8000a00:	4013      	ands	r3, r2
 8000a02:	2202      	movs	r2, #2
 8000a04:	431a      	orrs	r2, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f7ff ff56 	bl	80008c0 <LL_ADC_IsEnabled>
 8000a14:	1e03      	subs	r3, r0, #0
 8000a16:	d000      	beq.n	8000a1a <HAL_ADC_Init+0xee>
 8000a18:	e0ad      	b.n	8000b76 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	7e1b      	ldrb	r3, [r3, #24]
 8000a22:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000a24:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	7e5b      	ldrb	r3, [r3, #25]
 8000a2a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a2c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	7e9b      	ldrb	r3, [r3, #26]
 8000a32:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000a34:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d002      	beq.n	8000a44 <HAL_ADC_Init+0x118>
 8000a3e:	2380      	movs	r3, #128	; 0x80
 8000a40:	015b      	lsls	r3, r3, #5
 8000a42:	e000      	b.n	8000a46 <HAL_ADC_Init+0x11a>
 8000a44:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a46:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a4c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	da04      	bge.n	8000a60 <HAL_ADC_Init+0x134>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	085b      	lsrs	r3, r3, #1
 8000a5e:	e001      	b.n	8000a64 <HAL_ADC_Init+0x138>
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8000a64:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	212c      	movs	r1, #44	; 0x2c
 8000a6a:	5c5b      	ldrb	r3, [r3, r1]
 8000a6c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a6e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	4313      	orrs	r3, r2
 8000a74:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2220      	movs	r2, #32
 8000a7a:	5c9b      	ldrb	r3, [r3, r2]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d115      	bne.n	8000aac <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7e9b      	ldrb	r3, [r3, #26]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d105      	bne.n	8000a94 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8000a88:	69bb      	ldr	r3, [r7, #24]
 8000a8a:	2280      	movs	r2, #128	; 0x80
 8000a8c:	0252      	lsls	r2, r2, #9
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	61bb      	str	r3, [r7, #24]
 8000a92:	e00b      	b.n	8000aac <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a98:	2220      	movs	r2, #32
 8000a9a:	431a      	orrs	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d00a      	beq.n	8000aca <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ab8:	23e0      	movs	r3, #224	; 0xe0
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	69ba      	ldr	r2, [r7, #24]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	4a65      	ldr	r2, [pc, #404]	; (8000c68 <HAL_ADC_Init+0x33c>)
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	0019      	movs	r1, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	430a      	orrs	r2, r1
 8000ade:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	0f9b      	lsrs	r3, r3, #30
 8000ae6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000aec:	4313      	orrs	r3, r2
 8000aee:	697a      	ldr	r2, [r7, #20]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	223c      	movs	r2, #60	; 0x3c
 8000af8:	5c9b      	ldrb	r3, [r3, r2]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d111      	bne.n	8000b22 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	0f9b      	lsrs	r3, r3, #30
 8000b04:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b0a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 8000b10:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8000b16:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	691b      	ldr	r3, [r3, #16]
 8000b28:	4a50      	ldr	r2, [pc, #320]	; (8000c6c <HAL_ADC_Init+0x340>)
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	0019      	movs	r1, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	697a      	ldr	r2, [r7, #20]
 8000b34:	430a      	orrs	r2, r1
 8000b36:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	23c0      	movs	r3, #192	; 0xc0
 8000b3e:	061b      	lsls	r3, r3, #24
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d018      	beq.n	8000b76 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	05db      	lsls	r3, r3, #23
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d012      	beq.n	8000b76 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	061b      	lsls	r3, r3, #24
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d00c      	beq.n	8000b76 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000b5c:	4b44      	ldr	r3, [pc, #272]	; (8000c70 <HAL_ADC_Init+0x344>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a44      	ldr	r2, [pc, #272]	; (8000c74 <HAL_ADC_Init+0x348>)
 8000b62:	4013      	ands	r3, r2
 8000b64:	0019      	movs	r1, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	23f0      	movs	r3, #240	; 0xf0
 8000b6c:	039b      	lsls	r3, r3, #14
 8000b6e:	401a      	ands	r2, r3
 8000b70:	4b3f      	ldr	r3, [pc, #252]	; (8000c70 <HAL_ADC_Init+0x344>)
 8000b72:	430a      	orrs	r2, r1
 8000b74:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6818      	ldr	r0, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b7e:	001a      	movs	r2, r3
 8000b80:	2100      	movs	r1, #0
 8000b82:	f7ff fdbe 	bl	8000702 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6818      	ldr	r0, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b8e:	493a      	ldr	r1, [pc, #232]	; (8000c78 <HAL_ADC_Init+0x34c>)
 8000b90:	001a      	movs	r2, r3
 8000b92:	f7ff fdb6 	bl	8000702 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	691b      	ldr	r3, [r3, #16]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d109      	bne.n	8000bb2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2110      	movs	r1, #16
 8000baa:	4249      	negs	r1, r1
 8000bac:	430a      	orrs	r2, r1
 8000bae:	629a      	str	r2, [r3, #40]	; 0x28
 8000bb0:	e018      	b.n	8000be4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	691a      	ldr	r2, [r3, #16]
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	039b      	lsls	r3, r3, #14
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d112      	bne.n	8000be4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	69db      	ldr	r3, [r3, #28]
 8000bc8:	3b01      	subs	r3, #1
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	221c      	movs	r2, #28
 8000bce:	4013      	ands	r3, r2
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	4252      	negs	r2, r2
 8000bd4:	409a      	lsls	r2, r3
 8000bd6:	0011      	movs	r1, r2
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	430a      	orrs	r2, r1
 8000be2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2100      	movs	r1, #0
 8000bea:	0018      	movs	r0, r3
 8000bec:	f7ff fda6 	bl	800073c <LL_ADC_GetSamplingTimeCommonChannels>
 8000bf0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d10b      	bne.n	8000c12 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c04:	2203      	movs	r2, #3
 8000c06:	4393      	bics	r3, r2
 8000c08:	2201      	movs	r2, #1
 8000c0a:	431a      	orrs	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000c10:	e01c      	b.n	8000c4c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c16:	2212      	movs	r2, #18
 8000c18:	4393      	bics	r3, r2
 8000c1a:	2210      	movs	r2, #16
 8000c1c:	431a      	orrs	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c26:	2201      	movs	r2, #1
 8000c28:	431a      	orrs	r2, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8000c2e:	231f      	movs	r3, #31
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000c36:	e009      	b.n	8000c4c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000c44:	231f      	movs	r3, #31
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	2201      	movs	r2, #1
 8000c4a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000c4c:	231f      	movs	r3, #31
 8000c4e:	18fb      	adds	r3, r7, r3
 8000c50:	781b      	ldrb	r3, [r3, #0]
}
 8000c52:	0018      	movs	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b008      	add	sp, #32
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	20000000 	.word	0x20000000
 8000c60:	00030d40 	.word	0x00030d40
 8000c64:	fffffefd 	.word	0xfffffefd
 8000c68:	ffde0201 	.word	0xffde0201
 8000c6c:	1ffffc02 	.word	0x1ffffc02
 8000c70:	40012708 	.word	0x40012708
 8000c74:	ffc3ffff 	.word	0xffc3ffff
 8000c78:	07ffff04 	.word	0x07ffff04

08000c7c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000c7c:	b5b0      	push	{r4, r5, r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f7ff fe3d 	bl	8000908 <LL_ADC_REG_IsConversionOngoing>
 8000c8e:	1e03      	subs	r3, r0, #0
 8000c90:	d135      	bne.n	8000cfe <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2254      	movs	r2, #84	; 0x54
 8000c96:	5c9b      	ldrb	r3, [r3, r2]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d101      	bne.n	8000ca0 <HAL_ADC_Start+0x24>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	e035      	b.n	8000d0c <HAL_ADC_Start+0x90>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2254      	movs	r2, #84	; 0x54
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000ca8:	250f      	movs	r5, #15
 8000caa:	197c      	adds	r4, r7, r5
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 faaa 	bl	8001208 <ADC_Enable>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000cb8:	197b      	adds	r3, r7, r5
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d119      	bne.n	8000cf4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cc4:	4a13      	ldr	r2, [pc, #76]	; (8000d14 <HAL_ADC_Start+0x98>)
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	2280      	movs	r2, #128	; 0x80
 8000cca:	0052      	lsls	r2, r2, #1
 8000ccc:	431a      	orrs	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	221c      	movs	r2, #28
 8000cde:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2254      	movs	r2, #84	; 0x54
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	0018      	movs	r0, r3
 8000cee:	f7ff fdf9 	bl	80008e4 <LL_ADC_REG_StartConversion>
 8000cf2:	e008      	b.n	8000d06 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2254      	movs	r2, #84	; 0x54
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	5499      	strb	r1, [r3, r2]
 8000cfc:	e003      	b.n	8000d06 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000cfe:	230f      	movs	r3, #15
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	2202      	movs	r2, #2
 8000d04:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000d06:	230f      	movs	r3, #15
 8000d08:	18fb      	adds	r3, r7, r3
 8000d0a:	781b      	ldrb	r3, [r3, #0]
}
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b004      	add	sp, #16
 8000d12:	bdb0      	pop	{r4, r5, r7, pc}
 8000d14:	fffff0fe 	.word	0xfffff0fe

08000d18 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	2b08      	cmp	r3, #8
 8000d28:	d102      	bne.n	8000d30 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	e00f      	b.n	8000d50 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	2201      	movs	r2, #1
 8000d38:	4013      	ands	r3, r2
 8000d3a:	d007      	beq.n	8000d4c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d40:	2220      	movs	r2, #32
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	e072      	b.n	8000e32 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d50:	f7ff fc96 	bl	8000680 <HAL_GetTick>
 8000d54:	0003      	movs	r3, r0
 8000d56:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000d58:	e01f      	b.n	8000d9a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	d01c      	beq.n	8000d9a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000d60:	f7ff fc8e 	bl	8000680 <HAL_GetTick>
 8000d64:	0002      	movs	r2, r0
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	683a      	ldr	r2, [r7, #0]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d302      	bcc.n	8000d76 <HAL_ADC_PollForConversion+0x5e>
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d111      	bne.n	8000d9a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	d10b      	bne.n	8000d9a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	2204      	movs	r2, #4
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2254      	movs	r2, #84	; 0x54
 8000d92:	2100      	movs	r1, #0
 8000d94:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e04b      	b.n	8000e32 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	4013      	ands	r3, r2
 8000da4:	d0d9      	beq.n	8000d5a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000daa:	2280      	movs	r2, #128	; 0x80
 8000dac:	0092      	lsls	r2, r2, #2
 8000dae:	431a      	orrs	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	0018      	movs	r0, r3
 8000dba:	f7ff fcd6 	bl	800076a <LL_ADC_REG_IsTriggerSourceSWStart>
 8000dbe:	1e03      	subs	r3, r0, #0
 8000dc0:	d02e      	beq.n	8000e20 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7e9b      	ldrb	r3, [r3, #26]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d12a      	bne.n	8000e20 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d123      	bne.n	8000e20 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff fd93 	bl	8000908 <LL_ADC_REG_IsConversionOngoing>
 8000de2:	1e03      	subs	r3, r0, #0
 8000de4:	d110      	bne.n	8000e08 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	685a      	ldr	r2, [r3, #4]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	210c      	movs	r1, #12
 8000df2:	438a      	bics	r2, r1
 8000df4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dfa:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <HAL_ADC_PollForConversion+0x124>)
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	2201      	movs	r2, #1
 8000e00:	431a      	orrs	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	659a      	str	r2, [r3, #88]	; 0x58
 8000e06:	e00b      	b.n	8000e20 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0c:	2220      	movs	r2, #32
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e18:	2201      	movs	r2, #1
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	7e1b      	ldrb	r3, [r3, #24]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d103      	bne.n	8000e30 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	220c      	movs	r2, #12
 8000e2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	0018      	movs	r0, r3
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b004      	add	sp, #16
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	fffffefe 	.word	0xfffffefe

08000e40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000e4e:	0018      	movs	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b002      	add	sp, #8
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e62:	2317      	movs	r3, #23
 8000e64:	18fb      	adds	r3, r7, r3
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2254      	movs	r2, #84	; 0x54
 8000e72:	5c9b      	ldrb	r3, [r3, r2]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d101      	bne.n	8000e7c <HAL_ADC_ConfigChannel+0x24>
 8000e78:	2302      	movs	r3, #2
 8000e7a:	e1c0      	b.n	80011fe <HAL_ADC_ConfigChannel+0x3a6>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2254      	movs	r2, #84	; 0x54
 8000e80:	2101      	movs	r1, #1
 8000e82:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f7ff fd3d 	bl	8000908 <LL_ADC_REG_IsConversionOngoing>
 8000e8e:	1e03      	subs	r3, r0, #0
 8000e90:	d000      	beq.n	8000e94 <HAL_ADC_ConfigChannel+0x3c>
 8000e92:	e1a3      	b.n	80011dc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d100      	bne.n	8000e9e <HAL_ADC_ConfigChannel+0x46>
 8000e9c:	e143      	b.n	8001126 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	691a      	ldr	r2, [r3, #16]
 8000ea2:	2380      	movs	r3, #128	; 0x80
 8000ea4:	061b      	lsls	r3, r3, #24
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d004      	beq.n	8000eb4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000eae:	4ac1      	ldr	r2, [pc, #772]	; (80011b4 <HAL_ADC_ConfigChannel+0x35c>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d108      	bne.n	8000ec6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	0010      	movs	r0, r2
 8000ec0:	f7ff fc84 	bl	80007cc <LL_ADC_REG_SetSequencerChAdd>
 8000ec4:	e0c9      	b.n	800105a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	211f      	movs	r1, #31
 8000ed0:	400b      	ands	r3, r1
 8000ed2:	210f      	movs	r1, #15
 8000ed4:	4099      	lsls	r1, r3
 8000ed6:	000b      	movs	r3, r1
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	4013      	ands	r3, r2
 8000edc:	0019      	movs	r1, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	035b      	lsls	r3, r3, #13
 8000ee4:	0b5b      	lsrs	r3, r3, #13
 8000ee6:	d105      	bne.n	8000ef4 <HAL_ADC_ConfigChannel+0x9c>
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	0e9b      	lsrs	r3, r3, #26
 8000eee:	221f      	movs	r2, #31
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	e098      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4013      	ands	r3, r2
 8000efc:	d000      	beq.n	8000f00 <HAL_ADC_ConfigChannel+0xa8>
 8000efe:	e091      	b.n	8001024 <HAL_ADC_ConfigChannel+0x1cc>
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2202      	movs	r2, #2
 8000f06:	4013      	ands	r3, r2
 8000f08:	d000      	beq.n	8000f0c <HAL_ADC_ConfigChannel+0xb4>
 8000f0a:	e089      	b.n	8001020 <HAL_ADC_ConfigChannel+0x1c8>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2204      	movs	r2, #4
 8000f12:	4013      	ands	r3, r2
 8000f14:	d000      	beq.n	8000f18 <HAL_ADC_ConfigChannel+0xc0>
 8000f16:	e081      	b.n	800101c <HAL_ADC_ConfigChannel+0x1c4>
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	4013      	ands	r3, r2
 8000f20:	d000      	beq.n	8000f24 <HAL_ADC_ConfigChannel+0xcc>
 8000f22:	e079      	b.n	8001018 <HAL_ADC_ConfigChannel+0x1c0>
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2210      	movs	r2, #16
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	d000      	beq.n	8000f30 <HAL_ADC_ConfigChannel+0xd8>
 8000f2e:	e071      	b.n	8001014 <HAL_ADC_ConfigChannel+0x1bc>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2220      	movs	r2, #32
 8000f36:	4013      	ands	r3, r2
 8000f38:	d000      	beq.n	8000f3c <HAL_ADC_ConfigChannel+0xe4>
 8000f3a:	e069      	b.n	8001010 <HAL_ADC_ConfigChannel+0x1b8>
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2240      	movs	r2, #64	; 0x40
 8000f42:	4013      	ands	r3, r2
 8000f44:	d000      	beq.n	8000f48 <HAL_ADC_ConfigChannel+0xf0>
 8000f46:	e061      	b.n	800100c <HAL_ADC_ConfigChannel+0x1b4>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2280      	movs	r2, #128	; 0x80
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d000      	beq.n	8000f54 <HAL_ADC_ConfigChannel+0xfc>
 8000f52:	e059      	b.n	8001008 <HAL_ADC_ConfigChannel+0x1b0>
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d151      	bne.n	8001004 <HAL_ADC_ConfigChannel+0x1ac>
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d149      	bne.n	8001000 <HAL_ADC_ConfigChannel+0x1a8>
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	4013      	ands	r3, r2
 8000f76:	d141      	bne.n	8000ffc <HAL_ADC_ConfigChannel+0x1a4>
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	2380      	movs	r3, #128	; 0x80
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	4013      	ands	r3, r2
 8000f82:	d139      	bne.n	8000ff8 <HAL_ADC_ConfigChannel+0x1a0>
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	015b      	lsls	r3, r3, #5
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d131      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x19c>
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	019b      	lsls	r3, r3, #6
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d129      	bne.n	8000ff0 <HAL_ADC_ConfigChannel+0x198>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	01db      	lsls	r3, r3, #7
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	d121      	bne.n	8000fec <HAL_ADC_ConfigChannel+0x194>
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	d119      	bne.n	8000fe8 <HAL_ADC_ConfigChannel+0x190>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	025b      	lsls	r3, r3, #9
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d111      	bne.n	8000fe4 <HAL_ADC_ConfigChannel+0x18c>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	029b      	lsls	r3, r3, #10
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d109      	bne.n	8000fe0 <HAL_ADC_ConfigChannel+0x188>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2380      	movs	r3, #128	; 0x80
 8000fd2:	02db      	lsls	r3, r3, #11
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d001      	beq.n	8000fdc <HAL_ADC_ConfigChannel+0x184>
 8000fd8:	2312      	movs	r3, #18
 8000fda:	e024      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e022      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000fe0:	2311      	movs	r3, #17
 8000fe2:	e020      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	e01e      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000fe8:	230f      	movs	r3, #15
 8000fea:	e01c      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000fec:	230e      	movs	r3, #14
 8000fee:	e01a      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000ff0:	230d      	movs	r3, #13
 8000ff2:	e018      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	e016      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000ff8:	230b      	movs	r3, #11
 8000ffa:	e014      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8000ffc:	230a      	movs	r3, #10
 8000ffe:	e012      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001000:	2309      	movs	r3, #9
 8001002:	e010      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001004:	2308      	movs	r3, #8
 8001006:	e00e      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001008:	2307      	movs	r3, #7
 800100a:	e00c      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 800100c:	2306      	movs	r3, #6
 800100e:	e00a      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001010:	2305      	movs	r3, #5
 8001012:	e008      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001014:	2304      	movs	r3, #4
 8001016:	e006      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001018:	2303      	movs	r3, #3
 800101a:	e004      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 800101c:	2302      	movs	r3, #2
 800101e:	e002      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001020:	2301      	movs	r3, #1
 8001022:	e000      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1ce>
 8001024:	2300      	movs	r3, #0
 8001026:	683a      	ldr	r2, [r7, #0]
 8001028:	6852      	ldr	r2, [r2, #4]
 800102a:	201f      	movs	r0, #31
 800102c:	4002      	ands	r2, r0
 800102e:	4093      	lsls	r3, r2
 8001030:	000a      	movs	r2, r1
 8001032:	431a      	orrs	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	089b      	lsrs	r3, r3, #2
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	429a      	cmp	r2, r3
 8001046:	d808      	bhi.n	800105a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	6859      	ldr	r1, [r3, #4]
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	001a      	movs	r2, r3
 8001056:	f7ff fb99 	bl	800078c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6818      	ldr	r0, [r3, #0]
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	6819      	ldr	r1, [r3, #0]
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	001a      	movs	r2, r3
 8001068:	f7ff fbd4 	bl	8000814 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db00      	blt.n	8001076 <HAL_ADC_ConfigChannel+0x21e>
 8001074:	e0bc      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001076:	4b50      	ldr	r3, [pc, #320]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 8001078:	0018      	movs	r0, r3
 800107a:	f7ff fb35 	bl	80006e8 <LL_ADC_GetCommonPathInternalCh>
 800107e:	0003      	movs	r3, r0
 8001080:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a4d      	ldr	r2, [pc, #308]	; (80011bc <HAL_ADC_ConfigChannel+0x364>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d122      	bne.n	80010d2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	041b      	lsls	r3, r3, #16
 8001092:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001094:	d11d      	bne.n	80010d2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	0412      	lsls	r2, r2, #16
 800109c:	4313      	orrs	r3, r2
 800109e:	4a46      	ldr	r2, [pc, #280]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 80010a0:	0019      	movs	r1, r3
 80010a2:	0010      	movs	r0, r2
 80010a4:	f7ff fb0c 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80010a8:	4b45      	ldr	r3, [pc, #276]	; (80011c0 <HAL_ADC_ConfigChannel+0x368>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4945      	ldr	r1, [pc, #276]	; (80011c4 <HAL_ADC_ConfigChannel+0x36c>)
 80010ae:	0018      	movs	r0, r3
 80010b0:	f7ff f828 	bl	8000104 <__udivsi3>
 80010b4:	0003      	movs	r3, r0
 80010b6:	1c5a      	adds	r2, r3, #1
 80010b8:	0013      	movs	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80010c2:	e002      	b.n	80010ca <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1f9      	bne.n	80010c4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80010d0:	e08e      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a3c      	ldr	r2, [pc, #240]	; (80011c8 <HAL_ADC_ConfigChannel+0x370>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d10e      	bne.n	80010fa <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80010dc:	693a      	ldr	r2, [r7, #16]
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	045b      	lsls	r3, r3, #17
 80010e2:	4013      	ands	r3, r2
 80010e4:	d109      	bne.n	80010fa <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	2280      	movs	r2, #128	; 0x80
 80010ea:	0452      	lsls	r2, r2, #17
 80010ec:	4313      	orrs	r3, r2
 80010ee:	4a32      	ldr	r2, [pc, #200]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 80010f0:	0019      	movs	r1, r3
 80010f2:	0010      	movs	r0, r2
 80010f4:	f7ff fae4 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
 80010f8:	e07a      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a33      	ldr	r2, [pc, #204]	; (80011cc <HAL_ADC_ConfigChannel+0x374>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d000      	beq.n	8001106 <HAL_ADC_ConfigChannel+0x2ae>
 8001104:	e074      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	03db      	lsls	r3, r3, #15
 800110c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800110e:	d000      	beq.n	8001112 <HAL_ADC_ConfigChannel+0x2ba>
 8001110:	e06e      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	2280      	movs	r2, #128	; 0x80
 8001116:	03d2      	lsls	r2, r2, #15
 8001118:	4313      	orrs	r3, r2
 800111a:	4a27      	ldr	r2, [pc, #156]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 800111c:	0019      	movs	r1, r3
 800111e:	0010      	movs	r0, r2
 8001120:	f7ff face 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
 8001124:	e064      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	061b      	lsls	r3, r3, #24
 800112e:	429a      	cmp	r2, r3
 8001130:	d004      	beq.n	800113c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001136:	4a1f      	ldr	r2, [pc, #124]	; (80011b4 <HAL_ADC_ConfigChannel+0x35c>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d107      	bne.n	800114c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	0019      	movs	r1, r3
 8001146:	0010      	movs	r0, r2
 8001148:	f7ff fb51 	bl	80007ee <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	da4d      	bge.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 8001156:	0018      	movs	r0, r3
 8001158:	f7ff fac6 	bl	80006e8 <LL_ADC_GetCommonPathInternalCh>
 800115c:	0003      	movs	r3, r0
 800115e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a15      	ldr	r2, [pc, #84]	; (80011bc <HAL_ADC_ConfigChannel+0x364>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d108      	bne.n	800117c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4a18      	ldr	r2, [pc, #96]	; (80011d0 <HAL_ADC_ConfigChannel+0x378>)
 800116e:	4013      	ands	r3, r2
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 8001172:	0019      	movs	r1, r3
 8001174:	0010      	movs	r0, r2
 8001176:	f7ff faa3 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
 800117a:	e039      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a11      	ldr	r2, [pc, #68]	; (80011c8 <HAL_ADC_ConfigChannel+0x370>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d108      	bne.n	8001198 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <HAL_ADC_ConfigChannel+0x37c>)
 800118a:	4013      	ands	r3, r2
 800118c:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 800118e:	0019      	movs	r1, r3
 8001190:	0010      	movs	r0, r2
 8001192:	f7ff fa95 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
 8001196:	e02b      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <HAL_ADC_ConfigChannel+0x374>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d126      	bne.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	4a0c      	ldr	r2, [pc, #48]	; (80011d8 <HAL_ADC_ConfigChannel+0x380>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	4a03      	ldr	r2, [pc, #12]	; (80011b8 <HAL_ADC_ConfigChannel+0x360>)
 80011aa:	0019      	movs	r1, r3
 80011ac:	0010      	movs	r0, r2
 80011ae:	f7ff fa87 	bl	80006c0 <LL_ADC_SetCommonPathInternalCh>
 80011b2:	e01d      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x398>
 80011b4:	80000004 	.word	0x80000004
 80011b8:	40012708 	.word	0x40012708
 80011bc:	b0001000 	.word	0xb0001000
 80011c0:	20000000 	.word	0x20000000
 80011c4:	00030d40 	.word	0x00030d40
 80011c8:	b8004000 	.word	0xb8004000
 80011cc:	b4002000 	.word	0xb4002000
 80011d0:	ff7fffff 	.word	0xff7fffff
 80011d4:	feffffff 	.word	0xfeffffff
 80011d8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e0:	2220      	movs	r2, #32
 80011e2:	431a      	orrs	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80011e8:	2317      	movs	r3, #23
 80011ea:	18fb      	adds	r3, r7, r3
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2254      	movs	r2, #84	; 0x54
 80011f4:	2100      	movs	r1, #0
 80011f6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80011f8:	2317      	movs	r3, #23
 80011fa:	18fb      	adds	r3, r7, r3
 80011fc:	781b      	ldrb	r3, [r3, #0]
}
 80011fe:	0018      	movs	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	b006      	add	sp, #24
 8001204:	bd80      	pop	{r7, pc}
 8001206:	46c0      	nop			; (mov r8, r8)

08001208 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001210:	2300      	movs	r3, #0
 8001212:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	0018      	movs	r0, r3
 800121a:	f7ff fb51 	bl	80008c0 <LL_ADC_IsEnabled>
 800121e:	1e03      	subs	r3, r0, #0
 8001220:	d000      	beq.n	8001224 <ADC_Enable+0x1c>
 8001222:	e069      	b.n	80012f8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	4a36      	ldr	r2, [pc, #216]	; (8001304 <ADC_Enable+0xfc>)
 800122c:	4013      	ands	r3, r2
 800122e:	d00d      	beq.n	800124c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001234:	2210      	movs	r2, #16
 8001236:	431a      	orrs	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001240:	2201      	movs	r2, #1
 8001242:	431a      	orrs	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e056      	b.n	80012fa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff fb23 	bl	800089c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001256:	4b2c      	ldr	r3, [pc, #176]	; (8001308 <ADC_Enable+0x100>)
 8001258:	0018      	movs	r0, r3
 800125a:	f7ff fa45 	bl	80006e8 <LL_ADC_GetCommonPathInternalCh>
 800125e:	0002      	movs	r2, r0
 8001260:	2380      	movs	r3, #128	; 0x80
 8001262:	041b      	lsls	r3, r3, #16
 8001264:	4013      	ands	r3, r2
 8001266:	d00f      	beq.n	8001288 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001268:	4b28      	ldr	r3, [pc, #160]	; (800130c <ADC_Enable+0x104>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4928      	ldr	r1, [pc, #160]	; (8001310 <ADC_Enable+0x108>)
 800126e:	0018      	movs	r0, r3
 8001270:	f7fe ff48 	bl	8000104 <__udivsi3>
 8001274:	0003      	movs	r3, r0
 8001276:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001278:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800127a:	e002      	b.n	8001282 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	3b01      	subs	r3, #1
 8001280:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1f9      	bne.n	800127c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	7e5b      	ldrb	r3, [r3, #25]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d033      	beq.n	80012f8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001290:	f7ff f9f6 	bl	8000680 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001298:	e027      	b.n	80012ea <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	0018      	movs	r0, r3
 80012a0:	f7ff fb0e 	bl	80008c0 <LL_ADC_IsEnabled>
 80012a4:	1e03      	subs	r3, r0, #0
 80012a6:	d104      	bne.n	80012b2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff faf5 	bl	800089c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012b2:	f7ff f9e5 	bl	8000680 <HAL_GetTick>
 80012b6:	0002      	movs	r2, r0
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d914      	bls.n	80012ea <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2201      	movs	r2, #1
 80012c8:	4013      	ands	r3, r2
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d00d      	beq.n	80012ea <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	2210      	movs	r2, #16
 80012d4:	431a      	orrs	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012de:	2201      	movs	r2, #1
 80012e0:	431a      	orrs	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e007      	b.n	80012fa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2201      	movs	r2, #1
 80012f2:	4013      	ands	r3, r2
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d1d0      	bne.n	800129a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	0018      	movs	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b004      	add	sp, #16
 8001300:	bd80      	pop	{r7, pc}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	80000017 	.word	0x80000017
 8001308:	40012708 	.word	0x40012708
 800130c:	20000000 	.word	0x20000000
 8001310:	00030d40 	.word	0x00030d40

08001314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	0002      	movs	r2, r0
 800131c:	6039      	str	r1, [r7, #0]
 800131e:	1dfb      	adds	r3, r7, #7
 8001320:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b7f      	cmp	r3, #127	; 0x7f
 8001328:	d828      	bhi.n	800137c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800132a:	4a2f      	ldr	r2, [pc, #188]	; (80013e8 <__NVIC_SetPriority+0xd4>)
 800132c:	1dfb      	adds	r3, r7, #7
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	b25b      	sxtb	r3, r3
 8001332:	089b      	lsrs	r3, r3, #2
 8001334:	33c0      	adds	r3, #192	; 0xc0
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	589b      	ldr	r3, [r3, r2]
 800133a:	1dfa      	adds	r2, r7, #7
 800133c:	7812      	ldrb	r2, [r2, #0]
 800133e:	0011      	movs	r1, r2
 8001340:	2203      	movs	r2, #3
 8001342:	400a      	ands	r2, r1
 8001344:	00d2      	lsls	r2, r2, #3
 8001346:	21ff      	movs	r1, #255	; 0xff
 8001348:	4091      	lsls	r1, r2
 800134a:	000a      	movs	r2, r1
 800134c:	43d2      	mvns	r2, r2
 800134e:	401a      	ands	r2, r3
 8001350:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	019b      	lsls	r3, r3, #6
 8001356:	22ff      	movs	r2, #255	; 0xff
 8001358:	401a      	ands	r2, r3
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	0018      	movs	r0, r3
 8001360:	2303      	movs	r3, #3
 8001362:	4003      	ands	r3, r0
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001368:	481f      	ldr	r0, [pc, #124]	; (80013e8 <__NVIC_SetPriority+0xd4>)
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b25b      	sxtb	r3, r3
 8001370:	089b      	lsrs	r3, r3, #2
 8001372:	430a      	orrs	r2, r1
 8001374:	33c0      	adds	r3, #192	; 0xc0
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800137a:	e031      	b.n	80013e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800137c:	4a1b      	ldr	r2, [pc, #108]	; (80013ec <__NVIC_SetPriority+0xd8>)
 800137e:	1dfb      	adds	r3, r7, #7
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	0019      	movs	r1, r3
 8001384:	230f      	movs	r3, #15
 8001386:	400b      	ands	r3, r1
 8001388:	3b08      	subs	r3, #8
 800138a:	089b      	lsrs	r3, r3, #2
 800138c:	3306      	adds	r3, #6
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	3304      	adds	r3, #4
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	1dfa      	adds	r2, r7, #7
 8001398:	7812      	ldrb	r2, [r2, #0]
 800139a:	0011      	movs	r1, r2
 800139c:	2203      	movs	r2, #3
 800139e:	400a      	ands	r2, r1
 80013a0:	00d2      	lsls	r2, r2, #3
 80013a2:	21ff      	movs	r1, #255	; 0xff
 80013a4:	4091      	lsls	r1, r2
 80013a6:	000a      	movs	r2, r1
 80013a8:	43d2      	mvns	r2, r2
 80013aa:	401a      	ands	r2, r3
 80013ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	019b      	lsls	r3, r3, #6
 80013b2:	22ff      	movs	r2, #255	; 0xff
 80013b4:	401a      	ands	r2, r3
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	0018      	movs	r0, r3
 80013bc:	2303      	movs	r3, #3
 80013be:	4003      	ands	r3, r0
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013c4:	4809      	ldr	r0, [pc, #36]	; (80013ec <__NVIC_SetPriority+0xd8>)
 80013c6:	1dfb      	adds	r3, r7, #7
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	001c      	movs	r4, r3
 80013cc:	230f      	movs	r3, #15
 80013ce:	4023      	ands	r3, r4
 80013d0:	3b08      	subs	r3, #8
 80013d2:	089b      	lsrs	r3, r3, #2
 80013d4:	430a      	orrs	r2, r1
 80013d6:	3306      	adds	r3, #6
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	18c3      	adds	r3, r0, r3
 80013dc:	3304      	adds	r3, #4
 80013de:	601a      	str	r2, [r3, #0]
}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b003      	add	sp, #12
 80013e6:	bd90      	pop	{r4, r7, pc}
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	1e5a      	subs	r2, r3, #1
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	045b      	lsls	r3, r3, #17
 8001400:	429a      	cmp	r2, r3
 8001402:	d301      	bcc.n	8001408 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001404:	2301      	movs	r3, #1
 8001406:	e010      	b.n	800142a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <SysTick_Config+0x44>)
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	3a01      	subs	r2, #1
 800140e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001410:	2301      	movs	r3, #1
 8001412:	425b      	negs	r3, r3
 8001414:	2103      	movs	r1, #3
 8001416:	0018      	movs	r0, r3
 8001418:	f7ff ff7c 	bl	8001314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <SysTick_Config+0x44>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001422:	4b04      	ldr	r3, [pc, #16]	; (8001434 <SysTick_Config+0x44>)
 8001424:	2207      	movs	r2, #7
 8001426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001428:	2300      	movs	r3, #0
}
 800142a:	0018      	movs	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	b002      	add	sp, #8
 8001430:	bd80      	pop	{r7, pc}
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	e000e010 	.word	0xe000e010

08001438 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
 8001442:	210f      	movs	r1, #15
 8001444:	187b      	adds	r3, r7, r1
 8001446:	1c02      	adds	r2, r0, #0
 8001448:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	187b      	adds	r3, r7, r1
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b25b      	sxtb	r3, r3
 8001452:	0011      	movs	r1, r2
 8001454:	0018      	movs	r0, r3
 8001456:	f7ff ff5d 	bl	8001314 <__NVIC_SetPriority>
}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	46bd      	mov	sp, r7
 800145e:	b004      	add	sp, #16
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff ffbf 	bl	80013f0 <SysTick_Config>
 8001472:	0003      	movs	r3, r0
}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b002      	add	sp, #8
 800147a:	bd80      	pop	{r7, pc}

0800147c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800148a:	e147      	b.n	800171c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	4091      	lsls	r1, r2
 8001496:	000a      	movs	r2, r1
 8001498:	4013      	ands	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d100      	bne.n	80014a4 <HAL_GPIO_Init+0x28>
 80014a2:	e138      	b.n	8001716 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2203      	movs	r2, #3
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d005      	beq.n	80014bc <HAL_GPIO_Init+0x40>
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d130      	bne.n	800151e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	409a      	lsls	r2, r3
 80014ca:	0013      	movs	r3, r2
 80014cc:	43da      	mvns	r2, r3
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	409a      	lsls	r2, r3
 80014de:	0013      	movs	r3, r2
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014f2:	2201      	movs	r2, #1
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0013      	movs	r3, r2
 80014fa:	43da      	mvns	r2, r3
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4013      	ands	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	091b      	lsrs	r3, r3, #4
 8001508:	2201      	movs	r2, #1
 800150a:	401a      	ands	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2203      	movs	r2, #3
 8001524:	4013      	ands	r3, r2
 8001526:	2b03      	cmp	r3, #3
 8001528:	d017      	beq.n	800155a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	2203      	movs	r2, #3
 8001536:	409a      	lsls	r2, r3
 8001538:	0013      	movs	r3, r2
 800153a:	43da      	mvns	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	409a      	lsls	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2203      	movs	r2, #3
 8001560:	4013      	ands	r3, r2
 8001562:	2b02      	cmp	r3, #2
 8001564:	d123      	bne.n	80015ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	08da      	lsrs	r2, r3, #3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3208      	adds	r2, #8
 800156e:	0092      	lsls	r2, r2, #2
 8001570:	58d3      	ldr	r3, [r2, r3]
 8001572:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	2207      	movs	r2, #7
 8001578:	4013      	ands	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	220f      	movs	r2, #15
 800157e:	409a      	lsls	r2, r3
 8001580:	0013      	movs	r3, r2
 8001582:	43da      	mvns	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	691a      	ldr	r2, [r3, #16]
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2107      	movs	r1, #7
 8001592:	400b      	ands	r3, r1
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	409a      	lsls	r2, r3
 8001598:	0013      	movs	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	08da      	lsrs	r2, r3, #3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3208      	adds	r2, #8
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	6939      	ldr	r1, [r7, #16]
 80015ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	2203      	movs	r2, #3
 80015ba:	409a      	lsls	r2, r3
 80015bc:	0013      	movs	r3, r2
 80015be:	43da      	mvns	r2, r3
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2203      	movs	r2, #3
 80015cc:	401a      	ands	r2, r3
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	409a      	lsls	r2, r3
 80015d4:	0013      	movs	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	23c0      	movs	r3, #192	; 0xc0
 80015e8:	029b      	lsls	r3, r3, #10
 80015ea:	4013      	ands	r3, r2
 80015ec:	d100      	bne.n	80015f0 <HAL_GPIO_Init+0x174>
 80015ee:	e092      	b.n	8001716 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80015f0:	4a50      	ldr	r2, [pc, #320]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	089b      	lsrs	r3, r3, #2
 80015f6:	3318      	adds	r3, #24
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	589b      	ldr	r3, [r3, r2]
 80015fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	2203      	movs	r2, #3
 8001602:	4013      	ands	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	220f      	movs	r2, #15
 8001608:	409a      	lsls	r2, r3
 800160a:	0013      	movs	r3, r2
 800160c:	43da      	mvns	r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	23a0      	movs	r3, #160	; 0xa0
 8001618:	05db      	lsls	r3, r3, #23
 800161a:	429a      	cmp	r2, r3
 800161c:	d013      	beq.n	8001646 <HAL_GPIO_Init+0x1ca>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a45      	ldr	r2, [pc, #276]	; (8001738 <HAL_GPIO_Init+0x2bc>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d00d      	beq.n	8001642 <HAL_GPIO_Init+0x1c6>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a44      	ldr	r2, [pc, #272]	; (800173c <HAL_GPIO_Init+0x2c0>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d007      	beq.n	800163e <HAL_GPIO_Init+0x1c2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a43      	ldr	r2, [pc, #268]	; (8001740 <HAL_GPIO_Init+0x2c4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d101      	bne.n	800163a <HAL_GPIO_Init+0x1be>
 8001636:	2303      	movs	r3, #3
 8001638:	e006      	b.n	8001648 <HAL_GPIO_Init+0x1cc>
 800163a:	2305      	movs	r3, #5
 800163c:	e004      	b.n	8001648 <HAL_GPIO_Init+0x1cc>
 800163e:	2302      	movs	r3, #2
 8001640:	e002      	b.n	8001648 <HAL_GPIO_Init+0x1cc>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <HAL_GPIO_Init+0x1cc>
 8001646:	2300      	movs	r3, #0
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	2103      	movs	r1, #3
 800164c:	400a      	ands	r2, r1
 800164e:	00d2      	lsls	r2, r2, #3
 8001650:	4093      	lsls	r3, r2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001658:	4936      	ldr	r1, [pc, #216]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	3318      	adds	r3, #24
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001666:	4b33      	ldr	r3, [pc, #204]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	43da      	mvns	r2, r3
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	4013      	ands	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	2380      	movs	r3, #128	; 0x80
 800167c:	035b      	lsls	r3, r3, #13
 800167e:	4013      	ands	r3, r2
 8001680:	d003      	beq.n	800168a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4313      	orrs	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001690:	4b28      	ldr	r3, [pc, #160]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	43da      	mvns	r2, r3
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	4013      	ands	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	2380      	movs	r3, #128	; 0x80
 80016a6:	039b      	lsls	r3, r3, #14
 80016a8:	4013      	ands	r3, r2
 80016aa:	d003      	beq.n	80016b4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80016ba:	4a1e      	ldr	r2, [pc, #120]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80016bc:	2384      	movs	r3, #132	; 0x84
 80016be:	58d3      	ldr	r3, [r2, r3]
 80016c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	43da      	mvns	r2, r3
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685a      	ldr	r2, [r3, #4]
 80016d0:	2380      	movs	r3, #128	; 0x80
 80016d2:	029b      	lsls	r3, r3, #10
 80016d4:	4013      	ands	r3, r2
 80016d6:	d003      	beq.n	80016e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016e0:	4914      	ldr	r1, [pc, #80]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80016e2:	2284      	movs	r2, #132	; 0x84
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80016e8:	4a12      	ldr	r2, [pc, #72]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80016ea:	2380      	movs	r3, #128	; 0x80
 80016ec:	58d3      	ldr	r3, [r2, r3]
 80016ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	43da      	mvns	r2, r3
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	4013      	ands	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	025b      	lsls	r3, r3, #9
 8001702:	4013      	ands	r3, r2
 8001704:	d003      	beq.n	800170e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4313      	orrs	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800170e:	4909      	ldr	r1, [pc, #36]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 8001710:	2280      	movs	r2, #128	; 0x80
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	3301      	adds	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	40da      	lsrs	r2, r3
 8001724:	1e13      	subs	r3, r2, #0
 8001726:	d000      	beq.n	800172a <HAL_GPIO_Init+0x2ae>
 8001728:	e6b0      	b.n	800148c <HAL_GPIO_Init+0x10>
  }
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b006      	add	sp, #24
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40021800 	.word	0x40021800
 8001738:	50000400 	.word	0x50000400
 800173c:	50000800 	.word	0x50000800
 8001740:	50000c00 	.word	0x50000c00

08001744 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800174c:	4b19      	ldr	r3, [pc, #100]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a19      	ldr	r2, [pc, #100]	; (80017b8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001752:	4013      	ands	r3, r2
 8001754:	0019      	movs	r1, r3
 8001756:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	429a      	cmp	r2, r3
 8001766:	d11f      	bne.n	80017a8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001768:	4b14      	ldr	r3, [pc, #80]	; (80017bc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	0013      	movs	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	189b      	adds	r3, r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4912      	ldr	r1, [pc, #72]	; (80017c0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001776:	0018      	movs	r0, r3
 8001778:	f7fe fcc4 	bl	8000104 <__udivsi3>
 800177c:	0003      	movs	r3, r0
 800177e:	3301      	adds	r3, #1
 8001780:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001782:	e008      	b.n	8001796 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3b01      	subs	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	e001      	b.n	8001796 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e009      	b.n	80017aa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	401a      	ands	r2, r3
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d0ed      	beq.n	8001784 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b004      	add	sp, #16
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	40007000 	.word	0x40007000
 80017b8:	fffff9ff 	.word	0xfffff9ff
 80017bc:	20000000 	.word	0x20000000
 80017c0:	000f4240 	.word	0x000f4240

080017c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e2fe      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2201      	movs	r2, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	d100      	bne.n	80017e2 <HAL_RCC_OscConfig+0x1e>
 80017e0:	e07c      	b.n	80018dc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017e2:	4bc3      	ldr	r3, [pc, #780]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2238      	movs	r2, #56	; 0x38
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017ec:	4bc0      	ldr	r3, [pc, #768]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2203      	movs	r2, #3
 80017f2:	4013      	ands	r3, r2
 80017f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	2b10      	cmp	r3, #16
 80017fa:	d102      	bne.n	8001802 <HAL_RCC_OscConfig+0x3e>
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d002      	beq.n	8001808 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	2b08      	cmp	r3, #8
 8001806:	d10b      	bne.n	8001820 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001808:	4bb9      	ldr	r3, [pc, #740]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	029b      	lsls	r3, r3, #10
 8001810:	4013      	ands	r3, r2
 8001812:	d062      	beq.n	80018da <HAL_RCC_OscConfig+0x116>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d15e      	bne.n	80018da <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e2d9      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	025b      	lsls	r3, r3, #9
 8001828:	429a      	cmp	r2, r3
 800182a:	d107      	bne.n	800183c <HAL_RCC_OscConfig+0x78>
 800182c:	4bb0      	ldr	r3, [pc, #704]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4baf      	ldr	r3, [pc, #700]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001832:	2180      	movs	r1, #128	; 0x80
 8001834:	0249      	lsls	r1, r1, #9
 8001836:	430a      	orrs	r2, r1
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	e020      	b.n	800187e <HAL_RCC_OscConfig+0xba>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	23a0      	movs	r3, #160	; 0xa0
 8001842:	02db      	lsls	r3, r3, #11
 8001844:	429a      	cmp	r2, r3
 8001846:	d10e      	bne.n	8001866 <HAL_RCC_OscConfig+0xa2>
 8001848:	4ba9      	ldr	r3, [pc, #676]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4ba8      	ldr	r3, [pc, #672]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800184e:	2180      	movs	r1, #128	; 0x80
 8001850:	02c9      	lsls	r1, r1, #11
 8001852:	430a      	orrs	r2, r1
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	4ba6      	ldr	r3, [pc, #664]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	4ba5      	ldr	r3, [pc, #660]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800185c:	2180      	movs	r1, #128	; 0x80
 800185e:	0249      	lsls	r1, r1, #9
 8001860:	430a      	orrs	r2, r1
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e00b      	b.n	800187e <HAL_RCC_OscConfig+0xba>
 8001866:	4ba2      	ldr	r3, [pc, #648]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4ba1      	ldr	r3, [pc, #644]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800186c:	49a1      	ldr	r1, [pc, #644]	; (8001af4 <HAL_RCC_OscConfig+0x330>)
 800186e:	400a      	ands	r2, r1
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	4b9f      	ldr	r3, [pc, #636]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4b9e      	ldr	r3, [pc, #632]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001878:	499f      	ldr	r1, [pc, #636]	; (8001af8 <HAL_RCC_OscConfig+0x334>)
 800187a:	400a      	ands	r2, r1
 800187c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d014      	beq.n	80018b0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001886:	f7fe fefb 	bl	8000680 <HAL_GetTick>
 800188a:	0003      	movs	r3, r0
 800188c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001890:	f7fe fef6 	bl	8000680 <HAL_GetTick>
 8001894:	0002      	movs	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b64      	cmp	r3, #100	; 0x64
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e298      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018a2:	4b93      	ldr	r3, [pc, #588]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	2380      	movs	r3, #128	; 0x80
 80018a8:	029b      	lsls	r3, r3, #10
 80018aa:	4013      	ands	r3, r2
 80018ac:	d0f0      	beq.n	8001890 <HAL_RCC_OscConfig+0xcc>
 80018ae:	e015      	b.n	80018dc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b0:	f7fe fee6 	bl	8000680 <HAL_GetTick>
 80018b4:	0003      	movs	r3, r0
 80018b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018b8:	e008      	b.n	80018cc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ba:	f7fe fee1 	bl	8000680 <HAL_GetTick>
 80018be:	0002      	movs	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b64      	cmp	r3, #100	; 0x64
 80018c6:	d901      	bls.n	80018cc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e283      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018cc:	4b88      	ldr	r3, [pc, #544]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	029b      	lsls	r3, r3, #10
 80018d4:	4013      	ands	r3, r2
 80018d6:	d1f0      	bne.n	80018ba <HAL_RCC_OscConfig+0xf6>
 80018d8:	e000      	b.n	80018dc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018da:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2202      	movs	r2, #2
 80018e2:	4013      	ands	r3, r2
 80018e4:	d100      	bne.n	80018e8 <HAL_RCC_OscConfig+0x124>
 80018e6:	e099      	b.n	8001a1c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018e8:	4b81      	ldr	r3, [pc, #516]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2238      	movs	r2, #56	; 0x38
 80018ee:	4013      	ands	r3, r2
 80018f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018f2:	4b7f      	ldr	r3, [pc, #508]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	2203      	movs	r2, #3
 80018f8:	4013      	ands	r3, r2
 80018fa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	2b10      	cmp	r3, #16
 8001900:	d102      	bne.n	8001908 <HAL_RCC_OscConfig+0x144>
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d002      	beq.n	800190e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d135      	bne.n	800197a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800190e:	4b78      	ldr	r3, [pc, #480]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	4013      	ands	r3, r2
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x162>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e256      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	4b72      	ldr	r3, [pc, #456]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	4a74      	ldr	r2, [pc, #464]	; (8001afc <HAL_RCC_OscConfig+0x338>)
 800192c:	4013      	ands	r3, r2
 800192e:	0019      	movs	r1, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	021a      	lsls	r2, r3, #8
 8001936:	4b6e      	ldr	r3, [pc, #440]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001938:	430a      	orrs	r2, r1
 800193a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d112      	bne.n	8001968 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001942:	4b6b      	ldr	r3, [pc, #428]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a6e      	ldr	r2, [pc, #440]	; (8001b00 <HAL_RCC_OscConfig+0x33c>)
 8001948:	4013      	ands	r3, r2
 800194a:	0019      	movs	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	691a      	ldr	r2, [r3, #16]
 8001950:	4b67      	ldr	r3, [pc, #412]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001952:	430a      	orrs	r2, r1
 8001954:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001956:	4b66      	ldr	r3, [pc, #408]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	0adb      	lsrs	r3, r3, #11
 800195c:	2207      	movs	r2, #7
 800195e:	4013      	ands	r3, r2
 8001960:	4a68      	ldr	r2, [pc, #416]	; (8001b04 <HAL_RCC_OscConfig+0x340>)
 8001962:	40da      	lsrs	r2, r3
 8001964:	4b68      	ldr	r3, [pc, #416]	; (8001b08 <HAL_RCC_OscConfig+0x344>)
 8001966:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001968:	4b68      	ldr	r3, [pc, #416]	; (8001b0c <HAL_RCC_OscConfig+0x348>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	0018      	movs	r0, r3
 800196e:	f7fe fe2b 	bl	80005c8 <HAL_InitTick>
 8001972:	1e03      	subs	r3, r0, #0
 8001974:	d051      	beq.n	8001a1a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e22c      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d030      	beq.n	80019e4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001982:	4b5b      	ldr	r3, [pc, #364]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a5e      	ldr	r2, [pc, #376]	; (8001b00 <HAL_RCC_OscConfig+0x33c>)
 8001988:	4013      	ands	r3, r2
 800198a:	0019      	movs	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	691a      	ldr	r2, [r3, #16]
 8001990:	4b57      	ldr	r3, [pc, #348]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001992:	430a      	orrs	r2, r1
 8001994:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001996:	4b56      	ldr	r3, [pc, #344]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	4b55      	ldr	r3, [pc, #340]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 800199c:	2180      	movs	r1, #128	; 0x80
 800199e:	0049      	lsls	r1, r1, #1
 80019a0:	430a      	orrs	r2, r1
 80019a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7fe fe6c 	bl	8000680 <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ae:	f7fe fe67 	bl	8000680 <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e209      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019c0:	4b4b      	ldr	r3, [pc, #300]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2380      	movs	r3, #128	; 0x80
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	4013      	ands	r3, r2
 80019ca:	d0f0      	beq.n	80019ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019cc:	4b48      	ldr	r3, [pc, #288]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4a4a      	ldr	r2, [pc, #296]	; (8001afc <HAL_RCC_OscConfig+0x338>)
 80019d2:	4013      	ands	r3, r2
 80019d4:	0019      	movs	r1, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	021a      	lsls	r2, r3, #8
 80019dc:	4b44      	ldr	r3, [pc, #272]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80019de:	430a      	orrs	r2, r1
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	e01b      	b.n	8001a1c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80019e4:	4b42      	ldr	r3, [pc, #264]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 80019ea:	4949      	ldr	r1, [pc, #292]	; (8001b10 <HAL_RCC_OscConfig+0x34c>)
 80019ec:	400a      	ands	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f0:	f7fe fe46 	bl	8000680 <HAL_GetTick>
 80019f4:	0003      	movs	r3, r0
 80019f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019fa:	f7fe fe41 	bl	8000680 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e1e3      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a0c:	4b38      	ldr	r3, [pc, #224]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	4013      	ands	r3, r2
 8001a16:	d1f0      	bne.n	80019fa <HAL_RCC_OscConfig+0x236>
 8001a18:	e000      	b.n	8001a1c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a1a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2208      	movs	r2, #8
 8001a22:	4013      	ands	r3, r2
 8001a24:	d047      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a26:	4b32      	ldr	r3, [pc, #200]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	2238      	movs	r2, #56	; 0x38
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2b18      	cmp	r3, #24
 8001a30:	d10a      	bne.n	8001a48 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a32:	4b2f      	ldr	r3, [pc, #188]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a36:	2202      	movs	r2, #2
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d03c      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x2f2>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d138      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e1c5      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d019      	beq.n	8001a84 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a50:	4b27      	ldr	r3, [pc, #156]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a52:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a54:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a56:	2101      	movs	r1, #1
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5c:	f7fe fe10 	bl	8000680 <HAL_GetTick>
 8001a60:	0003      	movs	r3, r0
 8001a62:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a66:	f7fe fe0b 	bl	8000680 <HAL_GetTick>
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e1ad      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a78:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d0f1      	beq.n	8001a66 <HAL_RCC_OscConfig+0x2a2>
 8001a82:	e018      	b.n	8001ab6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a84:	4b1a      	ldr	r3, [pc, #104]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a88:	4b19      	ldr	r3, [pc, #100]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a90:	f7fe fdf6 	bl	8000680 <HAL_GetTick>
 8001a94:	0003      	movs	r3, r0
 8001a96:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a9a:	f7fe fdf1 	bl	8000680 <HAL_GetTick>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e193      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aac:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001aae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d1f1      	bne.n	8001a9a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2204      	movs	r2, #4
 8001abc:	4013      	ands	r3, r2
 8001abe:	d100      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x2fe>
 8001ac0:	e0c6      	b.n	8001c50 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ac2:	231f      	movs	r3, #31
 8001ac4:	18fb      	adds	r3, r7, r3
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	2238      	movs	r2, #56	; 0x38
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	2b20      	cmp	r3, #32
 8001ad4:	d11e      	bne.n	8001b14 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <HAL_RCC_OscConfig+0x32c>)
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ada:	2202      	movs	r2, #2
 8001adc:	4013      	ands	r3, r2
 8001ade:	d100      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x31e>
 8001ae0:	e0b6      	b.n	8001c50 <HAL_RCC_OscConfig+0x48c>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d000      	beq.n	8001aec <HAL_RCC_OscConfig+0x328>
 8001aea:	e0b1      	b.n	8001c50 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e171      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
 8001af0:	40021000 	.word	0x40021000
 8001af4:	fffeffff 	.word	0xfffeffff
 8001af8:	fffbffff 	.word	0xfffbffff
 8001afc:	ffff80ff 	.word	0xffff80ff
 8001b00:	ffffc7ff 	.word	0xffffc7ff
 8001b04:	00f42400 	.word	0x00f42400
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	20000004 	.word	0x20000004
 8001b10:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b14:	4bb1      	ldr	r3, [pc, #708]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	055b      	lsls	r3, r3, #21
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d101      	bne.n	8001b24 <HAL_RCC_OscConfig+0x360>
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <HAL_RCC_OscConfig+0x362>
 8001b24:	2300      	movs	r3, #0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d011      	beq.n	8001b4e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b2a:	4bac      	ldr	r3, [pc, #688]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b2e:	4bab      	ldr	r3, [pc, #684]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b30:	2180      	movs	r1, #128	; 0x80
 8001b32:	0549      	lsls	r1, r1, #21
 8001b34:	430a      	orrs	r2, r1
 8001b36:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b38:	4ba8      	ldr	r3, [pc, #672]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	055b      	lsls	r3, r3, #21
 8001b40:	4013      	ands	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b46:	231f      	movs	r3, #31
 8001b48:	18fb      	adds	r3, r7, r3
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b4e:	4ba4      	ldr	r3, [pc, #656]	; (8001de0 <HAL_RCC_OscConfig+0x61c>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	2380      	movs	r3, #128	; 0x80
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4013      	ands	r3, r2
 8001b58:	d11a      	bne.n	8001b90 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b5a:	4ba1      	ldr	r3, [pc, #644]	; (8001de0 <HAL_RCC_OscConfig+0x61c>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	4ba0      	ldr	r3, [pc, #640]	; (8001de0 <HAL_RCC_OscConfig+0x61c>)
 8001b60:	2180      	movs	r1, #128	; 0x80
 8001b62:	0049      	lsls	r1, r1, #1
 8001b64:	430a      	orrs	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b68:	f7fe fd8a 	bl	8000680 <HAL_GetTick>
 8001b6c:	0003      	movs	r3, r0
 8001b6e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b72:	f7fe fd85 	bl	8000680 <HAL_GetTick>
 8001b76:	0002      	movs	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e127      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b84:	4b96      	ldr	r3, [pc, #600]	; (8001de0 <HAL_RCC_OscConfig+0x61c>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d0f0      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d106      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x3e2>
 8001b98:	4b90      	ldr	r3, [pc, #576]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b9c:	4b8f      	ldr	r3, [pc, #572]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ba4:	e01c      	b.n	8001be0 <HAL_RCC_OscConfig+0x41c>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b05      	cmp	r3, #5
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x404>
 8001bae:	4b8b      	ldr	r3, [pc, #556]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bb0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bb2:	4b8a      	ldr	r3, [pc, #552]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bb4:	2104      	movs	r1, #4
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bba:	4b88      	ldr	r3, [pc, #544]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bbc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bbe:	4b87      	ldr	r3, [pc, #540]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bc6:	e00b      	b.n	8001be0 <HAL_RCC_OscConfig+0x41c>
 8001bc8:	4b84      	ldr	r3, [pc, #528]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bcc:	4b83      	ldr	r3, [pc, #524]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bce:	2101      	movs	r1, #1
 8001bd0:	438a      	bics	r2, r1
 8001bd2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bd4:	4b81      	ldr	r3, [pc, #516]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bd6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bd8:	4b80      	ldr	r3, [pc, #512]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001bda:	2104      	movs	r1, #4
 8001bdc:	438a      	bics	r2, r1
 8001bde:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d014      	beq.n	8001c12 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be8:	f7fe fd4a 	bl	8000680 <HAL_GetTick>
 8001bec:	0003      	movs	r3, r0
 8001bee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bf0:	e009      	b.n	8001c06 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf2:	f7fe fd45 	bl	8000680 <HAL_GetTick>
 8001bf6:	0002      	movs	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	4a79      	ldr	r2, [pc, #484]	; (8001de4 <HAL_RCC_OscConfig+0x620>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e0e6      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c06:	4b75      	ldr	r3, [pc, #468]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d0f0      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x42e>
 8001c10:	e013      	b.n	8001c3a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c12:	f7fe fd35 	bl	8000680 <HAL_GetTick>
 8001c16:	0003      	movs	r3, r0
 8001c18:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c1a:	e009      	b.n	8001c30 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1c:	f7fe fd30 	bl	8000680 <HAL_GetTick>
 8001c20:	0002      	movs	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	4a6f      	ldr	r2, [pc, #444]	; (8001de4 <HAL_RCC_OscConfig+0x620>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e0d1      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c30:	4b6a      	ldr	r3, [pc, #424]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c34:	2202      	movs	r2, #2
 8001c36:	4013      	ands	r3, r2
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c3a:	231f      	movs	r3, #31
 8001c3c:	18fb      	adds	r3, r7, r3
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d105      	bne.n	8001c50 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c44:	4b65      	ldr	r3, [pc, #404]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c48:	4b64      	ldr	r3, [pc, #400]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c4a:	4967      	ldr	r1, [pc, #412]	; (8001de8 <HAL_RCC_OscConfig+0x624>)
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d100      	bne.n	8001c5a <HAL_RCC_OscConfig+0x496>
 8001c58:	e0bb      	b.n	8001dd2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c5a:	4b60      	ldr	r3, [pc, #384]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2238      	movs	r2, #56	; 0x38
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b10      	cmp	r3, #16
 8001c64:	d100      	bne.n	8001c68 <HAL_RCC_OscConfig+0x4a4>
 8001c66:	e07b      	b.n	8001d60 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d156      	bne.n	8001d1e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c70:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b59      	ldr	r3, [pc, #356]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c76:	495d      	ldr	r1, [pc, #372]	; (8001dec <HAL_RCC_OscConfig+0x628>)
 8001c78:	400a      	ands	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7c:	f7fe fd00 	bl	8000680 <HAL_GetTick>
 8001c80:	0003      	movs	r3, r0
 8001c82:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c86:	f7fe fcfb 	bl	8000680 <HAL_GetTick>
 8001c8a:	0002      	movs	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e09d      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c98:	4b50      	ldr	r3, [pc, #320]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	049b      	lsls	r3, r3, #18
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d1f0      	bne.n	8001c86 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ca4:	4b4d      	ldr	r3, [pc, #308]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4a51      	ldr	r2, [pc, #324]	; (8001df0 <HAL_RCC_OscConfig+0x62c>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	0019      	movs	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a1a      	ldr	r2, [r3, #32]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbc:	021b      	lsls	r3, r3, #8
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	4b42      	ldr	r3, [pc, #264]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cd8:	4b40      	ldr	r3, [pc, #256]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b3f      	ldr	r3, [pc, #252]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001cde:	2180      	movs	r1, #128	; 0x80
 8001ce0:	0449      	lsls	r1, r1, #17
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	4b3c      	ldr	r3, [pc, #240]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001cec:	2180      	movs	r1, #128	; 0x80
 8001cee:	0549      	lsls	r1, r1, #21
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf4:	f7fe fcc4 	bl	8000680 <HAL_GetTick>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfe:	f7fe fcbf 	bl	8000680 <HAL_GetTick>
 8001d02:	0002      	movs	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e061      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d10:	4b32      	ldr	r3, [pc, #200]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	049b      	lsls	r3, r3, #18
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x53a>
 8001d1c:	e059      	b.n	8001dd2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d1e:	4b2f      	ldr	r3, [pc, #188]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	4b2e      	ldr	r3, [pc, #184]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d24:	4931      	ldr	r1, [pc, #196]	; (8001dec <HAL_RCC_OscConfig+0x628>)
 8001d26:	400a      	ands	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2a:	f7fe fca9 	bl	8000680 <HAL_GetTick>
 8001d2e:	0003      	movs	r3, r0
 8001d30:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d34:	f7fe fca4 	bl	8000680 <HAL_GetTick>
 8001d38:	0002      	movs	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e046      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d46:	4b25      	ldr	r3, [pc, #148]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	2380      	movs	r3, #128	; 0x80
 8001d4c:	049b      	lsls	r3, r3, #18
 8001d4e:	4013      	ands	r3, r2
 8001d50:	d1f0      	bne.n	8001d34 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001d52:	4b22      	ldr	r3, [pc, #136]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d58:	4926      	ldr	r1, [pc, #152]	; (8001df4 <HAL_RCC_OscConfig+0x630>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	e038      	b.n	8001dd2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69db      	ldr	r3, [r3, #28]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d101      	bne.n	8001d6c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e033      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d6c:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <HAL_RCC_OscConfig+0x618>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	2203      	movs	r2, #3
 8001d76:	401a      	ands	r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d126      	bne.n	8001dce <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2270      	movs	r2, #112	; 0x70
 8001d84:	401a      	ands	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d11f      	bne.n	8001dce <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	23fe      	movs	r3, #254	; 0xfe
 8001d92:	01db      	lsls	r3, r3, #7
 8001d94:	401a      	ands	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d116      	bne.n	8001dce <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	23f8      	movs	r3, #248	; 0xf8
 8001da4:	039b      	lsls	r3, r3, #14
 8001da6:	401a      	ands	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d10e      	bne.n	8001dce <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	23e0      	movs	r3, #224	; 0xe0
 8001db4:	051b      	lsls	r3, r3, #20
 8001db6:	401a      	ands	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	0f5b      	lsrs	r3, r3, #29
 8001dc4:	075a      	lsls	r2, r3, #29
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d001      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e000      	b.n	8001dd4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	b008      	add	sp, #32
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40007000 	.word	0x40007000
 8001de4:	00001388 	.word	0x00001388
 8001de8:	efffffff 	.word	0xefffffff
 8001dec:	feffffff 	.word	0xfeffffff
 8001df0:	11c1808c 	.word	0x11c1808c
 8001df4:	eefefffc 	.word	0xeefefffc

08001df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0e9      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e0c:	4b76      	ldr	r3, [pc, #472]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2207      	movs	r2, #7
 8001e12:	4013      	ands	r3, r2
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d91e      	bls.n	8001e58 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1a:	4b73      	ldr	r3, [pc, #460]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2207      	movs	r2, #7
 8001e20:	4393      	bics	r3, r2
 8001e22:	0019      	movs	r1, r3
 8001e24:	4b70      	ldr	r3, [pc, #448]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e2c:	f7fe fc28 	bl	8000680 <HAL_GetTick>
 8001e30:	0003      	movs	r3, r0
 8001e32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e34:	e009      	b.n	8001e4a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e36:	f7fe fc23 	bl	8000680 <HAL_GetTick>
 8001e3a:	0002      	movs	r2, r0
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	4a6a      	ldr	r2, [pc, #424]	; (8001fec <HAL_RCC_ClockConfig+0x1f4>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e0ca      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e4a:	4b67      	ldr	r3, [pc, #412]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2207      	movs	r2, #7
 8001e50:	4013      	ands	r3, r2
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d1ee      	bne.n	8001e36 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d015      	beq.n	8001e8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2204      	movs	r2, #4
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d006      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e6c:	4b60      	ldr	r3, [pc, #384]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	4b5f      	ldr	r3, [pc, #380]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e72:	21e0      	movs	r1, #224	; 0xe0
 8001e74:	01c9      	lsls	r1, r1, #7
 8001e76:	430a      	orrs	r2, r1
 8001e78:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e7a:	4b5d      	ldr	r3, [pc, #372]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	4a5d      	ldr	r2, [pc, #372]	; (8001ff4 <HAL_RCC_ClockConfig+0x1fc>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	0019      	movs	r1, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	4b59      	ldr	r3, [pc, #356]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2201      	movs	r2, #1
 8001e94:	4013      	ands	r3, r2
 8001e96:	d057      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d107      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ea0:	4b53      	ldr	r3, [pc, #332]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	029b      	lsls	r3, r3, #10
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d12b      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e097      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb8:	4b4d      	ldr	r3, [pc, #308]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	049b      	lsls	r3, r3, #18
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d11f      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e08b      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d107      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ed0:	4b47      	ldr	r3, [pc, #284]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d113      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e07f      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	d106      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee8:	4b41      	ldr	r3, [pc, #260]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eec:	2202      	movs	r2, #2
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d108      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e074      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef6:	4b3e      	ldr	r3, [pc, #248]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efa:	2202      	movs	r2, #2
 8001efc:	4013      	ands	r3, r2
 8001efe:	d101      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e06d      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f04:	4b3a      	ldr	r3, [pc, #232]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2207      	movs	r2, #7
 8001f0a:	4393      	bics	r3, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	4b37      	ldr	r3, [pc, #220]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f18:	f7fe fbb2 	bl	8000680 <HAL_GetTick>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f20:	e009      	b.n	8001f36 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f22:	f7fe fbad 	bl	8000680 <HAL_GetTick>
 8001f26:	0002      	movs	r2, r0
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	4a2f      	ldr	r2, [pc, #188]	; (8001fec <HAL_RCC_ClockConfig+0x1f4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e054      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2e      	ldr	r3, [pc, #184]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2238      	movs	r2, #56	; 0x38
 8001f3c:	401a      	ands	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1ec      	bne.n	8001f22 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2207      	movs	r2, #7
 8001f4e:	4013      	ands	r3, r2
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d21e      	bcs.n	8001f94 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2207      	movs	r2, #7
 8001f5c:	4393      	bics	r3, r2
 8001f5e:	0019      	movs	r1, r3
 8001f60:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f68:	f7fe fb8a 	bl	8000680 <HAL_GetTick>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f70:	e009      	b.n	8001f86 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f72:	f7fe fb85 	bl	8000680 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <HAL_RCC_ClockConfig+0x1f4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e02c      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f86:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d1ee      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2204      	movs	r2, #4
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d009      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f9e:	4b14      	ldr	r3, [pc, #80]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	4a15      	ldr	r2, [pc, #84]	; (8001ff8 <HAL_RCC_ClockConfig+0x200>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	0019      	movs	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001fb2:	f000 f829 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8001fb6:	0001      	movs	r1, r0
 8001fb8:	4b0d      	ldr	r3, [pc, #52]	; (8001ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	401a      	ands	r2, r3
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <HAL_RCC_ClockConfig+0x204>)
 8001fc4:	0092      	lsls	r2, r2, #2
 8001fc6:	58d3      	ldr	r3, [r2, r3]
 8001fc8:	221f      	movs	r2, #31
 8001fca:	4013      	ands	r3, r2
 8001fcc:	000a      	movs	r2, r1
 8001fce:	40da      	lsrs	r2, r3
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_ClockConfig+0x208>)
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <HAL_RCC_ClockConfig+0x20c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7fe faf5 	bl	80005c8 <HAL_InitTick>
 8001fde:	0003      	movs	r3, r0
}
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	b004      	add	sp, #16
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	00001388 	.word	0x00001388
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	fffff0ff 	.word	0xfffff0ff
 8001ff8:	ffff8fff 	.word	0xffff8fff
 8001ffc:	0800217c 	.word	0x0800217c
 8002000:	20000000 	.word	0x20000000
 8002004:	20000004 	.word	0x20000004

08002008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800200e:	4b3c      	ldr	r3, [pc, #240]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2238      	movs	r2, #56	; 0x38
 8002014:	4013      	ands	r3, r2
 8002016:	d10f      	bne.n	8002038 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	0adb      	lsrs	r3, r3, #11
 800201e:	2207      	movs	r2, #7
 8002020:	4013      	ands	r3, r2
 8002022:	2201      	movs	r2, #1
 8002024:	409a      	lsls	r2, r3
 8002026:	0013      	movs	r3, r2
 8002028:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800202a:	6839      	ldr	r1, [r7, #0]
 800202c:	4835      	ldr	r0, [pc, #212]	; (8002104 <HAL_RCC_GetSysClockFreq+0xfc>)
 800202e:	f7fe f869 	bl	8000104 <__udivsi3>
 8002032:	0003      	movs	r3, r0
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	e05d      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002038:	4b31      	ldr	r3, [pc, #196]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	2238      	movs	r2, #56	; 0x38
 800203e:	4013      	ands	r3, r2
 8002040:	2b08      	cmp	r3, #8
 8002042:	d102      	bne.n	800204a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002044:	4b30      	ldr	r3, [pc, #192]	; (8002108 <HAL_RCC_GetSysClockFreq+0x100>)
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	e054      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800204a:	4b2d      	ldr	r3, [pc, #180]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	2238      	movs	r2, #56	; 0x38
 8002050:	4013      	ands	r3, r2
 8002052:	2b10      	cmp	r3, #16
 8002054:	d138      	bne.n	80020c8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002056:	4b2a      	ldr	r3, [pc, #168]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2203      	movs	r2, #3
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002060:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	091b      	lsrs	r3, r3, #4
 8002066:	2207      	movs	r2, #7
 8002068:	4013      	ands	r3, r2
 800206a:	3301      	adds	r3, #1
 800206c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2b03      	cmp	r3, #3
 8002072:	d10d      	bne.n	8002090 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	4824      	ldr	r0, [pc, #144]	; (8002108 <HAL_RCC_GetSysClockFreq+0x100>)
 8002078:	f7fe f844 	bl	8000104 <__udivsi3>
 800207c:	0003      	movs	r3, r0
 800207e:	0019      	movs	r1, r3
 8002080:	4b1f      	ldr	r3, [pc, #124]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	0a1b      	lsrs	r3, r3, #8
 8002086:	227f      	movs	r2, #127	; 0x7f
 8002088:	4013      	ands	r3, r2
 800208a:	434b      	muls	r3, r1
 800208c:	617b      	str	r3, [r7, #20]
        break;
 800208e:	e00d      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002090:	68b9      	ldr	r1, [r7, #8]
 8002092:	481c      	ldr	r0, [pc, #112]	; (8002104 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002094:	f7fe f836 	bl	8000104 <__udivsi3>
 8002098:	0003      	movs	r3, r0
 800209a:	0019      	movs	r1, r3
 800209c:	4b18      	ldr	r3, [pc, #96]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	0a1b      	lsrs	r3, r3, #8
 80020a2:	227f      	movs	r2, #127	; 0x7f
 80020a4:	4013      	ands	r3, r2
 80020a6:	434b      	muls	r3, r1
 80020a8:	617b      	str	r3, [r7, #20]
        break;
 80020aa:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80020ac:	4b14      	ldr	r3, [pc, #80]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	0f5b      	lsrs	r3, r3, #29
 80020b2:	2207      	movs	r2, #7
 80020b4:	4013      	ands	r3, r2
 80020b6:	3301      	adds	r3, #1
 80020b8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	6978      	ldr	r0, [r7, #20]
 80020be:	f7fe f821 	bl	8000104 <__udivsi3>
 80020c2:	0003      	movs	r3, r0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	e015      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80020c8:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2238      	movs	r2, #56	; 0x38
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b20      	cmp	r3, #32
 80020d2:	d103      	bne.n	80020dc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80020d4:	2380      	movs	r3, #128	; 0x80
 80020d6:	021b      	lsls	r3, r3, #8
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e00b      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2238      	movs	r2, #56	; 0x38
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b18      	cmp	r3, #24
 80020e6:	d103      	bne.n	80020f0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80020e8:	23fa      	movs	r3, #250	; 0xfa
 80020ea:	01db      	lsls	r3, r3, #7
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	e001      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020f4:	693b      	ldr	r3, [r7, #16]
}
 80020f6:	0018      	movs	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	b006      	add	sp, #24
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	46c0      	nop			; (mov r8, r8)
 8002100:	40021000 	.word	0x40021000
 8002104:	00f42400 	.word	0x00f42400
 8002108:	007a1200 	.word	0x007a1200

0800210c <memset>:
 800210c:	0003      	movs	r3, r0
 800210e:	1882      	adds	r2, r0, r2
 8002110:	4293      	cmp	r3, r2
 8002112:	d100      	bne.n	8002116 <memset+0xa>
 8002114:	4770      	bx	lr
 8002116:	7019      	strb	r1, [r3, #0]
 8002118:	3301      	adds	r3, #1
 800211a:	e7f9      	b.n	8002110 <memset+0x4>

0800211c <__libc_init_array>:
 800211c:	b570      	push	{r4, r5, r6, lr}
 800211e:	2600      	movs	r6, #0
 8002120:	4c0c      	ldr	r4, [pc, #48]	; (8002154 <__libc_init_array+0x38>)
 8002122:	4d0d      	ldr	r5, [pc, #52]	; (8002158 <__libc_init_array+0x3c>)
 8002124:	1b64      	subs	r4, r4, r5
 8002126:	10a4      	asrs	r4, r4, #2
 8002128:	42a6      	cmp	r6, r4
 800212a:	d109      	bne.n	8002140 <__libc_init_array+0x24>
 800212c:	2600      	movs	r6, #0
 800212e:	f000 f819 	bl	8002164 <_init>
 8002132:	4c0a      	ldr	r4, [pc, #40]	; (800215c <__libc_init_array+0x40>)
 8002134:	4d0a      	ldr	r5, [pc, #40]	; (8002160 <__libc_init_array+0x44>)
 8002136:	1b64      	subs	r4, r4, r5
 8002138:	10a4      	asrs	r4, r4, #2
 800213a:	42a6      	cmp	r6, r4
 800213c:	d105      	bne.n	800214a <__libc_init_array+0x2e>
 800213e:	bd70      	pop	{r4, r5, r6, pc}
 8002140:	00b3      	lsls	r3, r6, #2
 8002142:	58eb      	ldr	r3, [r5, r3]
 8002144:	4798      	blx	r3
 8002146:	3601      	adds	r6, #1
 8002148:	e7ee      	b.n	8002128 <__libc_init_array+0xc>
 800214a:	00b3      	lsls	r3, r6, #2
 800214c:	58eb      	ldr	r3, [r5, r3]
 800214e:	4798      	blx	r3
 8002150:	3601      	adds	r6, #1
 8002152:	e7f2      	b.n	800213a <__libc_init_array+0x1e>
 8002154:	080021bc 	.word	0x080021bc
 8002158:	080021bc 	.word	0x080021bc
 800215c:	080021c0 	.word	0x080021c0
 8002160:	080021bc 	.word	0x080021bc

08002164 <_init>:
 8002164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800216a:	bc08      	pop	{r3}
 800216c:	469e      	mov	lr, r3
 800216e:	4770      	bx	lr

08002170 <_fini>:
 8002170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002176:	bc08      	pop	{r3}
 8002178:	469e      	mov	lr, r3
 800217a:	4770      	bx	lr
