==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.12 seconds. CPU system time: 1.19 seconds. Elapsed time: 28.36 seconds; current allocated memory: 226.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:139:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:82:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:91:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:92:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:102:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:103:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' completely with a factor of 2 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv2' completely with a factor of 16 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' completely with a factor of 2 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:91:33) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:102:31) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:135:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:156:12)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (encode.cpp:76:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:146:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:158:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:168:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:170:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:172:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:174:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:176:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:178:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i40.s_struct.ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2759.14 seconds. CPU system time: 1.04 seconds. Elapsed time: 2762.01 seconds; current allocated memory: 243.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 76.89 seconds. CPU system time: 0.14 seconds. Elapsed time: 77.85 seconds; current allocated memory: 365.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 377.164 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_3' automatically.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:167) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:169) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:171) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:173) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:175) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:162)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162), detected/extracted 6 process function(s): 
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:80:16) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:60:42) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' (encode.cpp:76:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:7:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (encode.cpp:14:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:9:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 65.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 65.25 seconds; current allocated memory: 493.465 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.23 seconds; current allocated memory: 687.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<40, 10, 5, 3, 0> >' to 'sp_pool_ap_fixed_40_10_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<40, 10, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_40_10_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<40, 10, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<40, 10, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_40_10_5_3_0_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.15 seconds; current allocated memory: 708.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 708.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_40_10_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 20.25 seconds; current allocated memory: 827.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 827.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 827.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 827.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68.77 seconds. CPU system time: 0.13 seconds. Elapsed time: 69.03 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.52 seconds. CPU system time: 0 seconds. Elapsed time: 8.52 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_40_10_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.22 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.17 seconds. CPU system time: 0 seconds. Elapsed time: 19.17 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.03 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.9 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_40_10_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0 seconds. Elapsed time: 3.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_33s_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.68 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_40_10_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_40_10_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_40_10_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.74 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2', because the estimated Stream Port Number is 100, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 6620 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_5136_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_33s_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_34s_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.56 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_40_10_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_40_10_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_1127_40_1_1' is changed to 'mux_1127_40_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_1127_40_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_426_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_707_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_40_10_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 19.76 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 66, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 7328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_2236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_566_40_1_1' is changed to 'mux_566_40_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_164_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_40_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_40_10_5_3_0_2_Pipeline_PHeight_PWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.98 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.15 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_40_10_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_40_10_5_3_0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 1.412 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.1 seconds. CPU system time: 1.22 seconds. Elapsed time: 31.76 seconds; current allocated memory: 226.355 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:139:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:82:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:91:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:92:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:102:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:103:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' completely with a factor of 2 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv2' completely with a factor of 16 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' completely with a factor of 2 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:91:33) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:102:31) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:135:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:156:12)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (encode.cpp:76:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:146:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:158:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:168:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:170:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:172:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:174:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:176:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:178:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2878.31 seconds. CPU system time: 1.41 seconds. Elapsed time: 2886.88 seconds; current allocated memory: 243.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 78.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 79.39 seconds; current allocated memory: 432.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.15 seconds. CPU system time: 0 seconds. Elapsed time: 3.31 seconds; current allocated memory: 432.754 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_3' automatically.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:167) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:169) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:171) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:173) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:175) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:162)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162), detected/extracted 6 process function(s): 
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:80:16) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:60:42) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' (encode.cpp:76:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:6:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (encode.cpp:14:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 65.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 65.81 seconds; current allocated memory: 493.359 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.97 seconds; current allocated memory: 658.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.41 seconds; current allocated memory: 680.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 680.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 21.58 seconds; current allocated memory: 798.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 798.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 798.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 798.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71.79 seconds. CPU system time: 0.19 seconds. Elapsed time: 72 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.18 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.52 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.89 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.71 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.66 seconds. CPU system time: 0 seconds. Elapsed time: 3.66 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.75 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.67 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 3 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 5417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_5134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_1127_32_1_1' is changed to 'mux_1127_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_426_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_707_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.59 seconds. CPU system time: 0.26 seconds. Elapsed time: 23.09 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 58, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 5979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_566_32_1_1' is changed to 'mux_566_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.926 MB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.61 seconds. CPU system time: 1.02 seconds. Elapsed time: 29.23 seconds; current allocated memory: 226.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:139:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:82:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:91:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:92:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:102:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:103:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' completely with a factor of 2 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' completely with a factor of 3 (encode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv3' completely with a factor of 8 (encode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv2' completely with a factor of 16 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' completely with a factor of 2 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' completely with a factor of 3 (encode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv2' completely with a factor of 8 (encode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:91:33) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:92:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:102:31) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:103:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:135:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:156:12)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (encode.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:82:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (encode.cpp:76:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (encode.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:146:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:158:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:170:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:172:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:174:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:176:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:178:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:180:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2832.2 seconds. CPU system time: 1.17 seconds. Elapsed time: 2837.97 seconds; current allocated memory: 243.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 78.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 79.82 seconds; current allocated memory: 428.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.11 seconds. CPU system time: 0 seconds. Elapsed time: 3.3 seconds; current allocated memory: 428.633 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_3' automatically.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:169) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:171) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:173) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:175) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:177) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:162)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162), detected/extracted 6 process function(s): 
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:85:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:116:56) to (encode.cpp:80:16) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:23:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:60:42) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' (encode.cpp:76:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:6:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (encode.cpp:14:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 65.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 65.91 seconds; current allocated memory: 492.613 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:79:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.6 seconds; current allocated memory: 659.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out13_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.8 seconds; current allocated memory: 681.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 681.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 21.49 seconds; current allocated memory: 799.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 799.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 799.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 799.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.1 seconds. CPU system time: 0.2 seconds. Elapsed time: 72.31 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.28 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.54 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.93 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.7 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.81 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.68 seconds. CPU system time: 0 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.82 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 5 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 5417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_5134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.08 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_1127_32_1_1' is changed to 'mux_1127_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_426_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_707_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.02 seconds. CPU system time: 0.22 seconds. Elapsed time: 23.48 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 58, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 5979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln14_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_566_32_1_1' is changed to 'mux_566_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.23 seconds. CPU system time: 1.32 seconds. Elapsed time: 26.94 seconds; current allocated memory: 226.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.99 seconds. CPU system time: 0.37 seconds. Elapsed time: 6.64 seconds; current allocated memory: 226.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 241.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 252.809 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:162)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162), detected/extracted 1 process function(s): 
	 'conv1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 293.539 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 301.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and axis write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 320.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 320.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 320.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 320.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 320.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'encode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.36 seconds; current allocated memory: 340.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface m_axi' (encode.cpp:165:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.68 seconds. CPU system time: 0.94 seconds. Elapsed time: 29.08 seconds; current allocated memory: 226.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:127:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (encode.cpp:17:19) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:20:22) in function 'conv1' completely with a factor of 1 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:20:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' completely with a factor of 2 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:42:21) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:44:27) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:45:31) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:45:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:31:26) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' completely with a factor of 3 (encode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:32:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (encode.cpp:61:30) in function 'conv1' completely with a factor of 16 (encode.cpp:123:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:124:12)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'full_out' with compact=bit mode in 32-bits (encode.cpp:162:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.98 seconds; current allocated memory: 227.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 242.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.891 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:162:1), detected/extracted 1 process function(s): 
	 'conv1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:22:4) to (encode.cpp:57:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 293.621 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:15:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 301.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.22 seconds; current allocated memory: 321.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 321.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 321.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 321.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 321.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.18 seconds; current allocated memory: 340.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 739.746 MB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.86 seconds. CPU system time: 1.33 seconds. Elapsed time: 34.33 seconds; current allocated memory: 226.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:114:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:51:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:65:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:66:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:76:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:78:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:79:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:88:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:95:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_1' (encode.cpp:51:19) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:54:22) in function 'conv1' completely with a factor of 1 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:88:22) in function 'conv1' completely with a factor of 2 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:88:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:76:21) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:78:27) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:79:31) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:79:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:65:26) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:66:30) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:66:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (encode.cpp:95:30) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:111:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.38 seconds; current allocated memory: 228.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 246.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 268.293 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (encode.cpp:120) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (encode.cpp:121) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:119:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:119:1), detected/extracted 3 process function(s): 
	 'castIn'
	 'conv1'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:56:4) to (encode.cpp:91:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 314.480 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:49:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 347.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 348.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 369.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 369.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castOut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.14 seconds; current allocated memory: 388.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.68 seconds. CPU system time: 1.11 seconds. Elapsed time: 25 seconds; current allocated memory: 226.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:114:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:51:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:54:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:65:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:66:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:76:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:78:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:79:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:88:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:95:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_1' (encode.cpp:51:19) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:54:22) in function 'conv1' completely with a factor of 1 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:54:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:88:22) in function 'conv1' completely with a factor of 2 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:88:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:76:21) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:78:27) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:79:31) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:79:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:65:26) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:66:30) in function 'conv1' completely with a factor of 3 (encode.cpp:110:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:66:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (encode.cpp:95:30) in function 'conv1' completely with a factor of 16 (encode.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:111:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.52 seconds; current allocated memory: 228.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 246.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 268.309 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (encode.cpp:120) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (encode.cpp:121) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:119:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:119:1), detected/extracted 3 process function(s): 
	 'castIn'
	 'conv1'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:56:4) to (encode.cpp:91:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 314.484 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:49:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 347.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('full_out_float3_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'full_out_float3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0 seconds. Elapsed time: 2.23 seconds; current allocated memory: 369.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 369.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 369.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 369.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 369.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 369.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castOut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 388.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'encode/full_in_AXI_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 739.754 MB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.79 seconds. CPU system time: 1.2 seconds. Elapsed time: 39.65 seconds; current allocated memory: 226.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:168:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:174:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:180:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:58:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:61:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:72:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:73:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:83:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:85:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:86:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:95:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:102:31)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:123:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:132:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:133:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:143:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:144:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (encode.cpp:58:19) in function 'conv3' completely with a factor of 8 (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:61:22) in function 'conv3' completely with a factor of 8 (encode.cpp:176:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:61:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv3' completely with a factor of 2 (encode.cpp:176:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:83:21) in function 'conv3' completely with a factor of 8 (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:85:27) in function 'conv3' completely with a factor of 3 (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:86:31) in function 'conv3' completely with a factor of 3 (encode.cpp:176:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:86:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:72:26) in function 'conv3' completely with a factor of 3 (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv3' completely with a factor of 3 (encode.cpp:176:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (encode.cpp:102:31) in function 'conv3' completely with a factor of 8 (encode.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (encode.cpp:58:19) in function 'conv2' completely with a factor of 8 (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:61:22) in function 'conv2' completely with a factor of 16 (encode.cpp:170:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:61:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv2' completely with a factor of 2 (encode.cpp:170:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:83:21) in function 'conv2' completely with a factor of 8 (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:85:27) in function 'conv2' completely with a factor of 3 (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:86:31) in function 'conv2' completely with a factor of 3 (encode.cpp:170:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:86:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:72:26) in function 'conv2' completely with a factor of 3 (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv2' completely with a factor of 3 (encode.cpp:170:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (encode.cpp:102:31) in function 'conv2' completely with a factor of 8 (encode.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:132:33) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:133:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:117:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:133:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:143:31) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:144:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:117:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:144:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (encode.cpp:58:19) in function 'conv1' completely with a factor of 16 (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:61:22) in function 'conv1' completely with a factor of 1 (encode.cpp:164:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:61:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv1' completely with a factor of 2 (encode.cpp:164:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:95:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:83:21) in function 'conv1' completely with a factor of 16 (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:85:27) in function 'conv1' completely with a factor of 3 (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:86:31) in function 'conv1' completely with a factor of 3 (encode.cpp:164:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:86:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:72:26) in function 'conv1' completely with a factor of 3 (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv1' completely with a factor of 3 (encode.cpp:164:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:73:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (encode.cpp:102:31) in function 'conv1' completely with a factor of 16 (encode.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:176:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:165:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:185:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:171:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:191:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:177:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:197:12)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:123:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (encode.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:123:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (encode.cpp:117:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (encode.cpp:122:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (encode.cpp:122:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (encode.cpp:122:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:187:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:193:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:199:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:212:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:214:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:216:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:218:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:220:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:222:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2765.85 seconds. CPU system time: 1.14 seconds. Elapsed time: 2771.1 seconds; current allocated memory: 244.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 244.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 76.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 78.09 seconds; current allocated memory: 428.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:104) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 428.547 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_3' automatically.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (encode.cpp:204) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (encode.cpp:205) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:211) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:213) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:215) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:217) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:219) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:203:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:203:1), detected/extracted 8 process function(s): 
	 'castIn'
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:126:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:157:56) to (encode.cpp:121:16) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:64:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:101:42) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:63:4) to (encode.cpp:98:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' (encode.cpp:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:6:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (encode.cpp:55:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 64.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 64.92 seconds; current allocated memory: 492.484 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:120:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:120:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:120:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:56:25) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:56:25) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:56:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.21 seconds; current allocated memory: 694.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.41 seconds; current allocated memory: 699.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 699.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.49 seconds; current allocated memory: 720.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 720.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 21.42 seconds; current allocated memory: 835.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 835.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 835.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 835.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 70.29 seconds. CPU system time: 0.19 seconds. Elapsed time: 70.49 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.19 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.4 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.06 seconds. CPU system time: 0 seconds. Elapsed time: 20.07 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.66 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 5417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_5134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_1127_32_1_1' is changed to 'mux_1127_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_426_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_707_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.13 seconds. CPU system time: 0.28 seconds. Elapsed time: 23.92 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 58, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 5979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_566_32_1_1' is changed to 'mux_566_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 0.17 seconds. Elapsed time: 12.3 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.402 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'encode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.18 seconds. CPU system time: 1.69 seconds. Elapsed time: 35.26 seconds; current allocated memory: 226.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:169:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:175:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_1' is marked as complete unroll implied by the pipeline pragma (encode.cpp:52:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (encode.cpp:55:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:66:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:67:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (encode.cpp:77:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:79:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:80:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (encode.cpp:89:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_2' is marked as complete unroll implied by the pipeline pragma (encode.cpp:96:30)
INFO: [HLS 214-291] Loop 'PFils' is marked as complete unroll implied by the pipeline pragma (encode.cpp:117:8)
INFO: [HLS 214-291] Loop 'PUpdateWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:126:33)
INFO: [HLS 214-291] Loop 'PUpdateWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:127:37)
INFO: [HLS 214-291] Loop 'PWinH' is marked as complete unroll implied by the pipeline pragma (encode.cpp:137:31)
INFO: [HLS 214-291] Loop 'PWinW' is marked as complete unroll implied by the pipeline pragma (encode.cpp:138:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (encode.cpp:52:19) in function 'conv3' completely with a factor of 8 (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:55:22) in function 'conv3' completely with a factor of 8 (encode.cpp:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:55:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv3' completely with a factor of 2 (encode.cpp:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:77:21) in function 'conv3' completely with a factor of 8 (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:79:27) in function 'conv3' completely with a factor of 3 (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:80:31) in function 'conv3' completely with a factor of 3 (encode.cpp:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:80:31) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:66:26) in function 'conv3' completely with a factor of 3 (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv3' completely with a factor of 3 (encode.cpp:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv3' has been removed because the loop is unrolled completely (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (encode.cpp:96:30) in function 'conv3' completely with a factor of 8 (encode.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (encode.cpp:52:19) in function 'conv2' completely with a factor of 8 (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:55:22) in function 'conv2' completely with a factor of 16 (encode.cpp:165:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:55:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv2' completely with a factor of 2 (encode.cpp:165:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:77:21) in function 'conv2' completely with a factor of 8 (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:79:27) in function 'conv2' completely with a factor of 3 (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:80:31) in function 'conv2' completely with a factor of 3 (encode.cpp:165:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:80:31) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:66:26) in function 'conv2' completely with a factor of 3 (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv2' completely with a factor of 3 (encode.cpp:165:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv2' has been removed because the loop is unrolled completely (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (encode.cpp:96:30) in function 'conv2' completely with a factor of 8 (encode.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinH' (encode.cpp:126:33) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PUpdateWinW' (encode.cpp:127:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:111:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PUpdateWinW' (encode.cpp:127:37) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PWinH' (encode.cpp:137:31) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PWinW' (encode.cpp:138:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 2 (encode.cpp:111:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PWinW' (encode.cpp:138:35) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' has been removed because the loop is unrolled completely (encode.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (encode.cpp:52:19) in function 'conv1' completely with a factor of 16 (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (encode.cpp:55:22) in function 'conv1' completely with a factor of 1 (encode.cpp:159:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (encode.cpp:55:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv1' completely with a factor of 2 (encode.cpp:159:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (encode.cpp:89:22) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (encode.cpp:77:21) in function 'conv1' completely with a factor of 16 (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (encode.cpp:79:27) in function 'conv1' completely with a factor of 3 (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (encode.cpp:80:31) in function 'conv1' completely with a factor of 3 (encode.cpp:159:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (encode.cpp:80:31) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (encode.cpp:66:26) in function 'conv1' completely with a factor of 3 (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv1' completely with a factor of 3 (encode.cpp:159:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (encode.cpp:67:30) in function 'conv1' has been removed because the loop is unrolled completely (encode.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (encode.cpp:96:30) in function 'conv1' completely with a factor of 16 (encode.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:165:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (encode.cpp:171:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf1': Complete partitioning on dimension 1. (encode.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf1': Complete partitioning on dimension 1. (encode.cpp:180:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf2': Complete partitioning on dimension 1. (encode.cpp:166:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf2': Complete partitioning on dimension 1. (encode.cpp:186:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf3': Complete partitioning on dimension 1. (encode.cpp:172:12)
INFO: [HLS 214-248] Applying array_partition to 'pool_buf3': Complete partitioning on dimension 1. (encode.cpp:192:12)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:117:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 8 (encode.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'PFils' (encode.cpp:117:8) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (encode.cpp:111:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win1' due to pipeline pragma (encode.cpp:116:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win2' due to pipeline pragma (encode.cpp:116:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'pool_win3' due to pipeline pragma (encode.cpp:116:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win1': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:182:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win2': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:188:9)
INFO: [HLS 214-248] Applying array_partition to 'pool_win3': Cyclic partitioning with factor 4 on dimension 1. (encode.cpp:194:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:207:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:209:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:211:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:213:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:215:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'encode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (encode.cpp:217:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv1(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv2(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.clone.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv3(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'void sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4095.6 seconds. CPU system time: 1.91 seconds. Elapsed time: 4105.2 seconds; current allocated memory: 244.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 244.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 99 seconds. CPU system time: 0.09 seconds. Elapsed time: 101.4 seconds; current allocated memory: 364.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv1' (encode.cpp:98) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.06 seconds; current allocated memory: 385.309 MB.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win1_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win2_3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_win3_3' automatically.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (encode.cpp:199) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (encode.cpp:200) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (encode.cpp:206) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (encode.cpp:208) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv2_out' (encode.cpp:210) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:212) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:198:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'encode' (encode.cpp:198:1), detected/extracted 8 process function(s): 
	 'castIn'
	 'conv1'
	 'pool1'
	 'conv2'
	 'pool2'
	 'conv3'
	 'pool3'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:120:34) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:151:56) to (encode.cpp:115:16) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:58:49) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:95:42) in function 'conv3'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (encode.cpp:57:4) to (encode.cpp:92:65) in function 'conv1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' (encode.cpp:111:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (encode.cpp:6:16)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (encode.cpp:49:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (encode.cpp:8:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 80.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 80.7 seconds; current allocated memory: 492.559 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'PHeight' (encode.cpp:114:22) in function 'sp_pool<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:50:25) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:50:25) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (encode.cpp:50:25) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 13.93 seconds; current allocated memory: 694.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode' ...
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
WARNING: [SYN 201-103] Legalizing function name 'sp_pool<ap_fixed<32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.67 seconds; current allocated memory: 699.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 699.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 719.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 719.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 27.46 seconds; current allocated memory: 835.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 835.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 835.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 835.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0.15 seconds. Elapsed time: 92.18 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.92 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.45 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 25.73 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.94 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PHeight_PWidth'.
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'PHeight_PWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.77 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.36 seconds. CPU system time: 0 seconds. Elapsed time: 4.38 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.72 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_s' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1688_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1968_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2528_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3089_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3929_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.7 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.51 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv2', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 5417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_5134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 170 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 133 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 138 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_1' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_1127_32_1_1' is changed to 'mux_1127_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_426_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_707_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_847_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.68 seconds. CPU system time: 0.33 seconds. Elapsed time: 29.27 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv3', because the estimated Stream Port Number is 58, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 5979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 97 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_94_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' pipeline 'PHeight_PWidth' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mux_566_32_1_1' is changed to 'mux_566_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_566_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.64 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sp_pool_ap_fixed_32_6_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sp_pool_ap_fixed_32_6_5_3_0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.403 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
