#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 21 17:45:23 2024
# Process ID: 6828
# Current directory: D:/Verilog/Verilog/APB_I2C
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17288 D:\Verilog\Verilog\APB_I2C\APB_I2C.xpr
# Log file: D:/Verilog/Verilog/APB_I2C/vivado.log
# Journal file: D:/Verilog/Verilog/APB_I2C\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/APB_I2C/APB_I2C.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MCU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv w ]
add_files -fileset sim_1 D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_MCU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_MCU.tcl
run all
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
add_files -norecurse D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
add_files -norecurse D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run 10 us
run all
relaunch_sim
run all
relaunch_sim
run 10 us
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 us
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
relaunch_sim
run 10 us
run 10 us
run all
relaunch_sim
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run all
relaunch_sim
run 10 us
run all
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run all
close_sim
close_project
open_project D:/Verilog/Verilog/1218GPIO/1218GPIO.xpr
update_compile_order -fileset sources_1
save_project_as 1218_GPIO_2020_2 D:/Verilog/Verilog/1218_GPIO_2020_2 -force
launch_simulation
source UVM_GPIO.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
open_project D:/Verilog/Verilog/APB_I2C/APB_I2C.xpr
update_compile_order -fileset sources_1
current_project 1218_GPIO_2020_2
close_sim
close_project
launch_simulation
source tb_MCU.tcl
relaunch_sim
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv w ]
add_files -fileset sim_1 D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv
update_compile_order -fileset sim_1
set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
run all
close_sim
launch_simulation
source tb_MCU.tcl
relaunch_sim
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top I2C_UVM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
source I2C_UVM.tcl
run all
relaunch_sim
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_MCU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
launch_simulation
