

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 09:26:31 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_7b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11423|  11423|  11424|  11424|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  11421|  11421|       169|         11|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|   1337|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     15|    1044|   1035|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1593|
|Register         |        -|      -|    2999|    877|
+-----------------+---------+-------+--------+-------+
|Total            |       32|     16|    4043|   4842|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      6|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32fYi_U1  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fadd_32fYi_U2  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fadd_32fYi_U3  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fmul_32g8j_U4  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    |matmul_hw_fmul_32g8j_U5  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    |matmul_hw_fmul_32g8j_U6  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     15| 1044| 1035|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_16_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_17_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_18_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_19_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_20_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_21_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_22_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_23_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_24_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_25_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_26_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_27_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_28_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_29_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_30_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_31_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |       32|  0|   0|  1024| 1024|    32|        32768|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_1827_p2                |     *    |      1|  0|   3|           6|           4|
    |i_1_fu_1734_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1728_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_2498_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp_10_fu_2115_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_11_fu_2194_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_12_fu_2279_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_13_fu_2358_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_14_fu_2439_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_15_fu_2512_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_16_fu_2571_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_19_fu_1806_p2               |     +    |      0|  0|  10|          10|          10|
    |tmp_21_fu_1864_p2               |     +    |      0|  0|  10|          10|           2|
    |tmp_22_fu_1907_p2               |     +    |      0|  0|  10|          10|           2|
    |tmp_23_fu_1966_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_24_fu_2045_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_25_fu_2126_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_26_fu_2205_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_27_fu_2290_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_28_fu_2369_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_30_fu_1846_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_32_fu_1933_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_34_fu_2094_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_36_fu_2257_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_38_fu_2418_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_40_fu_2697_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp_4_fu_1896_p2                |     +    |      0|  0|  10|          10|           1|
    |tmp_7_fu_1955_p2                |     +    |      0|  0|  10|          10|           2|
    |tmp_8_fu_2034_p2                |     +    |      0|  0|  10|          10|           2|
    |exitcond_flatten_fu_1722_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1740_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp2_fu_1760_p2                 |   icmp   |      0|  0|   3|           6|           1|
    |tmp_3_fu_1874_p2                |   icmp   |      0|  0|   3|           6|           1|
    |tmp_mid1_fu_1754_p2             |   icmp   |      0|  0|   3|           6|           1|
    |tmp_20_fu_1833_p2               |    or    |      0|  0|  14|          10|           1|
    |a_row_load_10_fu_2659_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_1984_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_2063_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_2144_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_2223_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_2308_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_16_fu_2387_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_17_fu_2458_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_18_fu_2531_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_19_fu_2590_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_2071_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_20_fu_2651_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_21_fu_2644_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_22_fu_1917_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_23_fu_1976_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_24_fu_2055_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_25_fu_2136_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_26_fu_2215_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_27_fu_2300_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_28_fu_2379_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_29_fu_2450_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_2152_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_30_fu_2523_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_31_fu_2582_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_2231_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_2316_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_2395_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_2466_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_2539_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_2598_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_2666_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1992_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_1746_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_1_mid2_v_fu_1774_p3         |  select  |      0|  0|   6|           1|           6|
    |tmp_mid2_fu_1766_p3             |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0|1337|         352|        1175|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig                |  96|         12|   32|        384|
    |a_1_Addr_A_orig                |  96|         12|   32|        384|
    |a_2_Addr_A_orig                |  64|         11|   32|        352|
    |ap_NS_fsm                      |   6|         14|    1|         14|
    |ap_enable_reg_pp0_iter15       |   1|          2|    1|          2|
    |b_0_Addr_A_orig                |  96|         12|   32|        384|
    |b_1_Addr_A_orig                |  96|         12|   32|        384|
    |b_2_Addr_A_orig                |  64|         11|   32|        352|
    |b_copy_0_address0              |   5|          3|    5|         15|
    |b_copy_10_address0             |   5|          3|    5|         15|
    |b_copy_11_address0             |   5|          3|    5|         15|
    |b_copy_12_address0             |   5|          3|    5|         15|
    |b_copy_13_address0             |   5|          3|    5|         15|
    |b_copy_14_address0             |   5|          3|    5|         15|
    |b_copy_15_address0             |   5|          3|    5|         15|
    |b_copy_16_address0             |   5|          3|    5|         15|
    |b_copy_17_address0             |   5|          3|    5|         15|
    |b_copy_18_address0             |   5|          3|    5|         15|
    |b_copy_19_address0             |   5|          3|    5|         15|
    |b_copy_1_address0              |   5|          3|    5|         15|
    |b_copy_20_address0             |   5|          3|    5|         15|
    |b_copy_21_address0             |   5|          3|    5|         15|
    |b_copy_22_address0             |   5|          3|    5|         15|
    |b_copy_23_address0             |   5|          3|    5|         15|
    |b_copy_24_address0             |   5|          3|    5|         15|
    |b_copy_25_address0             |   5|          3|    5|         15|
    |b_copy_26_address0             |   5|          3|    5|         15|
    |b_copy_27_address0             |   5|          3|    5|         15|
    |b_copy_28_address0             |   5|          3|    5|         15|
    |b_copy_29_address0             |   5|          3|    5|         15|
    |b_copy_2_address0              |   5|          3|    5|         15|
    |b_copy_30_address0             |   5|          3|    5|         15|
    |b_copy_31_address0             |   5|          3|    5|         15|
    |b_copy_3_address0              |   5|          3|    5|         15|
    |b_copy_4_address0              |   5|          3|    5|         15|
    |b_copy_5_address0              |   5|          3|    5|         15|
    |b_copy_6_address0              |   5|          3|    5|         15|
    |b_copy_7_address0              |   5|          3|    5|         15|
    |b_copy_8_address0              |   5|          3|    5|         15|
    |b_copy_9_address0              |   5|          3|    5|         15|
    |c_WEN_A                        |   4|          2|    4|          8|
    |grp_fu_1573_p0                 |  32|          7|   32|        224|
    |grp_fu_1573_p1                 |  96|         12|   32|        384|
    |grp_fu_1578_p0                 |  32|          7|   32|        224|
    |grp_fu_1578_p1                 |  96|         12|   32|        384|
    |grp_fu_1582_p0                 |  32|          7|   32|        224|
    |grp_fu_1582_p1                 |  64|         11|   32|        352|
    |grp_fu_1586_p0                 |  96|         12|   32|        384|
    |grp_fu_1586_p1                 |  96|         12|   32|        384|
    |grp_fu_1592_p0                 |  96|         12|   32|        384|
    |grp_fu_1592_p1                 |  96|         12|   32|        384|
    |grp_fu_1597_p0                 |  64|         11|   32|        352|
    |grp_fu_1597_p1                 |  64|         11|   32|        352|
    |i_phi_fu_1555_p4               |   6|          2|    6|         12|
    |i_reg_1551                     |   6|          2|    6|         12|
    |indvar_flatten_phi_fu_1544_p4  |  11|          2|   11|         22|
    |indvar_flatten_reg_1540        |  11|          2|   11|         22|
    |j_phi_fu_1566_p4               |   6|          2|    6|         12|
    |j_reg_1562                     |   6|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1593|        322|  788|       6868|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |a_row_load_017_fu_128                            |  32|   0|   32|          0|
    |a_row_load_10_reg_3940                           |  32|   0|   32|          0|
    |a_row_load_21_reg_3930                           |  32|   0|   32|          0|
    |a_row_load_32_fu_248                             |  32|   0|   32|          0|
    |a_row_load_33_fu_244                             |  32|   0|   32|          0|
    |a_row_load_34_fu_240                             |  32|   0|   32|          0|
    |a_row_load_35_fu_236                             |  32|   0|   32|          0|
    |a_row_load_36_fu_232                             |  32|   0|   32|          0|
    |a_row_load_37_fu_228                             |  32|   0|   32|          0|
    |a_row_load_38_fu_224                             |  32|   0|   32|          0|
    |a_row_load_39_fu_220                             |  32|   0|   32|          0|
    |a_row_load_40_fu_216                             |  32|   0|   32|          0|
    |a_row_load_41_fu_212                             |  32|   0|   32|          0|
    |a_row_load_42_fu_208                             |  32|   0|   32|          0|
    |a_row_load_43_fu_204                             |  32|   0|   32|          0|
    |a_row_load_44_fu_200                             |  32|   0|   32|          0|
    |a_row_load_45_fu_196                             |  32|   0|   32|          0|
    |a_row_load_46_fu_192                             |  32|   0|   32|          0|
    |a_row_load_47_fu_188                             |  32|   0|   32|          0|
    |a_row_load_48_fu_184                             |  32|   0|   32|          0|
    |a_row_load_49_fu_180                             |  32|   0|   32|          0|
    |a_row_load_50_fu_176                             |  32|   0|   32|          0|
    |a_row_load_51_fu_172                             |  32|   0|   32|          0|
    |a_row_load_52_fu_168                             |  32|   0|   32|          0|
    |a_row_load_53_fu_164                             |  32|   0|   32|          0|
    |a_row_load_54_fu_160                             |  32|   0|   32|          0|
    |a_row_load_55_fu_156                             |  32|   0|   32|          0|
    |a_row_load_56_fu_152                             |  32|   0|   32|          0|
    |a_row_load_57_fu_148                             |  32|   0|   32|          0|
    |a_row_load_58_fu_144                             |  32|   0|   32|          0|
    |a_row_load_59_fu_140                             |  32|   0|   32|          0|
    |a_row_load_60_fu_136                             |  32|   0|   32|          0|
    |a_row_load_61_fu_132                             |  32|   0|   32|          0|
    |a_row_load_s_fu_252                              |  32|   0|   32|          0|
    |ap_CS_fsm                                        |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                          |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_2908        |   6|   0|    6|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_2928  |   6|   0|    6|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_3_reg_3745       |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_3820       |  32|   0|   32|          0|
    |exitcond_flatten_reg_2899                        |   1|   0|    1|          0|
    |i_reg_1551                                       |   6|   0|    6|          0|
    |indvar_flatten_next_reg_2903                     |  11|   0|   11|          0|
    |indvar_flatten_reg_1540                          |  11|   0|   11|          0|
    |j_1_reg_3790                                     |   6|   0|    6|          0|
    |j_mid2_reg_2908                                  |   6|   0|    6|          0|
    |j_reg_1562                                       |   6|   0|    6|          0|
    |reg_1630                                         |  32|   0|   32|          0|
    |reg_1634                                         |  32|   0|   32|          0|
    |reg_1638                                         |  32|   0|   32|          0|
    |reg_1642                                         |  32|   0|   32|          0|
    |reg_1646                                         |  32|   0|   32|          0|
    |reg_1651                                         |  32|   0|   32|          0|
    |reg_1656                                         |  32|   0|   32|          0|
    |reg_1661                                         |  32|   0|   32|          0|
    |reg_1666                                         |  32|   0|   32|          0|
    |reg_1671                                         |  32|   0|   32|          0|
    |reg_1676                                         |  32|   0|   32|          0|
    |reg_1681                                         |  32|   0|   32|          0|
    |reg_1686                                         |  32|   0|   32|          0|
    |reg_1691                                         |  32|   0|   32|          0|
    |reg_1696                                         |  32|   0|   32|          0|
    |reg_1701                                         |  32|   0|   32|          0|
    |reg_1706                                         |  32|   0|   32|          0|
    |reg_1711                                         |  32|   0|   32|          0|
    |reg_1716                                         |  32|   0|   32|          0|
    |tmp_19_reg_2935                                  |   9|   0|   10|          1|
    |tmp_1_mid2_v_reg_2928                            |   6|   0|    6|          0|
    |tmp_1_reg_3004                                   |  10|   0|   10|          0|
    |tmp_2_10_reg_3500                                |  32|   0|   32|          0|
    |tmp_2_11_reg_3590                                |  32|   0|   32|          0|
    |tmp_2_12_reg_3680                                |  32|   0|   32|          0|
    |tmp_2_13_reg_3760                                |  32|   0|   32|          0|
    |tmp_2_14_reg_3835                                |  32|   0|   32|          0|
    |tmp_2_15_reg_3905                                |  32|   0|   32|          0|
    |tmp_2_16_reg_3970                                |  32|   0|   32|          0|
    |tmp_2_17_reg_4000                                |  32|   0|   32|          0|
    |tmp_2_18_reg_4020                                |  32|   0|   32|          0|
    |tmp_2_19_reg_4035                                |  32|   0|   32|          0|
    |tmp_2_1_reg_3575                                 |  32|   0|   32|          0|
    |tmp_2_20_reg_4045                                |  32|   0|   32|          0|
    |tmp_2_21_reg_3420                                |  32|   0|   32|          0|
    |tmp_2_22_reg_3515                                |  32|   0|   32|          0|
    |tmp_2_23_reg_3605                                |  32|   0|   32|          0|
    |tmp_2_24_reg_3695                                |  32|   0|   32|          0|
    |tmp_2_25_reg_3775                                |  32|   0|   32|          0|
    |tmp_2_26_reg_3850                                |  32|   0|   32|          0|
    |tmp_2_27_reg_3920                                |  32|   0|   32|          0|
    |tmp_2_28_reg_3985                                |  32|   0|   32|          0|
    |tmp_2_29_reg_4010                                |  32|   0|   32|          0|
    |tmp_2_2_reg_3665                                 |  32|   0|   32|          0|
    |tmp_2_30_reg_4025                                |  32|   0|   32|          0|
    |tmp_2_3_reg_3745                                 |  32|   0|   32|          0|
    |tmp_2_4_reg_3820                                 |  32|   0|   32|          0|
    |tmp_2_5_reg_3890                                 |  32|   0|   32|          0|
    |tmp_2_6_reg_3955                                 |  32|   0|   32|          0|
    |tmp_2_7_reg_3990                                 |  32|   0|   32|          0|
    |tmp_2_8_reg_4015                                 |  32|   0|   32|          0|
    |tmp_2_9_reg_4030                                 |  32|   0|   32|          0|
    |tmp_2_s_reg_4040                                 |  32|   0|   32|          0|
    |tmp_3_reg_3054                                   |   1|   0|    1|          0|
    |tmp_40_reg_3950                                  |  12|   0|   12|          0|
    |tmp_5_20_reg_4055                                |  32|   0|   32|          0|
    |tmp_5_s_reg_4050                                 |  32|   0|   32|          0|
    |tmp_6_cast6_reg_3165                             |   6|   0|    8|          2|
    |tmp_6_cast7_reg_3465                             |   6|   0|    9|          3|
    |tmp_6_reg_2953                                   |   6|   0|   64|         58|
    |tmp_9_reg_3105                                   |   6|   0|   64|         58|
    |tmp_mid2_reg_2924                                |   1|   0|    1|          0|
    |tmp_s_reg_3485                                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_2899                        |   0|   1|    1|          0|
    |tmp_2_10_reg_3500                                |   0|  32|   32|          0|
    |tmp_2_11_reg_3590                                |   0|  32|   32|          0|
    |tmp_2_12_reg_3680                                |   0|  32|   32|          0|
    |tmp_2_13_reg_3760                                |   0|  32|   32|          0|
    |tmp_2_14_reg_3835                                |   0|  32|   32|          0|
    |tmp_2_15_reg_3905                                |   0|  32|   32|          0|
    |tmp_2_16_reg_3970                                |   0|  32|   32|          0|
    |tmp_2_17_reg_4000                                |   0|  32|   32|          0|
    |tmp_2_18_reg_4020                                |   0|  32|   32|          0|
    |tmp_2_19_reg_4035                                |   0|  32|   32|          0|
    |tmp_2_20_reg_4045                                |   0|  32|   32|          0|
    |tmp_2_21_reg_3420                                |   0|  32|   32|          0|
    |tmp_2_22_reg_3515                                |   0|  32|   32|          0|
    |tmp_2_23_reg_3605                                |   0|  32|   32|          0|
    |tmp_2_24_reg_3695                                |   0|  32|   32|          0|
    |tmp_2_25_reg_3775                                |   0|  32|   32|          0|
    |tmp_2_26_reg_3850                                |   0|  32|   32|          0|
    |tmp_2_27_reg_3920                                |   0|  32|   32|          0|
    |tmp_2_28_reg_3985                                |   0|  32|   32|          0|
    |tmp_2_29_reg_4010                                |   0|  32|   32|          0|
    |tmp_2_30_reg_4025                                |   0|  32|   32|          0|
    |tmp_2_5_reg_3890                                 |   0|  32|   32|          0|
    |tmp_2_6_reg_3955                                 |   0|  32|   32|          0|
    |tmp_2_7_reg_3990                                 |   0|  32|   32|          0|
    |tmp_2_8_reg_4015                                 |   0|  32|   32|          0|
    |tmp_2_9_reg_4030                                 |   0|  32|   32|          0|
    |tmp_2_s_reg_4040                                 |   0|  32|   32|          0|
    |tmp_40_reg_3950                                  |   0|  12|   12|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |2999| 877| 3998|        122|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

