###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID 09vlab099.coe.neu.edu)
#  Generated on:      Sat Aug 16 01:25:12 2025
#  Design:            top_soc
#  Command:           report_ccopt_clock_trees -summary -file work/pnr/reports/cts_summary.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                       1638     1307.124     1277.362
Inverters                        0        0.000        0.000
Integrated Clock Gates           0        0.000        0.000
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                      0        0.000        0.000
All                           1638     1307.124     1277.362
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     5847.200
Leaf       156.170
Total     6003.370
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       5661.940
Leaf         218.720
Total       5880.660
-----------------------


Clock DAG capacitances:
=======================

----------------------------------------
Type     Gate        Wire       Total
----------------------------------------
Top         0.000      0.000       0.000
Trunk    1277.362    598.576    1875.937
Leaf      127.795     15.867     143.662
Total    1405.156    614.443    2019.599
----------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 132     127.795     0.968       0.007      0.963    0.977
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.199     1508      0.007       0.001      0.002    0.018    {1508 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}         -
Leaf        0.199      132      0.007       0.000      0.007    0.007    {132 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUF_X1    buffer    1638      1307.124
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                  (Ohms)                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_32k        67          0        0       0           0           0        0      911      0        0         0          3        1     44.245    1601.84     726.978   352.500  775.616  clk_32k
clk_main       65          0        0       0           0           0        0      727      0        0         0          3        1     40.045    1394.16     580.146   261.943  629.540  clk_main
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max     Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                         (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   132         0        0       0           0           0        0      1638     0        0         0          3      1.08621     1        1     44.245    160.184    1307.124   614.443  1405.156
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.575    3.547    44.245   4.712
Source-sink manhattan distance (um)   0.575    3.752   178.915   7.657
Source-sink resistance (Ohm)         18.054   31.205   160.184  14.116
-----------------------------------------------------------------------

Transition distribution for half-corner typical_delay:setup.late:
=================================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.199     1508      0.007       0.001      0.002    0.018    {1508 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}         -
Leaf        0.199      132      0.007       0.000      0.007    0.007    {132 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_32k            912                0               0             0            0
clk_main           728                0               0             0            0
---------------------------------------------------------------------------------------
Total             1640                0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1640 clock tree pins with max capacitance violations.
Found a total of 1640 max capacitance violations.
Total violation amount 1691.599fF.

Max capacitance violation summary across all clock trees - Top 10 violations:
=============================================================================

Target and measured capacitances (in fF):

--------------------------------------------------------------------------------------------------------------
Half corner               Violation  Capacitance  Capacitance  Target                     Pin
                          amount     target       achieved     source                     
--------------------------------------------------------------------------------------------------------------
typical_delay:setup.late    6.138       0.200        6.338     library_or_sdc_constraint  CTS_cmf_buf_125049/Z
typical_delay:setup.late    5.721       0.200        5.921     library_or_sdc_constraint  CTS_cmf_buf_125010/Z
typical_delay:setup.late    5.682       0.200        5.882     library_or_sdc_constraint  CTS_cmf_buf_202398/Z
typical_delay:setup.late    4.825       0.200        5.025     library_or_sdc_constraint  CTS_cmf_buf_125013/Z
typical_delay:setup.late    4.785       0.200        4.985     library_or_sdc_constraint  CTS_cmf_buf_153893/Z
typical_delay:setup.late    4.648       0.200        4.848     library_or_sdc_constraint  CTS_cmf_buf_202395/Z
typical_delay:setup.late    4.640       0.200        4.840     library_or_sdc_constraint  CTS_cmf_buf_125012/Z
typical_delay:setup.late    4.455       0.200        4.655     library_or_sdc_constraint  CTS_cmf_buf_202406/Z
typical_delay:setup.late    4.289       0.200        4.489     library_or_sdc_constraint  CTS_cmf_buf_202364/Z
typical_delay:setup.late    4.114       0.200        4.314     library_or_sdc_constraint  CTS_cmf_buf_59754/Z
--------------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                       Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------------------
clk_32k     typical_delay:setup.early     0.007          0.006         0.018          0.017      ignored          -      ignored          -
clk_32k     typical_delay:setup.late      0.007          0.006         0.018          0.017      explicit      0.500     explicit      0.500
clk_32k     typical_delay:hold.early      0.007          0.006         0.018          0.017      ignored          -      ignored          -
clk_32k     typical_delay:hold.late       0.007          0.006         0.018          0.017      ignored          -      ignored          -
clk_main    typical_delay:setup.early     0.007          0.006         0.017          0.016      ignored          -      ignored          -
clk_main    typical_delay:setup.late      0.007          0.006         0.017          0.016      explicit      0.500     explicit      0.500
clk_main    typical_delay:hold.early      0.007          0.006         0.017          0.016      ignored          -      ignored          -
clk_main    typical_delay:hold.late       0.007          0.006         0.017          0.016      ignored          -      ignored          -
------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000       -313.879      -25.301       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner typical_delay:setup.late

Top Underslews:

-------------------------------------
Driving node           Underslew (ns)
-------------------------------------
clk_main                   -0.196
CTS_csf_buf_02669          -0.192
CTS_cmf_buf_133276         -0.192
CTS_csf_buf_02519          -0.192
CTS_cmf_buf_202425         -0.192
CTS_cmf_buf_144065         -0.192
CTS_cmf_buf_133277         -0.192
CTS_ccl_a_buf_00092        -0.192
CTS_cmf_buf_151476         -0.192
CTS_ccl_a_buf_00104        -0.191
-------------------------------------

