// Seed: 927796615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_3 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final $unsigned(6);
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  assign id_0 = -1;
  always begin : LABEL_0
    assert (-1)
    else;
  end
  assign id_0 = -1;
  supply0 id_3;
  assign id_3 = $realtime;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
