# compile vhdl design source files
vhdl xil_defaultlib  \
"test_bench_mem_addr_func_synth.vhd" \
"../../../../../10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd" \

# Do not sort compile order
nosort
