
discovery_board_blink1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000458c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800471c  0800471c  0000571c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047c4  080047c4  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080047c4  080047c4  000057c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047cc  080047cc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047cc  080047cc  000057cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047d0  080047d0  000057d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080047d4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000584  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005ec  200005ec  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001147a  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023af  00000000  00000000  00017512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e48  00000000  00000000  000198c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b16  00000000  00000000  0001a710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ef00  00000000  00000000  0001b226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012e1e  00000000  00000000  0003a126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b5988  00000000  00000000  0004cf44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001028cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004384  00000000  00000000  00102910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  00106c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004704 	.word	0x08004704

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004704 	.word	0x08004704

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <_write>:
/* USER CODE BEGIN 0 */

/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char* ptr, int len) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	2b01      	cmp	r3, #1
 8000280:	d002      	beq.n	8000288 <_write+0x18>
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	2b02      	cmp	r3, #2
 8000286:	d111      	bne.n	80002ac <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	b29a      	uxth	r2, r3
 800028c:	f04f 33ff 	mov.w	r3, #4294967295
 8000290:	68b9      	ldr	r1, [r7, #8]
 8000292:	4809      	ldr	r0, [pc, #36]	@ (80002b8 <_write+0x48>)
 8000294:	f002 fdf9 	bl	8002e8a <HAL_UART_Transmit>
 8000298:	4603      	mov	r3, r0
 800029a:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800029c:	7dfb      	ldrb	r3, [r7, #23]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d101      	bne.n	80002a6 <_write+0x36>
      return len;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	e004      	b.n	80002b0 <_write+0x40>
    else
      return -1;
 80002a6:	f04f 33ff 	mov.w	r3, #4294967295
 80002aa:	e001      	b.n	80002b0 <_write+0x40>
  }
  return -1;
 80002ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80002b0:	4618      	mov	r0, r3
 80002b2:	3718      	adds	r7, #24
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	2000013c 	.word	0x2000013c

080002bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c2:	f000 fc29 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c6:	f000 f84b 	bl	8000360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ca:	f000 f97d 	bl	80005c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80002ce:	f000 f8ab 	bl	8000428 <MX_I2C1_Init>
  MX_SPI1_Init();
 80002d2:	f000 f8e9 	bl	80004a8 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80002d6:	f000 f955 	bl	8000584 <MX_USB_PCD_Init>
  MX_USART1_UART_Init();
 80002da:	f000 f923 	bl	8000524 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Blink1 starting\n");
 80002de:	481b      	ldr	r0, [pc, #108]	@ (800034c <main+0x90>)
 80002e0:	f003 fbae 	bl	8003a40 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0, last_blink = 0, last_tick = 0, loop_cnt = 0;
 80002e4:	2300      	movs	r3, #0
 80002e6:	603b      	str	r3, [r7, #0]
 80002e8:	2300      	movs	r3, #0
 80002ea:	60fb      	str	r3, [r7, #12]
 80002ec:	2300      	movs	r3, #0
 80002ee:	60bb      	str	r3, [r7, #8]
 80002f0:	2300      	movs	r3, #0
 80002f2:	607b      	str	r3, [r7, #4]

  while (1)
  {

	  now = HAL_GetTick();
 80002f4:	f000 fc6a 	bl	8000bcc <HAL_GetTick>
 80002f8:	6038      	str	r0, [r7, #0]

	  if ( now - last_blink >= 500) {
 80002fa:	683a      	ldr	r2, [r7, #0]
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	1ad3      	subs	r3, r2, r3
 8000300:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000304:	d309      	bcc.n	800031a <main+0x5e>

		  printf("Toggle GPIO\n");
 8000306:	4812      	ldr	r0, [pc, #72]	@ (8000350 <main+0x94>)
 8000308:	f003 fb9a 	bl	8003a40 <puts>

		  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_11);
 800030c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000310:	4810      	ldr	r0, [pc, #64]	@ (8000354 <main+0x98>)
 8000312:	f000 fedf 	bl	80010d4 <HAL_GPIO_TogglePin>

		  last_blink = now;
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	60fb      	str	r3, [r7, #12]
	  }

	 if (now - last_tick >= 1000) {
 800031a:	683a      	ldr	r2, [r7, #0]
 800031c:	68bb      	ldr	r3, [r7, #8]
 800031e:	1ad3      	subs	r3, r2, r3
 8000320:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000324:	d30d      	bcc.n	8000342 <main+0x86>
		 printf("Tick %lu ( loop count = %lu)\n", now/ 1000, loop_cnt );
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	4a0b      	ldr	r2, [pc, #44]	@ (8000358 <main+0x9c>)
 800032a:	fba2 2303 	umull	r2, r3, r2, r3
 800032e:	099b      	lsrs	r3, r3, #6
 8000330:	687a      	ldr	r2, [r7, #4]
 8000332:	4619      	mov	r1, r3
 8000334:	4809      	ldr	r0, [pc, #36]	@ (800035c <main+0xa0>)
 8000336:	f003 fb1b 	bl	8003970 <iprintf>

		 loop_cnt = 0;
 800033a:	2300      	movs	r3, #0
 800033c:	607b      	str	r3, [r7, #4]
		 last_tick = now;
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	60bb      	str	r3, [r7, #8]
	 }

	 ++loop_cnt;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	3301      	adds	r3, #1
 8000346:	607b      	str	r3, [r7, #4]
	  now = HAL_GetTick();
 8000348:	e7d4      	b.n	80002f4 <main+0x38>
 800034a:	bf00      	nop
 800034c:	0800471c 	.word	0x0800471c
 8000350:	0800472c 	.word	0x0800472c
 8000354:	48001000 	.word	0x48001000
 8000358:	10624dd3 	.word	0x10624dd3
 800035c:	08004738 	.word	0x08004738

08000360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b09e      	sub	sp, #120	@ 0x78
 8000364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000366:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800036a:	2228      	movs	r2, #40	@ 0x28
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f003 fc46 	bl	8003c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000374:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000378:	2200      	movs	r2, #0
 800037a:	601a      	str	r2, [r3, #0]
 800037c:	605a      	str	r2, [r3, #4]
 800037e:	609a      	str	r2, [r3, #8]
 8000380:	60da      	str	r2, [r3, #12]
 8000382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000384:	463b      	mov	r3, r7
 8000386:	223c      	movs	r2, #60	@ 0x3c
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f003 fc38 	bl	8003c00 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000390:	2303      	movs	r3, #3
 8000392:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000394:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000398:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800039a:	2300      	movs	r3, #0
 800039c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039e:	2301      	movs	r3, #1
 80003a0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003a2:	2310      	movs	r3, #16
 80003a4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003a6:	2302      	movs	r3, #2
 80003a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ae:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80003b4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80003ba:	4618      	mov	r0, r3
 80003bc:	f001 f89e 	bl	80014fc <HAL_RCC_OscConfig>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80003c6:	f000 f97d 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ca:	230f      	movs	r3, #15
 80003cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ce:	2302      	movs	r3, #2
 80003d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003d2:	2300      	movs	r3, #0
 80003d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003dc:	2300      	movs	r3, #0
 80003de:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003e0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80003e4:	2101      	movs	r1, #1
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 f896 	bl	8002518 <HAL_RCC_ClockConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80003f2:	f000 f967 	bl	80006c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 80003f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000424 <SystemClock_Config+0xc4>)
 80003f8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80003fa:	2300      	movs	r3, #0
 80003fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80003fe:	2300      	movs	r3, #0
 8000400:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000402:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000406:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000408:	463b      	mov	r3, r7
 800040a:	4618      	mov	r0, r3
 800040c:	f002 fa96 	bl	800293c <HAL_RCCEx_PeriphCLKConfig>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000416:	f000 f955 	bl	80006c4 <Error_Handler>
  }
}
 800041a:	bf00      	nop
 800041c:	3778      	adds	r7, #120	@ 0x78
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	00020021 	.word	0x00020021

08000428 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800042c:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <MX_I2C1_Init+0x74>)
 800042e:	4a1c      	ldr	r2, [pc, #112]	@ (80004a0 <MX_I2C1_Init+0x78>)
 8000430:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <MX_I2C1_Init+0x74>)
 8000434:	4a1b      	ldr	r2, [pc, #108]	@ (80004a4 <MX_I2C1_Init+0x7c>)
 8000436:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000438:	4b18      	ldr	r3, [pc, #96]	@ (800049c <MX_I2C1_Init+0x74>)
 800043a:	2200      	movs	r2, #0
 800043c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800043e:	4b17      	ldr	r3, [pc, #92]	@ (800049c <MX_I2C1_Init+0x74>)
 8000440:	2201      	movs	r2, #1
 8000442:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000444:	4b15      	ldr	r3, [pc, #84]	@ (800049c <MX_I2C1_Init+0x74>)
 8000446:	2200      	movs	r2, #0
 8000448:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800044a:	4b14      	ldr	r3, [pc, #80]	@ (800049c <MX_I2C1_Init+0x74>)
 800044c:	2200      	movs	r2, #0
 800044e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000450:	4b12      	ldr	r3, [pc, #72]	@ (800049c <MX_I2C1_Init+0x74>)
 8000452:	2200      	movs	r2, #0
 8000454:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_I2C1_Init+0x74>)
 8000458:	2200      	movs	r2, #0
 800045a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800045c:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <MX_I2C1_Init+0x74>)
 800045e:	2200      	movs	r2, #0
 8000460:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000462:	480e      	ldr	r0, [pc, #56]	@ (800049c <MX_I2C1_Init+0x74>)
 8000464:	f000 fe50 	bl	8001108 <HAL_I2C_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800046e:	f000 f929 	bl	80006c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000472:	2100      	movs	r1, #0
 8000474:	4809      	ldr	r0, [pc, #36]	@ (800049c <MX_I2C1_Init+0x74>)
 8000476:	f000 fee2 	bl	800123e <HAL_I2CEx_ConfigAnalogFilter>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000480:	f000 f920 	bl	80006c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000484:	2100      	movs	r1, #0
 8000486:	4805      	ldr	r0, [pc, #20]	@ (800049c <MX_I2C1_Init+0x74>)
 8000488:	f000 ff24 	bl	80012d4 <HAL_I2CEx_ConfigDigitalFilter>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000492:	f000 f917 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	20000084 	.word	0x20000084
 80004a0:	40005400 	.word	0x40005400
 80004a4:	00201d2b 	.word	0x00201d2b

080004a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004ac:	4b1b      	ldr	r3, [pc, #108]	@ (800051c <MX_SPI1_Init+0x74>)
 80004ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000520 <MX_SPI1_Init+0x78>)
 80004b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004b2:	4b1a      	ldr	r3, [pc, #104]	@ (800051c <MX_SPI1_Init+0x74>)
 80004b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80004b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004ba:	4b18      	ldr	r3, [pc, #96]	@ (800051c <MX_SPI1_Init+0x74>)
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80004c0:	4b16      	ldr	r3, [pc, #88]	@ (800051c <MX_SPI1_Init+0x74>)
 80004c2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80004c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c8:	4b14      	ldr	r3, [pc, #80]	@ (800051c <MX_SPI1_Init+0x74>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004ce:	4b13      	ldr	r3, [pc, #76]	@ (800051c <MX_SPI1_Init+0x74>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004d4:	4b11      	ldr	r3, [pc, #68]	@ (800051c <MX_SPI1_Init+0x74>)
 80004d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80004da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	@ (800051c <MX_SPI1_Init+0x74>)
 80004de:	2208      	movs	r2, #8
 80004e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	@ (800051c <MX_SPI1_Init+0x74>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <MX_SPI1_Init+0x74>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	@ (800051c <MX_SPI1_Init+0x74>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004f4:	4b09      	ldr	r3, [pc, #36]	@ (800051c <MX_SPI1_Init+0x74>)
 80004f6:	2207      	movs	r2, #7
 80004f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004fa:	4b08      	ldr	r3, [pc, #32]	@ (800051c <MX_SPI1_Init+0x74>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000500:	4b06      	ldr	r3, [pc, #24]	@ (800051c <MX_SPI1_Init+0x74>)
 8000502:	2208      	movs	r2, #8
 8000504:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000506:	4805      	ldr	r0, [pc, #20]	@ (800051c <MX_SPI1_Init+0x74>)
 8000508:	f002 fbc6 	bl	8002c98 <HAL_SPI_Init>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000512:	f000 f8d7 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	200000d8 	.word	0x200000d8
 8000520:	40013000 	.word	0x40013000

08000524 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000528:	4b14      	ldr	r3, [pc, #80]	@ (800057c <MX_USART1_UART_Init+0x58>)
 800052a:	4a15      	ldr	r2, [pc, #84]	@ (8000580 <MX_USART1_UART_Init+0x5c>)
 800052c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800052e:	4b13      	ldr	r3, [pc, #76]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000530:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000534:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000536:	4b11      	ldr	r3, [pc, #68]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800053c:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <MX_USART1_UART_Init+0x58>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000544:	2200      	movs	r2, #0
 8000546:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000548:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <MX_USART1_UART_Init+0x58>)
 800054a:	220c      	movs	r2, #12
 800054c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800054e:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000550:	2200      	movs	r2, #0
 8000552:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000554:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000556:	2200      	movs	r2, #0
 8000558:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800055a:	4b08      	ldr	r3, [pc, #32]	@ (800057c <MX_USART1_UART_Init+0x58>)
 800055c:	2200      	movs	r2, #0
 800055e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000560:	4b06      	ldr	r3, [pc, #24]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000562:	2200      	movs	r2, #0
 8000564:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000566:	4805      	ldr	r0, [pc, #20]	@ (800057c <MX_USART1_UART_Init+0x58>)
 8000568:	f002 fc41 	bl	8002dee <HAL_UART_Init>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000572:	f000 f8a7 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	2000013c 	.word	0x2000013c
 8000580:	40013800 	.word	0x40013800

08000584 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000588:	4b0d      	ldr	r3, [pc, #52]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 800058a:	4a0e      	ldr	r2, [pc, #56]	@ (80005c4 <MX_USB_PCD_Init+0x40>)
 800058c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800058e:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 8000590:	2208      	movs	r2, #8
 8000592:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000594:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 8000596:	2202      	movs	r2, #2
 8000598:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 800059c:	2202      	movs	r2, #2
 800059e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_USB_PCD_Init+0x3c>)
 80005ae:	f000 fedd 	bl	800136c <HAL_PCD_Init>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80005b8:	f000 f884 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200001c4 	.word	0x200001c4
 80005c4:	40005c00 	.word	0x40005c00

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08a      	sub	sp, #40	@ 0x28
 80005cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ce:	f107 0314 	add.w	r3, r7, #20
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005de:	4b37      	ldr	r3, [pc, #220]	@ (80006bc <MX_GPIO_Init+0xf4>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a36      	ldr	r2, [pc, #216]	@ (80006bc <MX_GPIO_Init+0xf4>)
 80005e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b34      	ldr	r3, [pc, #208]	@ (80006bc <MX_GPIO_Init+0xf4>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	4b31      	ldr	r3, [pc, #196]	@ (80006bc <MX_GPIO_Init+0xf4>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a30      	ldr	r2, [pc, #192]	@ (80006bc <MX_GPIO_Init+0xf4>)
 80005fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b2e      	ldr	r3, [pc, #184]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800060e:	4b2b      	ldr	r3, [pc, #172]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a2a      	ldr	r2, [pc, #168]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000614:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b28      	ldr	r3, [pc, #160]	@ (80006bc <MX_GPIO_Init+0xf4>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b25      	ldr	r3, [pc, #148]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	4a24      	ldr	r2, [pc, #144]	@ (80006bc <MX_GPIO_Init+0xf4>)
 800062c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000630:	6153      	str	r3, [r2, #20]
 8000632:	4b22      	ldr	r3, [pc, #136]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b1f      	ldr	r3, [pc, #124]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	4a1e      	ldr	r2, [pc, #120]	@ (80006bc <MX_GPIO_Init+0xf4>)
 8000644:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000648:	6153      	str	r3, [r2, #20]
 800064a:	4b1c      	ldr	r3, [pc, #112]	@ (80006bc <MX_GPIO_Init+0xf4>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000656:	2200      	movs	r2, #0
 8000658:	f64f 7108 	movw	r1, #65288	@ 0xff08
 800065c:	4818      	ldr	r0, [pc, #96]	@ (80006c0 <MX_GPIO_Init+0xf8>)
 800065e:	f000 fd21 	bl	80010a4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000662:	2337      	movs	r3, #55	@ 0x37
 8000664:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000666:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800066a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000670:	f107 0314 	add.w	r3, r7, #20
 8000674:	4619      	mov	r1, r3
 8000676:	4812      	ldr	r0, [pc, #72]	@ (80006c0 <MX_GPIO_Init+0xf8>)
 8000678:	f000 fb9a 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800067c:	f64f 7308 	movw	r3, #65288	@ 0xff08
 8000680:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	4619      	mov	r1, r3
 8000694:	480a      	ldr	r0, [pc, #40]	@ (80006c0 <MX_GPIO_Init+0xf8>)
 8000696:	f000 fb8b 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	2301      	movs	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800069e:	2300      	movs	r3, #0
 80006a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b0:	f000 fb7e 	bl	8000db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006b4:	bf00      	nop
 80006b6:	3728      	adds	r7, #40	@ 0x28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40021000 	.word	0x40021000
 80006c0:	48001000 	.word	0x48001000

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <Error_Handler+0x8>

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <HAL_MspInit+0x44>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <HAL_MspInit+0x44>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6193      	str	r3, [r2, #24]
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <HAL_MspInit+0x44>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ee:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <HAL_MspInit+0x44>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	4a08      	ldr	r2, [pc, #32]	@ (8000714 <HAL_MspInit+0x44>)
 80006f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f8:	61d3      	str	r3, [r2, #28]
 80006fa:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <HAL_MspInit+0x44>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000706:	2007      	movs	r0, #7
 8000708:	f000 fb1e 	bl	8000d48 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40021000 	.word	0x40021000

08000718 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000720:	f107 0314 	add.w	r3, r7, #20
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a17      	ldr	r2, [pc, #92]	@ (8000794 <HAL_I2C_MspInit+0x7c>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d127      	bne.n	800078a <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a16      	ldr	r2, [pc, #88]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 8000740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000744:	6153      	str	r3, [r2, #20]
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000752:	23c0      	movs	r3, #192	@ 0xc0
 8000754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000756:	2312      	movs	r3, #18
 8000758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800075a:	2301      	movs	r3, #1
 800075c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800075e:	2303      	movs	r3, #3
 8000760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000762:	2304      	movs	r3, #4
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	4619      	mov	r1, r3
 800076c:	480b      	ldr	r0, [pc, #44]	@ (800079c <HAL_I2C_MspInit+0x84>)
 800076e:	f000 fb1f 	bl	8000db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000772:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 8000774:	69db      	ldr	r3, [r3, #28]
 8000776:	4a08      	ldr	r2, [pc, #32]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 8000778:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800077c:	61d3      	str	r3, [r2, #28]
 800077e:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <HAL_I2C_MspInit+0x80>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	@ 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40005400 	.word	0x40005400
 8000798:	40021000 	.word	0x40021000
 800079c:	48000400 	.word	0x48000400

080007a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08a      	sub	sp, #40	@ 0x28
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a17      	ldr	r2, [pc, #92]	@ (800081c <HAL_SPI_MspInit+0x7c>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d128      	bne.n	8000814 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007c4:	699b      	ldr	r3, [r3, #24]
 80007c6:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007cc:	6193      	str	r3, [r2, #24]
 80007ce:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007d0:	699b      	ldr	r3, [r3, #24]
 80007d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007d6:	613b      	str	r3, [r7, #16]
 80007d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007dc:	695b      	ldr	r3, [r3, #20]
 80007de:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007e4:	6153      	str	r3, [r2, #20]
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <HAL_SPI_MspInit+0x80>)
 80007e8:	695b      	ldr	r3, [r3, #20]
 80007ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80007f2:	23e0      	movs	r3, #224	@ 0xe0
 80007f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	2302      	movs	r3, #2
 80007f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000802:	2305      	movs	r3, #5
 8000804:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	4619      	mov	r1, r3
 800080c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000810:	f000 face 	bl	8000db0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000814:	bf00      	nop
 8000816:	3728      	adds	r7, #40	@ 0x28
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40013000 	.word	0x40013000
 8000820:	40021000 	.word	0x40021000

08000824 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	@ 0x28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a17      	ldr	r2, [pc, #92]	@ (80008a0 <HAL_UART_MspInit+0x7c>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d127      	bne.n	8000896 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000846:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 8000848:	699b      	ldr	r3, [r3, #24]
 800084a:	4a16      	ldr	r2, [pc, #88]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 800084c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000850:	6193      	str	r3, [r2, #24]
 8000852:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 8000860:	695b      	ldr	r3, [r3, #20]
 8000862:	4a10      	ldr	r2, [pc, #64]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 8000864:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000868:	6153      	str	r3, [r2, #20]
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <HAL_UART_MspInit+0x80>)
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000876:	2330      	movs	r3, #48	@ 0x30
 8000878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	2302      	movs	r3, #2
 800087c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000882:	2303      	movs	r3, #3
 8000884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000886:	2307      	movs	r3, #7
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4619      	mov	r1, r3
 8000890:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <HAL_UART_MspInit+0x84>)
 8000892:	f000 fa8d 	bl	8000db0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000896:	bf00      	nop
 8000898:	3728      	adds	r7, #40	@ 0x28
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40013800 	.word	0x40013800
 80008a4:	40021000 	.word	0x40021000
 80008a8:	48000800 	.word	0x48000800

080008ac <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08a      	sub	sp, #40	@ 0x28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a18      	ldr	r2, [pc, #96]	@ (800092c <HAL_PCD_MspInit+0x80>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d129      	bne.n	8000922 <HAL_PCD_MspInit+0x76>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 80008d0:	695b      	ldr	r3, [r3, #20]
 80008d2:	4a17      	ldr	r2, [pc, #92]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 80008d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008d8:	6153      	str	r3, [r2, #20]
 80008da:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 80008dc:	695b      	ldr	r3, [r3, #20]
 80008de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80008e6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f4:	2303      	movs	r3, #3
 80008f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80008f8:	230e      	movs	r3, #14
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000906:	f000 fa53 	bl	8000db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 800090c:	69db      	ldr	r3, [r3, #28]
 800090e:	4a08      	ldr	r2, [pc, #32]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 8000910:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000914:	61d3      	str	r3, [r2, #28]
 8000916:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <HAL_PCD_MspInit+0x84>)
 8000918:	69db      	ldr	r3, [r3, #28]
 800091a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000922:	bf00      	nop
 8000924:	3728      	adds	r7, #40	@ 0x28
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40005c00 	.word	0x40005c00
 8000930:	40021000 	.word	0x40021000

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <NMI_Handler+0x4>

0800093c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <MemManage_Handler+0x4>

0800094c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <UsageFault_Handler+0x4>

0800095c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800098a:	f000 f90b 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}

08000992 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	60f8      	str	r0, [r7, #12]
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	e00a      	b.n	80009ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009a4:	f3af 8000 	nop.w
 80009a8:	4601      	mov	r1, r0
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	1c5a      	adds	r2, r3, #1
 80009ae:	60ba      	str	r2, [r7, #8]
 80009b0:	b2ca      	uxtb	r2, r1
 80009b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	3301      	adds	r3, #1
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	697a      	ldr	r2, [r7, #20]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	429a      	cmp	r2, r3
 80009c0:	dbf0      	blt.n	80009a4 <_read+0x12>
  }

  return len;
 80009c2:	687b      	ldr	r3, [r7, #4]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_close>:
  }
  return len;
}

int _close(int file)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009f4:	605a      	str	r2, [r3, #4]
  return 0;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <_isatty>:

int _isatty(int file)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a0c:	2301      	movs	r3, #1
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr

08000a1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	b085      	sub	sp, #20
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	60f8      	str	r0, [r7, #12]
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr

08000a34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <_sbrk+0x5c>)
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <_sbrk+0x60>)
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <_sbrk+0x64>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a50:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <_sbrk+0x64>)
 8000a52:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <_sbrk+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a56:	4b10      	ldr	r3, [pc, #64]	@ (8000a98 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d207      	bcs.n	8000a74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a64:	f003 f91a 	bl	8003c9c <__errno>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a72:	e009      	b.n	8000a88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <_sbrk+0x64>)
 8000a84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a86:	68fb      	ldr	r3, [r7, #12]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	2000a000 	.word	0x2000a000
 8000a94:	00000400 	.word	0x00000400
 8000a98:	20000498 	.word	0x20000498
 8000a9c:	200005f0 	.word	0x200005f0

08000aa0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <SystemInit+0x20>)
 8000aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <SystemInit+0x20>)
 8000aac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ac4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000afc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ac8:	f7ff ffea 	bl	8000aa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	@ (8000b04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <LoopForever+0xe>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b10 <LoopForever+0x16>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000af2:	f003 f8d9 	bl	8003ca8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000af6:	f7ff fbe1 	bl	80002bc <main>

08000afa <LoopForever>:

LoopForever:
    b LoopForever
 8000afa:	e7fe      	b.n	8000afa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000afc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b08:	080047d4 	.word	0x080047d4
  ldr r2, =_sbss
 8000b0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b10:	200005ec 	.word	0x200005ec

08000b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_2_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b1c:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <HAL_Init+0x28>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a07      	ldr	r2, [pc, #28]	@ (8000b40 <HAL_Init+0x28>)
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b28:	2003      	movs	r0, #3
 8000b2a:	f000 f90d 	bl	8000d48 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 f808 	bl	8000b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b34:	f7ff fdcc 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40022000 	.word	0x40022000

08000b44 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b4c:	4b12      	ldr	r3, [pc, #72]	@ (8000b98 <HAL_InitTick+0x54>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <HAL_InitTick+0x58>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 f917 	bl	8000d96 <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e00e      	b.n	8000b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	d80a      	bhi.n	8000b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	f000 f8ed 	bl	8000d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b84:	4a06      	ldr	r2, [pc, #24]	@ (8000ba0 <HAL_InitTick+0x5c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e000      	b.n	8000b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20000004 	.word	0x20000004

08000ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	2000049c 	.word	0x2000049c

08000bcc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bd0:	4b03      	ldr	r3, [pc, #12]	@ (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	2000049c 	.word	0x2000049c

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	@ (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	db0a      	blt.n	8000c72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	490c      	ldr	r1, [pc, #48]	@ (8000c94 <__NVIC_SetPriority+0x4c>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	440b      	add	r3, r1
 8000c6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c70:	e00a      	b.n	8000c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4908      	ldr	r1, [pc, #32]	@ (8000c98 <__NVIC_SetPriority+0x50>)
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	f003 030f 	and.w	r3, r3, #15
 8000c7e:	3b04      	subs	r3, #4
 8000c80:	0112      	lsls	r2, r2, #4
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	440b      	add	r3, r1
 8000c86:	761a      	strb	r2, [r3, #24]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	e000e100 	.word	0xe000e100
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b089      	sub	sp, #36	@ 0x24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	f1c3 0307 	rsb	r3, r3, #7
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	bf28      	it	cs
 8000cba:	2304      	movcs	r3, #4
 8000cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	2b06      	cmp	r3, #6
 8000cc4:	d902      	bls.n	8000ccc <NVIC_EncodePriority+0x30>
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3b03      	subs	r3, #3
 8000cca:	e000      	b.n	8000cce <NVIC_EncodePriority+0x32>
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	43da      	mvns	r2, r3
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	401a      	ands	r2, r3
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	43d9      	mvns	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf4:	4313      	orrs	r3, r2
         );
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3724      	adds	r7, #36	@ 0x24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
	...

08000d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d14:	d301      	bcc.n	8000d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00f      	b.n	8000d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d44 <SysTick_Config+0x40>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3b01      	subs	r3, #1
 8000d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d22:	210f      	movs	r1, #15
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f7ff ff8e 	bl	8000c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d2c:	4b05      	ldr	r3, [pc, #20]	@ (8000d44 <SysTick_Config+0x40>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d32:	4b04      	ldr	r3, [pc, #16]	@ (8000d44 <SysTick_Config+0x40>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	e000e010 	.word	0xe000e010

08000d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff47 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
 8000d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d70:	f7ff ff5c 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	6978      	ldr	r0, [r7, #20]
 8000d7c:	f7ff ff8e 	bl	8000c9c <NVIC_EncodePriority>
 8000d80:	4602      	mov	r2, r0
 8000d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d86:	4611      	mov	r1, r2
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff5d 	bl	8000c48 <__NVIC_SetPriority>
}
 8000d8e:	bf00      	nop
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffb0 	bl	8000d04 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbe:	e154      	b.n	800106a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 8146 	beq.w	8001064 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 0303 	and.w	r3, r3, #3
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d005      	beq.n	8000df0 <HAL_GPIO_Init+0x40>
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d130      	bne.n	8000e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e26:	2201      	movs	r2, #1
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	091b      	lsrs	r3, r3, #4
 8000e3c:	f003 0201 	and.w	r2, r3, #1
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d017      	beq.n	8000e8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	689a      	ldr	r2, [r3, #8]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d123      	bne.n	8000ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	08da      	lsrs	r2, r3, #3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3208      	adds	r2, #8
 8000ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	691a      	ldr	r2, [r3, #16]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	08da      	lsrs	r2, r3, #3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3208      	adds	r2, #8
 8000edc:	6939      	ldr	r1, [r7, #16]
 8000ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 0203 	and.w	r2, r3, #3
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 80a0 	beq.w	8001064 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f24:	4b58      	ldr	r3, [pc, #352]	@ (8001088 <HAL_GPIO_Init+0x2d8>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a57      	ldr	r2, [pc, #348]	@ (8001088 <HAL_GPIO_Init+0x2d8>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b55      	ldr	r3, [pc, #340]	@ (8001088 <HAL_GPIO_Init+0x2d8>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f3c:	4a53      	ldr	r2, [pc, #332]	@ (800108c <HAL_GPIO_Init+0x2dc>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	220f      	movs	r2, #15
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f66:	d019      	beq.n	8000f9c <HAL_GPIO_Init+0x1ec>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a49      	ldr	r2, [pc, #292]	@ (8001090 <HAL_GPIO_Init+0x2e0>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d013      	beq.n	8000f98 <HAL_GPIO_Init+0x1e8>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a48      	ldr	r2, [pc, #288]	@ (8001094 <HAL_GPIO_Init+0x2e4>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d00d      	beq.n	8000f94 <HAL_GPIO_Init+0x1e4>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a47      	ldr	r2, [pc, #284]	@ (8001098 <HAL_GPIO_Init+0x2e8>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d007      	beq.n	8000f90 <HAL_GPIO_Init+0x1e0>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a46      	ldr	r2, [pc, #280]	@ (800109c <HAL_GPIO_Init+0x2ec>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d101      	bne.n	8000f8c <HAL_GPIO_Init+0x1dc>
 8000f88:	2304      	movs	r3, #4
 8000f8a:	e008      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f8c:	2305      	movs	r3, #5
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f90:	2303      	movs	r3, #3
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fae:	4937      	ldr	r1, [pc, #220]	@ (800108c <HAL_GPIO_Init+0x2dc>)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fbc:	4b38      	ldr	r3, [pc, #224]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fe0:	4a2f      	ldr	r2, [pc, #188]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe6:	4b2e      	ldr	r3, [pc, #184]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800100a:	4a25      	ldr	r2, [pc, #148]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001010:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001034:	4a1a      	ldr	r2, [pc, #104]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800103a:	4b19      	ldr	r3, [pc, #100]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800105e:	4a10      	ldr	r2, [pc, #64]	@ (80010a0 <HAL_GPIO_Init+0x2f0>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	f47f aea3 	bne.w	8000dc0 <HAL_GPIO_Init+0x10>
  }
}
 800107a:	bf00      	nop
 800107c:	bf00      	nop
 800107e:	371c      	adds	r7, #28
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40021000 	.word	0x40021000
 800108c:	40010000 	.word	0x40010000
 8001090:	48000400 	.word	0x48000400
 8001094:	48000800 	.word	0x48000800
 8001098:	48000c00 	.word	0x48000c00
 800109c:	48001000 	.word	0x48001000
 80010a0:	40010400 	.word	0x40010400

080010a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
 80010b0:	4613      	mov	r3, r2
 80010b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ba:	887a      	ldrh	r2, [r7, #2]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c0:	e002      	b.n	80010c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e6:	887a      	ldrh	r2, [r7, #2]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4013      	ands	r3, r2
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43d9      	mvns	r1, r3
 80010f2:	887b      	ldrh	r3, [r7, #2]
 80010f4:	400b      	ands	r3, r1
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	619a      	str	r2, [r3, #24]
}
 80010fc:	bf00      	nop
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e08d      	b.n	8001236 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b00      	cmp	r3, #0
 8001124:	d106      	bne.n	8001134 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff faf2 	bl	8000718 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2224      	movs	r2, #36	@ 0x24
 8001138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f022 0201 	bic.w	r2, r2, #1
 800114a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001158:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001168:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d107      	bne.n	8001182 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	e006      	b.n	8001190 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	689a      	ldr	r2, [r3, #8]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800118e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d108      	bne.n	80011aa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	e007      	b.n	80011ba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80011b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68da      	ldr	r2, [r3, #12]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80011dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	430a      	orrs	r2, r1
 80011f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69d9      	ldr	r1, [r3, #28]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1a      	ldr	r2, [r3, #32]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	430a      	orrs	r2, r1
 8001206:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 0201 	orr.w	r2, r2, #1
 8001216:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2200      	movs	r2, #0
 800121c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2220      	movs	r2, #32
 8001222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
 8001246:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b20      	cmp	r3, #32
 8001252:	d138      	bne.n	80012c6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800125e:	2302      	movs	r3, #2
 8001260:	e032      	b.n	80012c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2201      	movs	r2, #1
 8001266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2224      	movs	r2, #36	@ 0x24
 800126e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f022 0201 	bic.w	r2, r2, #1
 8001280:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001290:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	6819      	ldr	r1, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	430a      	orrs	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f042 0201 	orr.w	r2, r2, #1
 80012b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2220      	movs	r2, #32
 80012b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	e000      	b.n	80012c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80012c6:	2302      	movs	r3, #2
  }
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b20      	cmp	r3, #32
 80012e8:	d139      	bne.n	800135e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d101      	bne.n	80012f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e033      	b.n	8001360 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2224      	movs	r2, #36	@ 0x24
 8001304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001326:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	4313      	orrs	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68fa      	ldr	r2, [r7, #12]
 8001338:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f042 0201 	orr.w	r2, r2, #1
 8001348:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2220      	movs	r2, #32
 800134e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800135e:	2302      	movs	r3, #2
  }
}
 8001360:	4618      	mov	r0, r3
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e0b9      	b.n	80014f2 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b00      	cmp	r3, #0
 8001388:	d106      	bne.n	8001398 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fa8a 	bl	80008ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2203      	movs	r2, #3
 800139c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 f9e8 	bl	800377a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013aa:	2300      	movs	r3, #0
 80013ac:	73fb      	strb	r3, [r7, #15]
 80013ae:	e03e      	b.n	800142e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80013b0:	7bfa      	ldrb	r2, [r7, #15]
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	00db      	lsls	r3, r3, #3
 80013bc:	440b      	add	r3, r1
 80013be:	3311      	adds	r3, #17
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80013c4:	7bfa      	ldrb	r2, [r7, #15]
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	440b      	add	r3, r1
 80013d2:	3310      	adds	r3, #16
 80013d4:	7bfa      	ldrb	r2, [r7, #15]
 80013d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80013d8:	7bfa      	ldrb	r2, [r7, #15]
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	440b      	add	r3, r1
 80013e6:	3313      	adds	r3, #19
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80013ec:	7bfa      	ldrb	r2, [r7, #15]
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	440b      	add	r3, r1
 80013fa:	3320      	adds	r3, #32
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001400:	7bfa      	ldrb	r2, [r7, #15]
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	440b      	add	r3, r1
 800140e:	3324      	adds	r3, #36	@ 0x24
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	1c5a      	adds	r2, r3, #1
 800141a:	4613      	mov	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	440b      	add	r3, r1
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	3301      	adds	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	791b      	ldrb	r3, [r3, #4]
 8001432:	7bfa      	ldrb	r2, [r7, #15]
 8001434:	429a      	cmp	r2, r3
 8001436:	d3bb      	bcc.n	80013b0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
 800143c:	e044      	b.n	80014c8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800143e:	7bfa      	ldrb	r2, [r7, #15]
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	440b      	add	r3, r1
 800144c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001454:	7bfa      	ldrb	r2, [r7, #15]
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	4613      	mov	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4413      	add	r3, r2
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	440b      	add	r3, r1
 8001462:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001466:	7bfa      	ldrb	r2, [r7, #15]
 8001468:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800146a:	7bfa      	ldrb	r2, [r7, #15]
 800146c:	6879      	ldr	r1, [r7, #4]
 800146e:	4613      	mov	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	440b      	add	r3, r1
 8001478:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001480:	7bfa      	ldrb	r2, [r7, #15]
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	440b      	add	r3, r1
 800148e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001496:	7bfa      	ldrb	r2, [r7, #15]
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	440b      	add	r3, r1
 80014a4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80014ac:	7bfa      	ldrb	r2, [r7, #15]
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	3301      	adds	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	791b      	ldrb	r3, [r3, #4]
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d3b5      	bcc.n	800143e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6818      	ldr	r0, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3304      	adds	r3, #4
 80014da:	e893 0006 	ldmia.w	r3, {r1, r2}
 80014de:	f002 f967 	bl	80037b0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001502:	af00      	add	r7, sp, #0
 8001504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001508:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800150c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800150e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001512:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	f000 bff4 	b.w	800250a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001526:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 816d 	beq.w	8001812 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001538:	4bb4      	ldr	r3, [pc, #720]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f003 030c 	and.w	r3, r3, #12
 8001540:	2b04      	cmp	r3, #4
 8001542:	d00c      	beq.n	800155e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001544:	4bb1      	ldr	r3, [pc, #708]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d157      	bne.n	8001600 <HAL_RCC_OscConfig+0x104>
 8001550:	4bae      	ldr	r3, [pc, #696]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800155c:	d150      	bne.n	8001600 <HAL_RCC_OscConfig+0x104>
 800155e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001562:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001566:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800156a:	fa93 f3a3 	rbit	r3, r3
 800156e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001572:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001576:	fab3 f383 	clz	r3, r3
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b3f      	cmp	r3, #63	@ 0x3f
 800157e:	d802      	bhi.n	8001586 <HAL_RCC_OscConfig+0x8a>
 8001580:	4ba2      	ldr	r3, [pc, #648]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e015      	b.n	80015b2 <HAL_RCC_OscConfig+0xb6>
 8001586:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800158a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001592:	fa93 f3a3 	rbit	r3, r3
 8001596:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800159a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800159e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80015a2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80015a6:	fa93 f3a3 	rbit	r3, r3
 80015aa:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80015ae:	4b97      	ldr	r3, [pc, #604]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015b6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80015ba:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80015be:	fa92 f2a2 	rbit	r2, r2
 80015c2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80015c6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80015ca:	fab2 f282 	clz	r2, r2
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	f042 0220 	orr.w	r2, r2, #32
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	f002 021f 	and.w	r2, r2, #31
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f202 	lsl.w	r2, r1, r2
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f000 8114 	beq.w	8001810 <HAL_RCC_OscConfig+0x314>
 80015e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f040 810b 	bne.w	8001810 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	f000 bf85 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001604:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001610:	d106      	bne.n	8001620 <HAL_RCC_OscConfig+0x124>
 8001612:	4b7e      	ldr	r3, [pc, #504]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a7d      	ldr	r2, [pc, #500]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e036      	b.n	800168e <HAL_RCC_OscConfig+0x192>
 8001620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001624:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10c      	bne.n	800164a <HAL_RCC_OscConfig+0x14e>
 8001630:	4b76      	ldr	r3, [pc, #472]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a75      	ldr	r2, [pc, #468]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800163a:	6013      	str	r3, [r2, #0]
 800163c:	4b73      	ldr	r3, [pc, #460]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a72      	ldr	r2, [pc, #456]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	e021      	b.n	800168e <HAL_RCC_OscConfig+0x192>
 800164a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800164e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800165a:	d10c      	bne.n	8001676 <HAL_RCC_OscConfig+0x17a>
 800165c:	4b6b      	ldr	r3, [pc, #428]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a6a      	ldr	r2, [pc, #424]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001662:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	4b68      	ldr	r3, [pc, #416]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a67      	ldr	r2, [pc, #412]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800166e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	e00b      	b.n	800168e <HAL_RCC_OscConfig+0x192>
 8001676:	4b65      	ldr	r3, [pc, #404]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a64      	ldr	r2, [pc, #400]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800167c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b62      	ldr	r3, [pc, #392]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a61      	ldr	r2, [pc, #388]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001688:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800168c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800168e:	4b5f      	ldr	r3, [pc, #380]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 8001690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001692:	f023 020f 	bic.w	r2, r3, #15
 8001696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800169a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	495a      	ldr	r1, [pc, #360]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d054      	beq.n	8001762 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fa88 	bl	8000bcc <HAL_GetTick>
 80016bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c0:	e00a      	b.n	80016d8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016c2:	f7ff fa83 	bl	8000bcc <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b64      	cmp	r3, #100	@ 0x64
 80016d0:	d902      	bls.n	80016d8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	f000 bf19 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 80016d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016dc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80016e4:	fa93 f3a3 	rbit	r3, r3
 80016e8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80016ec:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016f0:	fab3 f383 	clz	r3, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80016f8:	d802      	bhi.n	8001700 <HAL_RCC_OscConfig+0x204>
 80016fa:	4b44      	ldr	r3, [pc, #272]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	e015      	b.n	800172c <HAL_RCC_OscConfig+0x230>
 8001700:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001704:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001708:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800170c:	fa93 f3a3 	rbit	r3, r3
 8001710:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001714:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001718:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800171c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001720:	fa93 f3a3 	rbit	r3, r3
 8001724:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001728:	4b38      	ldr	r3, [pc, #224]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 800172a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001730:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001734:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001738:	fa92 f2a2 	rbit	r2, r2
 800173c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001740:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001744:	fab2 f282 	clz	r2, r2
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	f042 0220 	orr.w	r2, r2, #32
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	f002 021f 	and.w	r2, r2, #31
 8001754:	2101      	movs	r1, #1
 8001756:	fa01 f202 	lsl.w	r2, r1, r2
 800175a:	4013      	ands	r3, r2
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0b0      	beq.n	80016c2 <HAL_RCC_OscConfig+0x1c6>
 8001760:	e057      	b.n	8001812 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001762:	f7ff fa33 	bl	8000bcc <HAL_GetTick>
 8001766:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	e00a      	b.n	8001782 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fa2e 	bl	8000bcc <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b64      	cmp	r3, #100	@ 0x64
 800177a:	d902      	bls.n	8001782 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	f000 bec4 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 8001782:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001786:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800178e:	fa93 f3a3 	rbit	r3, r3
 8001792:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001796:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179a:	fab3 f383 	clz	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80017a2:	d802      	bhi.n	80017aa <HAL_RCC_OscConfig+0x2ae>
 80017a4:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	e015      	b.n	80017d6 <HAL_RCC_OscConfig+0x2da>
 80017aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017ae:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80017b6:	fa93 f3a3 	rbit	r3, r3
 80017ba:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80017be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017c2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80017c6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80017ca:	fa93 f3a3 	rbit	r3, r3
 80017ce:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80017d2:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <HAL_RCC_OscConfig+0x310>)
 80017d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017da:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80017de:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80017e2:	fa92 f2a2 	rbit	r2, r2
 80017e6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80017ea:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80017ee:	fab2 f282 	clz	r2, r2
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	f042 0220 	orr.w	r2, r2, #32
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	f002 021f 	and.w	r2, r2, #31
 80017fe:	2101      	movs	r1, #1
 8001800:	fa01 f202 	lsl.w	r2, r1, r2
 8001804:	4013      	ands	r3, r2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1b0      	bne.n	800176c <HAL_RCC_OscConfig+0x270>
 800180a:	e002      	b.n	8001812 <HAL_RCC_OscConfig+0x316>
 800180c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001812:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001816:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 816c 	beq.w	8001b00 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001828:	4bcc      	ldr	r3, [pc, #816]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 030c 	and.w	r3, r3, #12
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00b      	beq.n	800184c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001834:	4bc9      	ldr	r3, [pc, #804]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	d16d      	bne.n	800191c <HAL_RCC_OscConfig+0x420>
 8001840:	4bc6      	ldr	r3, [pc, #792]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d167      	bne.n	800191c <HAL_RCC_OscConfig+0x420>
 800184c:	2302      	movs	r3, #2
 800184e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001856:	fa93 f3a3 	rbit	r3, r3
 800185a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800185e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001862:	fab3 f383 	clz	r3, r3
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2b3f      	cmp	r3, #63	@ 0x3f
 800186a:	d802      	bhi.n	8001872 <HAL_RCC_OscConfig+0x376>
 800186c:	4bbb      	ldr	r3, [pc, #748]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	e013      	b.n	800189a <HAL_RCC_OscConfig+0x39e>
 8001872:	2302      	movs	r3, #2
 8001874:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001878:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800187c:	fa93 f3a3 	rbit	r3, r3
 8001880:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001884:	2302      	movs	r3, #2
 8001886:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800188a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800188e:	fa93 f3a3 	rbit	r3, r3
 8001892:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001896:	4bb1      	ldr	r3, [pc, #708]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189a:	2202      	movs	r2, #2
 800189c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80018a0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80018a4:	fa92 f2a2 	rbit	r2, r2
 80018a8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80018ac:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80018b0:	fab2 f282 	clz	r2, r2
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	f042 0220 	orr.w	r2, r2, #32
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	f002 021f 	and.w	r2, r2, #31
 80018c0:	2101      	movs	r1, #1
 80018c2:	fa01 f202 	lsl.w	r2, r1, r2
 80018c6:	4013      	ands	r3, r2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d00a      	beq.n	80018e2 <HAL_RCC_OscConfig+0x3e6>
 80018cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	691b      	ldr	r3, [r3, #16]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d002      	beq.n	80018e2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	f000 be14 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e2:	4b9e      	ldr	r3, [pc, #632]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	21f8      	movs	r1, #248	@ 0xf8
 80018f8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001900:	fa91 f1a1 	rbit	r1, r1
 8001904:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001908:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800190c:	fab1 f181 	clz	r1, r1
 8001910:	b2c9      	uxtb	r1, r1
 8001912:	408b      	lsls	r3, r1
 8001914:	4991      	ldr	r1, [pc, #580]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001916:	4313      	orrs	r3, r2
 8001918:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	e0f1      	b.n	8001b00 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800191c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001920:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 8083 	beq.w	8001a34 <HAL_RCC_OscConfig+0x538>
 800192e:	2301      	movs	r3, #1
 8001930:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001934:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001938:	fa93 f3a3 	rbit	r3, r3
 800193c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001940:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001944:	fab3 f383 	clz	r3, r3
 8001948:	b2db      	uxtb	r3, r3
 800194a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800194e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	461a      	mov	r2, r3
 8001956:	2301      	movs	r3, #1
 8001958:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7ff f937 	bl	8000bcc <HAL_GetTick>
 800195e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001962:	e00a      	b.n	800197a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001964:	f7ff f932 	bl	8000bcc <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d902      	bls.n	800197a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	f000 bdc8 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 800197a:	2302      	movs	r3, #2
 800197c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001984:	fa93 f3a3 	rbit	r3, r3
 8001988:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800198c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001990:	fab3 f383 	clz	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b3f      	cmp	r3, #63	@ 0x3f
 8001998:	d802      	bhi.n	80019a0 <HAL_RCC_OscConfig+0x4a4>
 800199a:	4b70      	ldr	r3, [pc, #448]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	e013      	b.n	80019c8 <HAL_RCC_OscConfig+0x4cc>
 80019a0:	2302      	movs	r3, #2
 80019a2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80019aa:	fa93 f3a3 	rbit	r3, r3
 80019ae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80019b2:	2302      	movs	r3, #2
 80019b4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80019b8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80019bc:	fa93 f3a3 	rbit	r3, r3
 80019c0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80019c4:	4b65      	ldr	r3, [pc, #404]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c8:	2202      	movs	r2, #2
 80019ca:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80019ce:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80019d2:	fa92 f2a2 	rbit	r2, r2
 80019d6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80019da:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80019de:	fab2 f282 	clz	r2, r2
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	f042 0220 	orr.w	r2, r2, #32
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	f002 021f 	and.w	r2, r2, #31
 80019ee:	2101      	movs	r1, #1
 80019f0:	fa01 f202 	lsl.w	r2, r1, r2
 80019f4:	4013      	ands	r3, r2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0b4      	beq.n	8001964 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fa:	4b58      	ldr	r3, [pc, #352]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	21f8      	movs	r1, #248	@ 0xf8
 8001a10:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a14:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001a18:	fa91 f1a1 	rbit	r1, r1
 8001a1c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001a20:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001a24:	fab1 f181 	clz	r1, r1
 8001a28:	b2c9      	uxtb	r1, r1
 8001a2a:	408b      	lsls	r3, r1
 8001a2c:	494b      	ldr	r1, [pc, #300]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	600b      	str	r3, [r1, #0]
 8001a32:	e065      	b.n	8001b00 <HAL_RCC_OscConfig+0x604>
 8001a34:	2301      	movs	r3, #1
 8001a36:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001a46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4a:	fab3 f383 	clz	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a54:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff f8b4 	bl	8000bcc <HAL_GetTick>
 8001a64:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a6a:	f7ff f8af 	bl	8000bcc <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d902      	bls.n	8001a80 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	f000 bd45 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 8001a80:	2302      	movs	r3, #2
 8001a82:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001a8a:	fa93 f3a3 	rbit	r3, r3
 8001a8e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001a92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a96:	fab3 f383 	clz	r3, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a9e:	d802      	bhi.n	8001aa6 <HAL_RCC_OscConfig+0x5aa>
 8001aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	e013      	b.n	8001ace <HAL_RCC_OscConfig+0x5d2>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001ab0:	fa93 f3a3 	rbit	r3, r3
 8001ab4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001ab8:	2302      	movs	r3, #2
 8001aba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001abe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ac2:	fa93 f3a3 	rbit	r3, r3
 8001ac6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001aca:	4b24      	ldr	r3, [pc, #144]	@ (8001b5c <HAL_RCC_OscConfig+0x660>)
 8001acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ace:	2202      	movs	r2, #2
 8001ad0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001ad4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001ad8:	fa92 f2a2 	rbit	r2, r2
 8001adc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001ae0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001ae4:	fab2 f282 	clz	r2, r2
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	f042 0220 	orr.w	r2, r2, #32
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	f002 021f 	and.w	r2, r2, #31
 8001af4:	2101      	movs	r1, #1
 8001af6:	fa01 f202 	lsl.w	r2, r1, r2
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1b4      	bne.n	8001a6a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 8115 	beq.w	8001d40 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d07e      	beq.n	8001c24 <HAL_RCC_OscConfig+0x728>
 8001b26:	2301      	movs	r3, #1
 8001b28:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001b30:	fa93 f3a3 	rbit	r3, r3
 8001b34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001b38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b3c:	fab3 f383 	clz	r3, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	461a      	mov	r2, r3
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <HAL_RCC_OscConfig+0x664>)
 8001b46:	4413      	add	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b50:	f7ff f83c 	bl	8000bcc <HAL_GetTick>
 8001b54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b58:	e00f      	b.n	8001b7a <HAL_RCC_OscConfig+0x67e>
 8001b5a:	bf00      	nop
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b64:	f7ff f832 	bl	8000bcc <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d902      	bls.n	8001b7a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	f000 bcc8 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b90:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001b94:	2202      	movs	r2, #2
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	fa93 f2a3 	rbit	r2, r3
 8001ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001baa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001bb8:	2202      	movs	r2, #2
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	fa93 f2a3 	rbit	r2, r3
 8001bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001bd2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd4:	4bb0      	ldr	r3, [pc, #704]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001bd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bdc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001be0:	2102      	movs	r1, #2
 8001be2:	6019      	str	r1, [r3, #0]
 8001be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	fa93 f1a3 	rbit	r1, r3
 8001bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001bfa:	6019      	str	r1, [r3, #0]
  return result;
 8001bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c00:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	fab3 f383 	clz	r3, r3
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	2101      	movs	r1, #1
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0a0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x668>
 8001c22:	e08d      	b.n	8001d40 <HAL_RCC_OscConfig+0x844>
 8001c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c28:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c34:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	fa93 f2a3 	rbit	r2, r3
 8001c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c42:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c46:	601a      	str	r2, [r3, #0]
  return result;
 8001c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c50:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c52:	fab3 f383 	clz	r3, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b90      	ldr	r3, [pc, #576]	@ (8001e9c <HAL_RCC_OscConfig+0x9a0>)
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	461a      	mov	r2, r3
 8001c62:	2300      	movs	r3, #0
 8001c64:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c66:	f7fe ffb1 	bl	8000bcc <HAL_GetTick>
 8001c6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c6e:	e00a      	b.n	8001c86 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c70:	f7fe ffac 	bl	8000bcc <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d902      	bls.n	8001c86 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	f000 bc42 	b.w	800250a <HAL_RCC_OscConfig+0x100e>
 8001c86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c8a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c8e:	2202      	movs	r2, #2
 8001c90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c96:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	fa93 f2a3 	rbit	r2, r3
 8001ca0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ca4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	fa93 f2a3 	rbit	r2, r3
 8001cc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cde:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001cf0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cf2:	4b69      	ldr	r3, [pc, #420]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001cf4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cfa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001cfe:	2102      	movs	r1, #2
 8001d00:	6019      	str	r1, [r3, #0]
 8001d02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d06:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	fa93 f1a3 	rbit	r1, r3
 8001d10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001d18:	6019      	str	r1, [r3, #0]
  return result;
 8001d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	fab3 f383 	clz	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	2101      	movs	r1, #1
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d197      	bne.n	8001c70 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f000 819e 	beq.w	8002092 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d5c:	4b4e      	ldr	r3, [pc, #312]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d116      	bne.n	8001d96 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d68:	4b4b      	ldr	r3, [pc, #300]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	4a4a      	ldr	r2, [pc, #296]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d72:	61d3      	str	r3, [r2, #28]
 8001d74:	4b48      	ldr	r3, [pc, #288]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001d7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d80:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d8a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001d8e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001d90:	2301      	movs	r3, #1
 8001d92:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d96:	4b42      	ldr	r3, [pc, #264]	@ (8001ea0 <HAL_RCC_OscConfig+0x9a4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d11a      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001da2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <HAL_RCC_OscConfig+0x9a4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ea0 <HAL_RCC_OscConfig+0x9a4>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dae:	f7fe ff0d 	bl	8000bcc <HAL_GetTick>
 8001db2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db6:	e009      	b.n	8001dcc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db8:	f7fe ff08 	bl	8000bcc <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b64      	cmp	r3, #100	@ 0x64
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e39e      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	4b34      	ldr	r3, [pc, #208]	@ (8001ea0 <HAL_RCC_OscConfig+0x9a4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0ef      	beq.n	8001db8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ddc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d106      	bne.n	8001df6 <HAL_RCC_OscConfig+0x8fa>
 8001de8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4a2a      	ldr	r2, [pc, #168]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6213      	str	r3, [r2, #32]
 8001df4:	e035      	b.n	8001e62 <HAL_RCC_OscConfig+0x966>
 8001df6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dfa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x924>
 8001e06:	4b24      	ldr	r3, [pc, #144]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	4a23      	ldr	r2, [pc, #140]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	6213      	str	r3, [r2, #32]
 8001e12:	4b21      	ldr	r3, [pc, #132]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a20      	ldr	r2, [pc, #128]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e18:	f023 0304 	bic.w	r3, r3, #4
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	e020      	b.n	8001e62 <HAL_RCC_OscConfig+0x966>
 8001e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	2b05      	cmp	r3, #5
 8001e2e:	d10c      	bne.n	8001e4a <HAL_RCC_OscConfig+0x94e>
 8001e30:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	4a18      	ldr	r2, [pc, #96]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	6213      	str	r3, [r2, #32]
 8001e3c:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	4a15      	ldr	r2, [pc, #84]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	6213      	str	r3, [r2, #32]
 8001e48:	e00b      	b.n	8001e62 <HAL_RCC_OscConfig+0x966>
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e50:	f023 0301 	bic.w	r3, r3, #1
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e98 <HAL_RCC_OscConfig+0x99c>)
 8001e5c:	f023 0304 	bic.w	r3, r3, #4
 8001e60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f000 8087 	beq.w	8001f82 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e74:	f7fe feaa 	bl	8000bcc <HAL_GetTick>
 8001e78:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7c:	e012      	b.n	8001ea4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e7e:	f7fe fea5 	bl	8000bcc <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d908      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e339      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	10908120 	.word	0x10908120
 8001ea0:	40007000 	.word	0x40007000
 8001ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001eac:	2202      	movs	r2, #2
 8001eae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	fa93 f2a3 	rbit	r2, r3
 8001ebe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ecc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	fa93 f2a3 	rbit	r2, r3
 8001ee2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001eea:	601a      	str	r2, [r3, #0]
  return result;
 8001eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001ef4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef6:	fab3 f383 	clz	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d102      	bne.n	8001f0c <HAL_RCC_OscConfig+0xa10>
 8001f06:	4b98      	ldr	r3, [pc, #608]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	e013      	b.n	8001f34 <HAL_RCC_OscConfig+0xa38>
 8001f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f10:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001f14:	2202      	movs	r2, #2
 8001f16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f1c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	fa93 f2a3 	rbit	r2, r3
 8001f26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f2a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	4b8d      	ldr	r3, [pc, #564]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8001f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f34:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f38:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	6011      	str	r1, [r2, #0]
 8001f40:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f44:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	fa92 f1a2 	rbit	r1, r2
 8001f4e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f52:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001f56:	6011      	str	r1, [r2, #0]
  return result;
 8001f58:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f5c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	fab2 f282 	clz	r2, r2
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	f002 021f 	and.w	r2, r2, #31
 8001f72:	2101      	movs	r1, #1
 8001f74:	fa01 f202 	lsl.w	r2, r1, r2
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f43f af7f 	beq.w	8001e7e <HAL_RCC_OscConfig+0x982>
 8001f80:	e07d      	b.n	800207e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f82:	f7fe fe23 	bl	8000bcc <HAL_GetTick>
 8001f86:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f8a:	e00b      	b.n	8001fa4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f8c:	f7fe fe1e 	bl	8000bcc <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e2b2      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 8001fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001fac:	2202      	movs	r2, #2
 8001fae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	fa93 f2a3 	rbit	r2, r3
 8001fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fcc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	fa93 f2a3 	rbit	r2, r3
 8001fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fe6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001fea:	601a      	str	r2, [r3, #0]
  return result;
 8001fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001ff4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff6:	fab3 f383 	clz	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d102      	bne.n	800200c <HAL_RCC_OscConfig+0xb10>
 8002006:	4b58      	ldr	r3, [pc, #352]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	e013      	b.n	8002034 <HAL_RCC_OscConfig+0xb38>
 800200c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002010:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002014:	2202      	movs	r2, #2
 8002016:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002018:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800201c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	fa93 f2a3 	rbit	r2, r3
 8002026:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800202a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	4b4d      	ldr	r3, [pc, #308]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002038:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800203c:	2102      	movs	r1, #2
 800203e:	6011      	str	r1, [r2, #0]
 8002040:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002044:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002048:	6812      	ldr	r2, [r2, #0]
 800204a:	fa92 f1a2 	rbit	r1, r2
 800204e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002052:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002056:	6011      	str	r1, [r2, #0]
  return result;
 8002058:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800205c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	fab2 f282 	clz	r2, r2
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	f002 021f 	and.w	r2, r2, #31
 8002072:	2101      	movs	r1, #1
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	4013      	ands	r3, r2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d186      	bne.n	8001f8c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800207e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002082:	2b01      	cmp	r3, #1
 8002084:	d105      	bne.n	8002092 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002086:	4b38      	ldr	r3, [pc, #224]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	4a37      	ldr	r2, [pc, #220]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 800208c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002090:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002096:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 8232 	beq.w	8002508 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020a4:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 030c 	and.w	r3, r3, #12
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	f000 8201 	beq.w	80024b4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	f040 8157 	bne.w	8002372 <HAL_RCC_OscConfig+0xe76>
 80020c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80020cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	fa93 f2a3 	rbit	r2, r3
 80020e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80020e8:	601a      	str	r2, [r3, #0]
  return result;
 80020ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80020f2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	461a      	mov	r2, r3
 8002106:	2300      	movs	r3, #0
 8002108:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7fe fd5f 	bl	8000bcc <HAL_GetTick>
 800210e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002112:	e009      	b.n	8002128 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002114:	f7fe fd5a 	bl	8000bcc <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e1f0      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 8002128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800212c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002130:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002134:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002136:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800213a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	fa93 f2a3 	rbit	r2, r3
 8002144:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002148:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800214c:	601a      	str	r2, [r3, #0]
  return result;
 800214e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002152:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002156:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002158:	fab3 f383 	clz	r3, r3
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002160:	d804      	bhi.n	800216c <HAL_RCC_OscConfig+0xc70>
 8002162:	4b01      	ldr	r3, [pc, #4]	@ (8002168 <HAL_RCC_OscConfig+0xc6c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	e029      	b.n	80021bc <HAL_RCC_OscConfig+0xcc0>
 8002168:	40021000 	.word	0x40021000
 800216c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002170:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002174:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002178:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800217e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	fa93 f2a3 	rbit	r2, r3
 8002188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800218c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002196:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800219a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	4bc3      	ldr	r3, [pc, #780]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021c0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80021c4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80021c8:	6011      	str	r1, [r2, #0]
 80021ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021ce:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80021d2:	6812      	ldr	r2, [r2, #0]
 80021d4:	fa92 f1a2 	rbit	r1, r2
 80021d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021dc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80021e0:	6011      	str	r1, [r2, #0]
  return result;
 80021e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021e6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80021ea:	6812      	ldr	r2, [r2, #0]
 80021ec:	fab2 f282 	clz	r2, r2
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	f042 0220 	orr.w	r2, r2, #32
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	f002 021f 	and.w	r2, r2, #31
 80021fc:	2101      	movs	r1, #1
 80021fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d185      	bne.n	8002114 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002208:	4baf      	ldr	r3, [pc, #700]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002214:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800221c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002220:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	430b      	orrs	r3, r1
 800222a:	49a7      	ldr	r1, [pc, #668]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]
 8002230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002234:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002238:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800223c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002242:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	fa93 f2a3 	rbit	r2, r3
 800224c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002250:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002254:	601a      	str	r2, [r3, #0]
  return result;
 8002256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800225a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800225e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800226a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	461a      	mov	r2, r3
 8002272:	2301      	movs	r3, #1
 8002274:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002276:	f7fe fca9 	bl	8000bcc <HAL_GetTick>
 800227a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800227e:	e009      	b.n	8002294 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002280:	f7fe fca4 	bl	8000bcc <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e13a      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800229c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	fa93 f2a3 	rbit	r2, r3
 80022b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80022b8:	601a      	str	r2, [r3, #0]
  return result;
 80022ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022be:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80022c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80022cc:	d802      	bhi.n	80022d4 <HAL_RCC_OscConfig+0xdd8>
 80022ce:	4b7e      	ldr	r3, [pc, #504]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	e027      	b.n	8002324 <HAL_RCC_OscConfig+0xe28>
 80022d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80022dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	fa93 f2a3 	rbit	r2, r3
 80022f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002302:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	4b69      	ldr	r3, [pc, #420]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 8002322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002324:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002328:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800232c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002330:	6011      	str	r1, [r2, #0]
 8002332:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002336:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	fa92 f1a2 	rbit	r1, r2
 8002340:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002344:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002348:	6011      	str	r1, [r2, #0]
  return result;
 800234a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800234e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	fab2 f282 	clz	r2, r2
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	f042 0220 	orr.w	r2, r2, #32
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	f002 021f 	and.w	r2, r2, #31
 8002364:	2101      	movs	r1, #1
 8002366:	fa01 f202 	lsl.w	r2, r1, r2
 800236a:	4013      	ands	r3, r2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d087      	beq.n	8002280 <HAL_RCC_OscConfig+0xd84>
 8002370:	e0ca      	b.n	8002508 <HAL_RCC_OscConfig+0x100c>
 8002372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002376:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800237a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800237e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002384:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	fa93 f2a3 	rbit	r2, r3
 800238e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002392:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002396:	601a      	str	r2, [r3, #0]
  return result;
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80023a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	461a      	mov	r2, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b8:	f7fe fc08 	bl	8000bcc <HAL_GetTick>
 80023bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c0:	e009      	b.n	80023d6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023c2:	f7fe fc03 	bl	8000bcc <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e099      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 80023d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023da:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80023de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	fa93 f2a3 	rbit	r2, r3
 80023f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80023fa:	601a      	str	r2, [r3, #0]
  return result;
 80023fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002400:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002404:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002406:	fab3 f383 	clz	r3, r3
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b3f      	cmp	r3, #63	@ 0x3f
 800240e:	d802      	bhi.n	8002416 <HAL_RCC_OscConfig+0xf1a>
 8002410:	4b2d      	ldr	r3, [pc, #180]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	e027      	b.n	8002466 <HAL_RCC_OscConfig+0xf6a>
 8002416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800241e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002428:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	fa93 f2a3 	rbit	r2, r3
 8002432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002436:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002440:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002444:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	fa93 f2a3 	rbit	r2, r3
 8002458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <HAL_RCC_OscConfig+0xfcc>)
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800246a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800246e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002472:	6011      	str	r1, [r2, #0]
 8002474:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002478:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800247c:	6812      	ldr	r2, [r2, #0]
 800247e:	fa92 f1a2 	rbit	r1, r2
 8002482:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002486:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800248a:	6011      	str	r1, [r2, #0]
  return result;
 800248c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002490:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	fab2 f282 	clz	r2, r2
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	f042 0220 	orr.w	r2, r2, #32
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	f002 021f 	and.w	r2, r2, #31
 80024a6:	2101      	movs	r1, #1
 80024a8:	fa01 f202 	lsl.w	r2, r1, r2
 80024ac:	4013      	ands	r3, r2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d187      	bne.n	80023c2 <HAL_RCC_OscConfig+0xec6>
 80024b2:	e029      	b.n	8002508 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	69db      	ldr	r3, [r3, #28]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d103      	bne.n	80024cc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e020      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
 80024c8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024cc:	4b11      	ldr	r3, [pc, #68]	@ (8002514 <HAL_RCC_OscConfig+0x1018>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80024d4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80024d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d10b      	bne.n	8002504 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80024ec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80024f0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002500:	429a      	cmp	r2, r3
 8002502:	d001      	beq.n	8002508 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e000      	b.n	800250a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40021000 	.word	0x40021000

08002518 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b09e      	sub	sp, #120	@ 0x78
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e154      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002530:	4b89      	ldr	r3, [pc, #548]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	429a      	cmp	r2, r3
 800253c:	d910      	bls.n	8002560 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253e:	4b86      	ldr	r3, [pc, #536]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f023 0207 	bic.w	r2, r3, #7
 8002546:	4984      	ldr	r1, [pc, #528]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	4313      	orrs	r3, r2
 800254c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800254e:	4b82      	ldr	r3, [pc, #520]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d001      	beq.n	8002560 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e13c      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d008      	beq.n	800257e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800256c:	4b7b      	ldr	r3, [pc, #492]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	4978      	ldr	r1, [pc, #480]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800257a:	4313      	orrs	r3, r2
 800257c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 80cd 	beq.w	8002726 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d137      	bne.n	8002604 <HAL_RCC_ClockConfig+0xec>
 8002594:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002598:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800259c:	fa93 f3a3 	rbit	r3, r3
 80025a0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80025a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a4:	fab3 f383 	clz	r3, r3
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80025ac:	d802      	bhi.n	80025b4 <HAL_RCC_ClockConfig+0x9c>
 80025ae:	4b6b      	ldr	r3, [pc, #428]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	e00f      	b.n	80025d4 <HAL_RCC_ClockConfig+0xbc>
 80025b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025bc:	fa93 f3a3 	rbit	r3, r3
 80025c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80025c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80025c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025ca:	fa93 f3a3 	rbit	r3, r3
 80025ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025d0:	4b62      	ldr	r3, [pc, #392]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80025da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80025dc:	fa92 f2a2 	rbit	r2, r2
 80025e0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80025e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80025e4:	fab2 f282 	clz	r2, r2
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	f042 0220 	orr.w	r2, r2, #32
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	f002 021f 	and.w	r2, r2, #31
 80025f4:	2101      	movs	r1, #1
 80025f6:	fa01 f202 	lsl.w	r2, r1, r2
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d171      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e0ea      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d137      	bne.n	800267c <HAL_RCC_ClockConfig+0x164>
 800260c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002610:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002614:	fa93 f3a3 	rbit	r3, r3
 8002618:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800261a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261c:	fab3 f383 	clz	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b3f      	cmp	r3, #63	@ 0x3f
 8002624:	d802      	bhi.n	800262c <HAL_RCC_ClockConfig+0x114>
 8002626:	4b4d      	ldr	r3, [pc, #308]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	e00f      	b.n	800264c <HAL_RCC_ClockConfig+0x134>
 800262c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002630:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002634:	fa93 f3a3 	rbit	r3, r3
 8002638:	647b      	str	r3, [r7, #68]	@ 0x44
 800263a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800263e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002648:	4b44      	ldr	r3, [pc, #272]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800264a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002650:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002652:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002654:	fa92 f2a2 	rbit	r2, r2
 8002658:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800265a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800265c:	fab2 f282 	clz	r2, r2
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	f042 0220 	orr.w	r2, r2, #32
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	f002 021f 	and.w	r2, r2, #31
 800266c:	2101      	movs	r1, #1
 800266e:	fa01 f202 	lsl.w	r2, r1, r2
 8002672:	4013      	ands	r3, r2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d135      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0ae      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
 800267c:	2302      	movs	r3, #2
 800267e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002682:	fa93 f3a3 	rbit	r3, r3
 8002686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268a:	fab3 f383 	clz	r3, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b3f      	cmp	r3, #63	@ 0x3f
 8002692:	d802      	bhi.n	800269a <HAL_RCC_ClockConfig+0x182>
 8002694:	4b31      	ldr	r3, [pc, #196]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	e00d      	b.n	80026b6 <HAL_RCC_ClockConfig+0x19e>
 800269a:	2302      	movs	r3, #2
 800269c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a6:	2302      	movs	r3, #2
 80026a8:	623b      	str	r3, [r7, #32]
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	fa93 f3a3 	rbit	r3, r3
 80026b0:	61fb      	str	r3, [r7, #28]
 80026b2:	4b2a      	ldr	r3, [pc, #168]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	2202      	movs	r2, #2
 80026b8:	61ba      	str	r2, [r7, #24]
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	fa92 f2a2 	rbit	r2, r2
 80026c0:	617a      	str	r2, [r7, #20]
  return result;
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	fab2 f282 	clz	r2, r2
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	f042 0220 	orr.w	r2, r2, #32
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	f002 021f 	and.w	r2, r2, #31
 80026d4:	2101      	movs	r1, #1
 80026d6:	fa01 f202 	lsl.w	r2, r1, r2
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e07a      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e4:	4b1d      	ldr	r3, [pc, #116]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f023 0203 	bic.w	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	491a      	ldr	r1, [pc, #104]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026f6:	f7fe fa69 	bl	8000bcc <HAL_GetTick>
 80026fa:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fe:	f7fe fa65 	bl	8000bcc <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270c:	4293      	cmp	r3, r2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e062      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002714:	4b11      	ldr	r3, [pc, #68]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 020c 	and.w	r2, r3, #12
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	429a      	cmp	r2, r3
 8002724:	d1eb      	bne.n	80026fe <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002726:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d215      	bcs.n	8002760 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f023 0207 	bic.w	r2, r3, #7
 800273c:	4906      	ldr	r1, [pc, #24]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	4313      	orrs	r3, r2
 8002742:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002744:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d006      	beq.n	8002760 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e041      	b.n	80027da <HAL_RCC_ClockConfig+0x2c2>
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000
 800275c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d008      	beq.n	800277e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <HAL_RCC_ClockConfig+0x2cc>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	491a      	ldr	r1, [pc, #104]	@ (80027e4 <HAL_RCC_ClockConfig+0x2cc>)
 800277a:	4313      	orrs	r3, r2
 800277c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	2b00      	cmp	r3, #0
 8002788:	d009      	beq.n	800279e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800278a:	4b16      	ldr	r3, [pc, #88]	@ (80027e4 <HAL_RCC_ClockConfig+0x2cc>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4912      	ldr	r1, [pc, #72]	@ (80027e4 <HAL_RCC_ClockConfig+0x2cc>)
 800279a:	4313      	orrs	r3, r2
 800279c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800279e:	f000 f829 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 80027a2:	4601      	mov	r1, r0
 80027a4:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <HAL_RCC_ClockConfig+0x2cc>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027ac:	22f0      	movs	r2, #240	@ 0xf0
 80027ae:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	fa92 f2a2 	rbit	r2, r2
 80027b6:	60fa      	str	r2, [r7, #12]
  return result;
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	fab2 f282 	clz	r2, r2
 80027be:	b2d2      	uxtb	r2, r2
 80027c0:	40d3      	lsrs	r3, r2
 80027c2:	4a09      	ldr	r2, [pc, #36]	@ (80027e8 <HAL_RCC_ClockConfig+0x2d0>)
 80027c4:	5cd3      	ldrb	r3, [r2, r3]
 80027c6:	fa21 f303 	lsr.w	r3, r1, r3
 80027ca:	4a08      	ldr	r2, [pc, #32]	@ (80027ec <HAL_RCC_ClockConfig+0x2d4>)
 80027cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80027ce:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <HAL_RCC_ClockConfig+0x2d8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fe f9b6 	bl	8000b44 <HAL_InitTick>
  
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3778      	adds	r7, #120	@ 0x78
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	08004758 	.word	0x08004758
 80027ec:	20000000 	.word	0x20000000
 80027f0:	20000004 	.word	0x20000004

080027f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b087      	sub	sp, #28
 80027f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	2300      	movs	r3, #0
 8002808:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800280a:	2300      	movs	r3, #0
 800280c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800280e:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <HAL_RCC_GetSysClockFreq+0x94>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 030c 	and.w	r3, r3, #12
 800281a:	2b04      	cmp	r3, #4
 800281c:	d002      	beq.n	8002824 <HAL_RCC_GetSysClockFreq+0x30>
 800281e:	2b08      	cmp	r3, #8
 8002820:	d003      	beq.n	800282a <HAL_RCC_GetSysClockFreq+0x36>
 8002822:	e026      	b.n	8002872 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002824:	4b19      	ldr	r3, [pc, #100]	@ (800288c <HAL_RCC_GetSysClockFreq+0x98>)
 8002826:	613b      	str	r3, [r7, #16]
      break;
 8002828:	e026      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	0c9b      	lsrs	r3, r3, #18
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	4a17      	ldr	r2, [pc, #92]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002834:	5cd3      	ldrb	r3, [r2, r3]
 8002836:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002838:	4b13      	ldr	r3, [pc, #76]	@ (8002888 <HAL_RCC_GetSysClockFreq+0x94>)
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	4a14      	ldr	r2, [pc, #80]	@ (8002894 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002842:	5cd3      	ldrb	r3, [r2, r3]
 8002844:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002850:	4a0e      	ldr	r2, [pc, #56]	@ (800288c <HAL_RCC_GetSysClockFreq+0x98>)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	fbb2 f2f3 	udiv	r2, r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	fb02 f303 	mul.w	r3, r2, r3
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	e004      	b.n	800286c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a0c      	ldr	r2, [pc, #48]	@ (8002898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002866:	fb02 f303 	mul.w	r3, r2, r3
 800286a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	613b      	str	r3, [r7, #16]
      break;
 8002870:	e002      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_RCC_GetSysClockFreq+0x98>)
 8002874:	613b      	str	r3, [r7, #16]
      break;
 8002876:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002878:	693b      	ldr	r3, [r7, #16]
}
 800287a:	4618      	mov	r0, r3
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40021000 	.word	0x40021000
 800288c:	007a1200 	.word	0x007a1200
 8002890:	08004770 	.word	0x08004770
 8002894:	08004780 	.word	0x08004780
 8002898:	003d0900 	.word	0x003d0900

0800289c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028a2:	681b      	ldr	r3, [r3, #0]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000000 	.word	0x20000000

080028b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80028ba:	f7ff ffef 	bl	800289c <HAL_RCC_GetHCLKFreq>
 80028be:	4601      	mov	r1, r0
 80028c0:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80028c8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80028cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	fa92 f2a2 	rbit	r2, r2
 80028d4:	603a      	str	r2, [r7, #0]
  return result;
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	fab2 f282 	clz	r2, r2
 80028dc:	b2d2      	uxtb	r2, r2
 80028de:	40d3      	lsrs	r3, r2
 80028e0:	4a04      	ldr	r2, [pc, #16]	@ (80028f4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80028e2:	5cd3      	ldrb	r3, [r2, r3]
 80028e4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40021000 	.word	0x40021000
 80028f4:	08004768 	.word	0x08004768

080028f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028fe:	f7ff ffcd 	bl	800289c <HAL_RCC_GetHCLKFreq>
 8002902:	4601      	mov	r1, r0
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800290c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002910:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	fa92 f2a2 	rbit	r2, r2
 8002918:	603a      	str	r2, [r7, #0]
  return result;
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	fab2 f282 	clz	r2, r2
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	40d3      	lsrs	r3, r2
 8002924:	4a04      	ldr	r2, [pc, #16]	@ (8002938 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002926:	5cd3      	ldrb	r3, [r2, r3]
 8002928:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000
 8002938:	08004768 	.word	0x08004768

0800293c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b092      	sub	sp, #72	@ 0x48
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800294c:	2300      	movs	r3, #0
 800294e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 80d2 	beq.w	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002960:	4b4d      	ldr	r3, [pc, #308]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10e      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	4a49      	ldr	r2, [pc, #292]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002976:	61d3      	str	r3, [r2, #28]
 8002978:	4b47      	ldr	r3, [pc, #284]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002984:	2301      	movs	r3, #1
 8002986:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298a:	4b44      	ldr	r3, [pc, #272]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002992:	2b00      	cmp	r3, #0
 8002994:	d118      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002996:	4b41      	ldr	r3, [pc, #260]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a40      	ldr	r2, [pc, #256]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800299c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029a0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a2:	f7fe f913 	bl	8000bcc <HAL_GetTick>
 80029a6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a8:	e008      	b.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029aa:	f7fe f90f 	bl	8000bcc <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b64      	cmp	r3, #100	@ 0x64
 80029b6:	d901      	bls.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e167      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029bc:	4b37      	ldr	r3, [pc, #220]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029c8:	4b33      	ldr	r3, [pc, #204]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 8082 	beq.w	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d07a      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029f6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029fa:	fa93 f3a3 	rbit	r3, r3
 80029fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b25      	ldr	r3, [pc, #148]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a0c:	4413      	add	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	461a      	mov	r2, r3
 8002a12:	2301      	movs	r3, #1
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a30:	4413      	add	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	461a      	mov	r2, r3
 8002a36:	2300      	movs	r3, #0
 8002a38:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a3a:	4a17      	ldr	r2, [pc, #92]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a3e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d049      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4a:	f7fe f8bf 	bl	8000bcc <HAL_GetTick>
 8002a4e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a50:	e00a      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a52:	f7fe f8bb 	bl	8000bcc <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e111      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x350>
 8002a68:	2302      	movs	r3, #2
 8002a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6e:	fa93 f3a3 	rbit	r3, r3
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a74:	2302      	movs	r3, #2
 8002a76:	623b      	str	r3, [r7, #32]
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	61fb      	str	r3, [r7, #28]
  return result;
 8002a80:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a82:	fab3 f383 	clz	r3, r3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d108      	bne.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002a92:	4b01      	ldr	r3, [pc, #4]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	e00d      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40007000 	.word	0x40007000
 8002aa0:	10908100 	.word	0x10908100
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	4b78      	ldr	r3, [pc, #480]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	613a      	str	r2, [r7, #16]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	fa92 f2a2 	rbit	r2, r2
 8002abe:	60fa      	str	r2, [r7, #12]
  return result;
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	fab2 f282 	clz	r2, r2
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002acc:	b2d2      	uxtb	r2, r2
 8002ace:	f002 021f 	and.w	r2, r2, #31
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0b9      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ade:	4b6d      	ldr	r3, [pc, #436]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	496a      	ldr	r1, [pc, #424]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002af0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d105      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af8:	4b66      	ldr	r3, [pc, #408]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	4a65      	ldr	r2, [pc, #404]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002afe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b10:	4b60      	ldr	r3, [pc, #384]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b14:	f023 0203 	bic.w	r2, r3, #3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	495d      	ldr	r1, [pc, #372]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d008      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b2e:	4b59      	ldr	r3, [pc, #356]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	4956      	ldr	r1, [pc, #344]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d008      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b4c:	4b51      	ldr	r3, [pc, #324]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	494e      	ldr	r1, [pc, #312]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0320 	and.w	r3, r3, #32
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d008      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	f023 0210 	bic.w	r2, r3, #16
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	4947      	ldr	r1, [pc, #284]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002b88:	4b42      	ldr	r3, [pc, #264]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b94:	493f      	ldr	r1, [pc, #252]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d008      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	f023 0220 	bic.w	r2, r3, #32
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	4938      	ldr	r1, [pc, #224]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bc4:	4b33      	ldr	r3, [pc, #204]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	4930      	ldr	r1, [pc, #192]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d008      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002be2:	4b2c      	ldr	r3, [pc, #176]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	4929      	ldr	r1, [pc, #164]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d008      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c00:	4b24      	ldr	r3, [pc, #144]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0c:	4921      	ldr	r1, [pc, #132]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d008      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c22:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2a:	491a      	ldr	r1, [pc, #104]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002c3c:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	4912      	ldr	r1, [pc, #72]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d008      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	490b      	ldr	r1, [pc, #44]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002c78:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c84:	4903      	ldr	r1, [pc, #12]	@ (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3748      	adds	r7, #72	@ 0x48
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40021000 	.word	0x40021000

08002c98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e09d      	b.n	8002de6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d108      	bne.n	8002cc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cba:	d009      	beq.n	8002cd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
 8002cc2:	e005      	b.n	8002cd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d106      	bne.n	8002cf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7fd fd58 	bl	80007a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d06:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d10:	d902      	bls.n	8002d18 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	e002      	b.n	8002d1e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d1c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002d26:	d007      	beq.n	8002d38 <HAL_SPI_Init+0xa0>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d30:	d002      	beq.n	8002d38 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	431a      	orrs	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7a:	ea42 0103 	orr.w	r1, r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d82:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	0c1b      	lsrs	r3, r3, #16
 8002d94:	f003 0204 	and.w	r2, r3, #4
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	f003 0310 	and.w	r3, r3, #16
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002db4:	ea42 0103 	orr.w	r1, r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69da      	ldr	r2, [r3, #28]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dd4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e040      	b.n	8002e82 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d106      	bne.n	8002e16 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7fd fd07 	bl	8000824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2224      	movs	r2, #36	@ 0x24
 8002e1a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 0201 	bic.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 fa85 	bl	8003344 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f8ae 	bl	8002f9c <UART_SetConfig>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d101      	bne.n	8002e4a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e01b      	b.n	8002e82 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fb04 	bl	8003488 <UART_CheckIdleState>
 8002e80:	4603      	mov	r3, r0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b08a      	sub	sp, #40	@ 0x28
 8002e8e:	af02      	add	r7, sp, #8
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	4613      	mov	r3, r2
 8002e98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e9e:	2b20      	cmp	r3, #32
 8002ea0:	d177      	bne.n	8002f92 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_UART_Transmit+0x24>
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e070      	b.n	8002f94 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2221      	movs	r2, #33	@ 0x21
 8002ebe:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ec0:	f7fd fe84 	bl	8000bcc <HAL_GetTick>
 8002ec4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	88fa      	ldrh	r2, [r7, #6]
 8002eca:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	88fa      	ldrh	r2, [r7, #6]
 8002ed2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ede:	d108      	bne.n	8002ef2 <HAL_UART_Transmit+0x68>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d104      	bne.n	8002ef2 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	e003      	b.n	8002efa <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002efa:	e02f      	b.n	8002f5c <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	2200      	movs	r2, #0
 8002f04:	2180      	movs	r1, #128	@ 0x80
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 fb66 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d004      	beq.n	8002f1c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2220      	movs	r2, #32
 8002f16:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e03b      	b.n	8002f94 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10b      	bne.n	8002f3a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	881a      	ldrh	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f2e:	b292      	uxth	r2, r2
 8002f30:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	3302      	adds	r3, #2
 8002f36:	61bb      	str	r3, [r7, #24]
 8002f38:	e007      	b.n	8002f4a <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	781a      	ldrb	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	3301      	adds	r3, #1
 8002f48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	3b01      	subs	r3, #1
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1c9      	bne.n	8002efc <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2140      	movs	r1, #64	@ 0x40
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f000 fb30 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d004      	beq.n	8002f88 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2220      	movs	r2, #32
 8002f82:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e005      	b.n	8002f94 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	e000      	b.n	8002f94 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002f92:	2302      	movs	r3, #2
  }
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3720      	adds	r7, #32
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002fca:	f023 030c 	bic.w	r3, r3, #12
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6812      	ldr	r2, [r2, #0]
 8002fd2:	6979      	ldr	r1, [r7, #20]
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	430a      	orrs	r2, r1
 8003010:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4aa7      	ldr	r2, [pc, #668]	@ (80032b4 <UART_SetConfig+0x318>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d120      	bne.n	800305e <UART_SetConfig+0xc2>
 800301c:	4ba6      	ldr	r3, [pc, #664]	@ (80032b8 <UART_SetConfig+0x31c>)
 800301e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	2b03      	cmp	r3, #3
 8003026:	d817      	bhi.n	8003058 <UART_SetConfig+0xbc>
 8003028:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <UART_SetConfig+0x94>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	08003041 	.word	0x08003041
 8003034:	0800304d 	.word	0x0800304d
 8003038:	08003053 	.word	0x08003053
 800303c:	08003047 	.word	0x08003047
 8003040:	2301      	movs	r3, #1
 8003042:	77fb      	strb	r3, [r7, #31]
 8003044:	e0b5      	b.n	80031b2 <UART_SetConfig+0x216>
 8003046:	2302      	movs	r3, #2
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	e0b2      	b.n	80031b2 <UART_SetConfig+0x216>
 800304c:	2304      	movs	r3, #4
 800304e:	77fb      	strb	r3, [r7, #31]
 8003050:	e0af      	b.n	80031b2 <UART_SetConfig+0x216>
 8003052:	2308      	movs	r3, #8
 8003054:	77fb      	strb	r3, [r7, #31]
 8003056:	e0ac      	b.n	80031b2 <UART_SetConfig+0x216>
 8003058:	2310      	movs	r3, #16
 800305a:	77fb      	strb	r3, [r7, #31]
 800305c:	e0a9      	b.n	80031b2 <UART_SetConfig+0x216>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a96      	ldr	r2, [pc, #600]	@ (80032bc <UART_SetConfig+0x320>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d124      	bne.n	80030b2 <UART_SetConfig+0x116>
 8003068:	4b93      	ldr	r3, [pc, #588]	@ (80032b8 <UART_SetConfig+0x31c>)
 800306a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003070:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003074:	d011      	beq.n	800309a <UART_SetConfig+0xfe>
 8003076:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800307a:	d817      	bhi.n	80030ac <UART_SetConfig+0x110>
 800307c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003080:	d011      	beq.n	80030a6 <UART_SetConfig+0x10a>
 8003082:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003086:	d811      	bhi.n	80030ac <UART_SetConfig+0x110>
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <UART_SetConfig+0xf8>
 800308c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003090:	d006      	beq.n	80030a0 <UART_SetConfig+0x104>
 8003092:	e00b      	b.n	80030ac <UART_SetConfig+0x110>
 8003094:	2300      	movs	r3, #0
 8003096:	77fb      	strb	r3, [r7, #31]
 8003098:	e08b      	b.n	80031b2 <UART_SetConfig+0x216>
 800309a:	2302      	movs	r3, #2
 800309c:	77fb      	strb	r3, [r7, #31]
 800309e:	e088      	b.n	80031b2 <UART_SetConfig+0x216>
 80030a0:	2304      	movs	r3, #4
 80030a2:	77fb      	strb	r3, [r7, #31]
 80030a4:	e085      	b.n	80031b2 <UART_SetConfig+0x216>
 80030a6:	2308      	movs	r3, #8
 80030a8:	77fb      	strb	r3, [r7, #31]
 80030aa:	e082      	b.n	80031b2 <UART_SetConfig+0x216>
 80030ac:	2310      	movs	r3, #16
 80030ae:	77fb      	strb	r3, [r7, #31]
 80030b0:	e07f      	b.n	80031b2 <UART_SetConfig+0x216>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a82      	ldr	r2, [pc, #520]	@ (80032c0 <UART_SetConfig+0x324>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d124      	bne.n	8003106 <UART_SetConfig+0x16a>
 80030bc:	4b7e      	ldr	r3, [pc, #504]	@ (80032b8 <UART_SetConfig+0x31c>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80030c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80030c8:	d011      	beq.n	80030ee <UART_SetConfig+0x152>
 80030ca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80030ce:	d817      	bhi.n	8003100 <UART_SetConfig+0x164>
 80030d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80030d4:	d011      	beq.n	80030fa <UART_SetConfig+0x15e>
 80030d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80030da:	d811      	bhi.n	8003100 <UART_SetConfig+0x164>
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <UART_SetConfig+0x14c>
 80030e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030e4:	d006      	beq.n	80030f4 <UART_SetConfig+0x158>
 80030e6:	e00b      	b.n	8003100 <UART_SetConfig+0x164>
 80030e8:	2300      	movs	r3, #0
 80030ea:	77fb      	strb	r3, [r7, #31]
 80030ec:	e061      	b.n	80031b2 <UART_SetConfig+0x216>
 80030ee:	2302      	movs	r3, #2
 80030f0:	77fb      	strb	r3, [r7, #31]
 80030f2:	e05e      	b.n	80031b2 <UART_SetConfig+0x216>
 80030f4:	2304      	movs	r3, #4
 80030f6:	77fb      	strb	r3, [r7, #31]
 80030f8:	e05b      	b.n	80031b2 <UART_SetConfig+0x216>
 80030fa:	2308      	movs	r3, #8
 80030fc:	77fb      	strb	r3, [r7, #31]
 80030fe:	e058      	b.n	80031b2 <UART_SetConfig+0x216>
 8003100:	2310      	movs	r3, #16
 8003102:	77fb      	strb	r3, [r7, #31]
 8003104:	e055      	b.n	80031b2 <UART_SetConfig+0x216>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a6e      	ldr	r2, [pc, #440]	@ (80032c4 <UART_SetConfig+0x328>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d124      	bne.n	800315a <UART_SetConfig+0x1be>
 8003110:	4b69      	ldr	r3, [pc, #420]	@ (80032b8 <UART_SetConfig+0x31c>)
 8003112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003114:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003118:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800311c:	d011      	beq.n	8003142 <UART_SetConfig+0x1a6>
 800311e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003122:	d817      	bhi.n	8003154 <UART_SetConfig+0x1b8>
 8003124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003128:	d011      	beq.n	800314e <UART_SetConfig+0x1b2>
 800312a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800312e:	d811      	bhi.n	8003154 <UART_SetConfig+0x1b8>
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <UART_SetConfig+0x1a0>
 8003134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003138:	d006      	beq.n	8003148 <UART_SetConfig+0x1ac>
 800313a:	e00b      	b.n	8003154 <UART_SetConfig+0x1b8>
 800313c:	2300      	movs	r3, #0
 800313e:	77fb      	strb	r3, [r7, #31]
 8003140:	e037      	b.n	80031b2 <UART_SetConfig+0x216>
 8003142:	2302      	movs	r3, #2
 8003144:	77fb      	strb	r3, [r7, #31]
 8003146:	e034      	b.n	80031b2 <UART_SetConfig+0x216>
 8003148:	2304      	movs	r3, #4
 800314a:	77fb      	strb	r3, [r7, #31]
 800314c:	e031      	b.n	80031b2 <UART_SetConfig+0x216>
 800314e:	2308      	movs	r3, #8
 8003150:	77fb      	strb	r3, [r7, #31]
 8003152:	e02e      	b.n	80031b2 <UART_SetConfig+0x216>
 8003154:	2310      	movs	r3, #16
 8003156:	77fb      	strb	r3, [r7, #31]
 8003158:	e02b      	b.n	80031b2 <UART_SetConfig+0x216>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a5a      	ldr	r2, [pc, #360]	@ (80032c8 <UART_SetConfig+0x32c>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d124      	bne.n	80031ae <UART_SetConfig+0x212>
 8003164:	4b54      	ldr	r3, [pc, #336]	@ (80032b8 <UART_SetConfig+0x31c>)
 8003166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003168:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800316c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003170:	d011      	beq.n	8003196 <UART_SetConfig+0x1fa>
 8003172:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003176:	d817      	bhi.n	80031a8 <UART_SetConfig+0x20c>
 8003178:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800317c:	d011      	beq.n	80031a2 <UART_SetConfig+0x206>
 800317e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003182:	d811      	bhi.n	80031a8 <UART_SetConfig+0x20c>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <UART_SetConfig+0x1f4>
 8003188:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800318c:	d006      	beq.n	800319c <UART_SetConfig+0x200>
 800318e:	e00b      	b.n	80031a8 <UART_SetConfig+0x20c>
 8003190:	2300      	movs	r3, #0
 8003192:	77fb      	strb	r3, [r7, #31]
 8003194:	e00d      	b.n	80031b2 <UART_SetConfig+0x216>
 8003196:	2302      	movs	r3, #2
 8003198:	77fb      	strb	r3, [r7, #31]
 800319a:	e00a      	b.n	80031b2 <UART_SetConfig+0x216>
 800319c:	2304      	movs	r3, #4
 800319e:	77fb      	strb	r3, [r7, #31]
 80031a0:	e007      	b.n	80031b2 <UART_SetConfig+0x216>
 80031a2:	2308      	movs	r3, #8
 80031a4:	77fb      	strb	r3, [r7, #31]
 80031a6:	e004      	b.n	80031b2 <UART_SetConfig+0x216>
 80031a8:	2310      	movs	r3, #16
 80031aa:	77fb      	strb	r3, [r7, #31]
 80031ac:	e001      	b.n	80031b2 <UART_SetConfig+0x216>
 80031ae:	2310      	movs	r3, #16
 80031b0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ba:	d15b      	bne.n	8003274 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80031bc:	7ffb      	ldrb	r3, [r7, #31]
 80031be:	2b08      	cmp	r3, #8
 80031c0:	d827      	bhi.n	8003212 <UART_SetConfig+0x276>
 80031c2:	a201      	add	r2, pc, #4	@ (adr r2, 80031c8 <UART_SetConfig+0x22c>)
 80031c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c8:	080031ed 	.word	0x080031ed
 80031cc:	080031f5 	.word	0x080031f5
 80031d0:	080031fd 	.word	0x080031fd
 80031d4:	08003213 	.word	0x08003213
 80031d8:	08003203 	.word	0x08003203
 80031dc:	08003213 	.word	0x08003213
 80031e0:	08003213 	.word	0x08003213
 80031e4:	08003213 	.word	0x08003213
 80031e8:	0800320b 	.word	0x0800320b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031ec:	f7ff fb62 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 80031f0:	61b8      	str	r0, [r7, #24]
        break;
 80031f2:	e013      	b.n	800321c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031f4:	f7ff fb80 	bl	80028f8 <HAL_RCC_GetPCLK2Freq>
 80031f8:	61b8      	str	r0, [r7, #24]
        break;
 80031fa:	e00f      	b.n	800321c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031fc:	4b33      	ldr	r3, [pc, #204]	@ (80032cc <UART_SetConfig+0x330>)
 80031fe:	61bb      	str	r3, [r7, #24]
        break;
 8003200:	e00c      	b.n	800321c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003202:	f7ff faf7 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 8003206:	61b8      	str	r0, [r7, #24]
        break;
 8003208:	e008      	b.n	800321c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800320a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800320e:	61bb      	str	r3, [r7, #24]
        break;
 8003210:	e004      	b.n	800321c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	77bb      	strb	r3, [r7, #30]
        break;
 800321a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 8082 	beq.w	8003328 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	005a      	lsls	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	085b      	lsrs	r3, r3, #1
 800322e:	441a      	add	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	2b0f      	cmp	r3, #15
 800323e:	d916      	bls.n	800326e <UART_SetConfig+0x2d2>
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003246:	d212      	bcs.n	800326e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	b29b      	uxth	r3, r3
 800324c:	f023 030f 	bic.w	r3, r3, #15
 8003250:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	085b      	lsrs	r3, r3, #1
 8003256:	b29b      	uxth	r3, r3
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	b29a      	uxth	r2, r3
 800325e:	89fb      	ldrh	r3, [r7, #14]
 8003260:	4313      	orrs	r3, r2
 8003262:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	89fa      	ldrh	r2, [r7, #14]
 800326a:	60da      	str	r2, [r3, #12]
 800326c:	e05c      	b.n	8003328 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	77bb      	strb	r3, [r7, #30]
 8003272:	e059      	b.n	8003328 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003274:	7ffb      	ldrb	r3, [r7, #31]
 8003276:	2b08      	cmp	r3, #8
 8003278:	d835      	bhi.n	80032e6 <UART_SetConfig+0x34a>
 800327a:	a201      	add	r2, pc, #4	@ (adr r2, 8003280 <UART_SetConfig+0x2e4>)
 800327c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003280:	080032a5 	.word	0x080032a5
 8003284:	080032ad 	.word	0x080032ad
 8003288:	080032d1 	.word	0x080032d1
 800328c:	080032e7 	.word	0x080032e7
 8003290:	080032d7 	.word	0x080032d7
 8003294:	080032e7 	.word	0x080032e7
 8003298:	080032e7 	.word	0x080032e7
 800329c:	080032e7 	.word	0x080032e7
 80032a0:	080032df 	.word	0x080032df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032a4:	f7ff fb06 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 80032a8:	61b8      	str	r0, [r7, #24]
        break;
 80032aa:	e021      	b.n	80032f0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032ac:	f7ff fb24 	bl	80028f8 <HAL_RCC_GetPCLK2Freq>
 80032b0:	61b8      	str	r0, [r7, #24]
        break;
 80032b2:	e01d      	b.n	80032f0 <UART_SetConfig+0x354>
 80032b4:	40013800 	.word	0x40013800
 80032b8:	40021000 	.word	0x40021000
 80032bc:	40004400 	.word	0x40004400
 80032c0:	40004800 	.word	0x40004800
 80032c4:	40004c00 	.word	0x40004c00
 80032c8:	40005000 	.word	0x40005000
 80032cc:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003340 <UART_SetConfig+0x3a4>)
 80032d2:	61bb      	str	r3, [r7, #24]
        break;
 80032d4:	e00c      	b.n	80032f0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032d6:	f7ff fa8d 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 80032da:	61b8      	str	r0, [r7, #24]
        break;
 80032dc:	e008      	b.n	80032f0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032e2:	61bb      	str	r3, [r7, #24]
        break;
 80032e4:	e004      	b.n	80032f0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	77bb      	strb	r3, [r7, #30]
        break;
 80032ee:	bf00      	nop
    }

    if (pclk != 0U)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d018      	beq.n	8003328 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	085a      	lsrs	r2, r3, #1
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	441a      	add	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	2b0f      	cmp	r3, #15
 800330e:	d909      	bls.n	8003324 <UART_SetConfig+0x388>
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003316:	d205      	bcs.n	8003324 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	b29a      	uxth	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	e001      	b.n	8003328 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003334:	7fbb      	ldrb	r3, [r7, #30]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	007a1200 	.word	0x007a1200

08003344 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	f003 0310 	and.w	r3, r3, #16
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d01a      	beq.n	800345a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003442:	d10a      	bne.n	800345a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	430a      	orrs	r2, r1
 8003458:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00a      	beq.n	800347c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	605a      	str	r2, [r3, #4]
  }
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b098      	sub	sp, #96	@ 0x60
 800348c:	af02      	add	r7, sp, #8
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003498:	f7fd fb98 	bl	8000bcc <HAL_GetTick>
 800349c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d12e      	bne.n	800350a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034b4:	2200      	movs	r2, #0
 80034b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f88c 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d021      	beq.n	800350a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ce:	e853 3f00 	ldrex	r3, [r3]
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034da:	653b      	str	r3, [r7, #80]	@ 0x50
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034ec:	e841 2300 	strex	r3, r2, [r1]
 80034f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1e6      	bne.n	80034c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e062      	b.n	80035d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b04      	cmp	r3, #4
 8003516:	d149      	bne.n	80035ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003518:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003520:	2200      	movs	r2, #0
 8003522:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f856 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d03c      	beq.n	80035ac <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	623b      	str	r3, [r7, #32]
   return(result);
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	461a      	mov	r2, r3
 800354e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003550:	633b      	str	r3, [r7, #48]	@ 0x30
 8003552:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003554:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003558:	e841 2300 	strex	r3, r2, [r1]
 800355c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800355e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e6      	bne.n	8003532 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	3308      	adds	r3, #8
 800356a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	e853 3f00 	ldrex	r3, [r3]
 8003572:	60fb      	str	r3, [r7, #12]
   return(result);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0301 	bic.w	r3, r3, #1
 800357a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	3308      	adds	r3, #8
 8003582:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003584:	61fa      	str	r2, [r7, #28]
 8003586:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003588:	69b9      	ldr	r1, [r7, #24]
 800358a:	69fa      	ldr	r2, [r7, #28]
 800358c:	e841 2300 	strex	r3, r2, [r1]
 8003590:	617b      	str	r3, [r7, #20]
   return(result);
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1e5      	bne.n	8003564 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2220      	movs	r2, #32
 800359c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e011      	b.n	80035d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2220      	movs	r2, #32
 80035b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3758      	adds	r7, #88	@ 0x58
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	4613      	mov	r3, r2
 80035e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e8:	e04f      	b.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f0:	d04b      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f2:	f7fd faeb 	bl	8000bcc <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d302      	bcc.n	8003608 <UART_WaitOnFlagUntilTimeout+0x30>
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d101      	bne.n	800360c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e04e      	b.n	80036aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0304 	and.w	r3, r3, #4
 8003616:	2b00      	cmp	r3, #0
 8003618:	d037      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2b80      	cmp	r3, #128	@ 0x80
 800361e:	d034      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b40      	cmp	r3, #64	@ 0x40
 8003624:	d031      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b08      	cmp	r3, #8
 8003632:	d110      	bne.n	8003656 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2208      	movs	r2, #8
 800363a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f838 	bl	80036b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2208      	movs	r2, #8
 8003646:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e029      	b.n	80036aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003664:	d111      	bne.n	800368a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800366e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f81e 	bl	80036b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2220      	movs	r2, #32
 800367a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e00f      	b.n	80036aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69da      	ldr	r2, [r3, #28]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	4013      	ands	r3, r2
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	429a      	cmp	r2, r3
 8003698:	bf0c      	ite	eq
 800369a:	2301      	moveq	r3, #1
 800369c:	2300      	movne	r3, #0
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d0a0      	beq.n	80035ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b095      	sub	sp, #84	@ 0x54
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c2:	e853 3f00 	ldrex	r3, [r3]
 80036c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	461a      	mov	r2, r3
 80036d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80036da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e6      	bne.n	80036ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3308      	adds	r3, #8
 80036f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	e853 3f00 	ldrex	r3, [r3]
 80036fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	3308      	adds	r3, #8
 800370a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800370c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800370e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003710:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003714:	e841 2300 	strex	r3, r2, [r1]
 8003718:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800371a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1e5      	bne.n	80036ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003724:	2b01      	cmp	r3, #1
 8003726:	d118      	bne.n	800375a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	e853 3f00 	ldrex	r3, [r3]
 8003734:	60bb      	str	r3, [r7, #8]
   return(result);
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f023 0310 	bic.w	r3, r3, #16
 800373c:	647b      	str	r3, [r7, #68]	@ 0x44
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	461a      	mov	r2, r3
 8003744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003746:	61bb      	str	r3, [r7, #24]
 8003748:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374a:	6979      	ldr	r1, [r7, #20]
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	613b      	str	r3, [r7, #16]
   return(result);
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e6      	bne.n	8003728 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800376e:	bf00      	nop
 8003770:	3754      	adds	r7, #84	@ 0x54
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800377a:	b480      	push	{r7}
 800377c:	b085      	sub	sp, #20
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003782:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003786:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	b29b      	uxth	r3, r3
 8003794:	43db      	mvns	r3, r3
 8003796:	b29b      	uxth	r3, r3
 8003798:	4013      	ands	r3, r2
 800379a:	b29a      	uxth	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	1d3b      	adds	r3, r7, #4
 80037ba:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3714      	adds	r7, #20
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <std>:
 80037ec:	2300      	movs	r3, #0
 80037ee:	b510      	push	{r4, lr}
 80037f0:	4604      	mov	r4, r0
 80037f2:	e9c0 3300 	strd	r3, r3, [r0]
 80037f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037fa:	6083      	str	r3, [r0, #8]
 80037fc:	8181      	strh	r1, [r0, #12]
 80037fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003800:	81c2      	strh	r2, [r0, #14]
 8003802:	6183      	str	r3, [r0, #24]
 8003804:	4619      	mov	r1, r3
 8003806:	2208      	movs	r2, #8
 8003808:	305c      	adds	r0, #92	@ 0x5c
 800380a:	f000 f9f9 	bl	8003c00 <memset>
 800380e:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <std+0x58>)
 8003810:	6263      	str	r3, [r4, #36]	@ 0x24
 8003812:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <std+0x5c>)
 8003814:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <std+0x60>)
 8003818:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800381a:	4b0d      	ldr	r3, [pc, #52]	@ (8003850 <std+0x64>)
 800381c:	6323      	str	r3, [r4, #48]	@ 0x30
 800381e:	4b0d      	ldr	r3, [pc, #52]	@ (8003854 <std+0x68>)
 8003820:	6224      	str	r4, [r4, #32]
 8003822:	429c      	cmp	r4, r3
 8003824:	d006      	beq.n	8003834 <std+0x48>
 8003826:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800382a:	4294      	cmp	r4, r2
 800382c:	d002      	beq.n	8003834 <std+0x48>
 800382e:	33d0      	adds	r3, #208	@ 0xd0
 8003830:	429c      	cmp	r4, r3
 8003832:	d105      	bne.n	8003840 <std+0x54>
 8003834:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800383c:	f000 ba58 	b.w	8003cf0 <__retarget_lock_init_recursive>
 8003840:	bd10      	pop	{r4, pc}
 8003842:	bf00      	nop
 8003844:	08003a51 	.word	0x08003a51
 8003848:	08003a73 	.word	0x08003a73
 800384c:	08003aab 	.word	0x08003aab
 8003850:	08003acf 	.word	0x08003acf
 8003854:	200004a0 	.word	0x200004a0

08003858 <stdio_exit_handler>:
 8003858:	4a02      	ldr	r2, [pc, #8]	@ (8003864 <stdio_exit_handler+0xc>)
 800385a:	4903      	ldr	r1, [pc, #12]	@ (8003868 <stdio_exit_handler+0x10>)
 800385c:	4803      	ldr	r0, [pc, #12]	@ (800386c <stdio_exit_handler+0x14>)
 800385e:	f000 b869 	b.w	8003934 <_fwalk_sglue>
 8003862:	bf00      	nop
 8003864:	2000000c 	.word	0x2000000c
 8003868:	0800458d 	.word	0x0800458d
 800386c:	2000001c 	.word	0x2000001c

08003870 <cleanup_stdio>:
 8003870:	6841      	ldr	r1, [r0, #4]
 8003872:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <cleanup_stdio+0x34>)
 8003874:	4299      	cmp	r1, r3
 8003876:	b510      	push	{r4, lr}
 8003878:	4604      	mov	r4, r0
 800387a:	d001      	beq.n	8003880 <cleanup_stdio+0x10>
 800387c:	f000 fe86 	bl	800458c <_fflush_r>
 8003880:	68a1      	ldr	r1, [r4, #8]
 8003882:	4b09      	ldr	r3, [pc, #36]	@ (80038a8 <cleanup_stdio+0x38>)
 8003884:	4299      	cmp	r1, r3
 8003886:	d002      	beq.n	800388e <cleanup_stdio+0x1e>
 8003888:	4620      	mov	r0, r4
 800388a:	f000 fe7f 	bl	800458c <_fflush_r>
 800388e:	68e1      	ldr	r1, [r4, #12]
 8003890:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <cleanup_stdio+0x3c>)
 8003892:	4299      	cmp	r1, r3
 8003894:	d004      	beq.n	80038a0 <cleanup_stdio+0x30>
 8003896:	4620      	mov	r0, r4
 8003898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800389c:	f000 be76 	b.w	800458c <_fflush_r>
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	bf00      	nop
 80038a4:	200004a0 	.word	0x200004a0
 80038a8:	20000508 	.word	0x20000508
 80038ac:	20000570 	.word	0x20000570

080038b0 <global_stdio_init.part.0>:
 80038b0:	b510      	push	{r4, lr}
 80038b2:	4b0b      	ldr	r3, [pc, #44]	@ (80038e0 <global_stdio_init.part.0+0x30>)
 80038b4:	4c0b      	ldr	r4, [pc, #44]	@ (80038e4 <global_stdio_init.part.0+0x34>)
 80038b6:	4a0c      	ldr	r2, [pc, #48]	@ (80038e8 <global_stdio_init.part.0+0x38>)
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	4620      	mov	r0, r4
 80038bc:	2200      	movs	r2, #0
 80038be:	2104      	movs	r1, #4
 80038c0:	f7ff ff94 	bl	80037ec <std>
 80038c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038c8:	2201      	movs	r2, #1
 80038ca:	2109      	movs	r1, #9
 80038cc:	f7ff ff8e 	bl	80037ec <std>
 80038d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038d4:	2202      	movs	r2, #2
 80038d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038da:	2112      	movs	r1, #18
 80038dc:	f7ff bf86 	b.w	80037ec <std>
 80038e0:	200005d8 	.word	0x200005d8
 80038e4:	200004a0 	.word	0x200004a0
 80038e8:	08003859 	.word	0x08003859

080038ec <__sfp_lock_acquire>:
 80038ec:	4801      	ldr	r0, [pc, #4]	@ (80038f4 <__sfp_lock_acquire+0x8>)
 80038ee:	f000 ba00 	b.w	8003cf2 <__retarget_lock_acquire_recursive>
 80038f2:	bf00      	nop
 80038f4:	200005e1 	.word	0x200005e1

080038f8 <__sfp_lock_release>:
 80038f8:	4801      	ldr	r0, [pc, #4]	@ (8003900 <__sfp_lock_release+0x8>)
 80038fa:	f000 b9fb 	b.w	8003cf4 <__retarget_lock_release_recursive>
 80038fe:	bf00      	nop
 8003900:	200005e1 	.word	0x200005e1

08003904 <__sinit>:
 8003904:	b510      	push	{r4, lr}
 8003906:	4604      	mov	r4, r0
 8003908:	f7ff fff0 	bl	80038ec <__sfp_lock_acquire>
 800390c:	6a23      	ldr	r3, [r4, #32]
 800390e:	b11b      	cbz	r3, 8003918 <__sinit+0x14>
 8003910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003914:	f7ff bff0 	b.w	80038f8 <__sfp_lock_release>
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__sinit+0x28>)
 800391a:	6223      	str	r3, [r4, #32]
 800391c:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <__sinit+0x2c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1f5      	bne.n	8003910 <__sinit+0xc>
 8003924:	f7ff ffc4 	bl	80038b0 <global_stdio_init.part.0>
 8003928:	e7f2      	b.n	8003910 <__sinit+0xc>
 800392a:	bf00      	nop
 800392c:	08003871 	.word	0x08003871
 8003930:	200005d8 	.word	0x200005d8

08003934 <_fwalk_sglue>:
 8003934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003938:	4607      	mov	r7, r0
 800393a:	4688      	mov	r8, r1
 800393c:	4614      	mov	r4, r2
 800393e:	2600      	movs	r6, #0
 8003940:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003944:	f1b9 0901 	subs.w	r9, r9, #1
 8003948:	d505      	bpl.n	8003956 <_fwalk_sglue+0x22>
 800394a:	6824      	ldr	r4, [r4, #0]
 800394c:	2c00      	cmp	r4, #0
 800394e:	d1f7      	bne.n	8003940 <_fwalk_sglue+0xc>
 8003950:	4630      	mov	r0, r6
 8003952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003956:	89ab      	ldrh	r3, [r5, #12]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d907      	bls.n	800396c <_fwalk_sglue+0x38>
 800395c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003960:	3301      	adds	r3, #1
 8003962:	d003      	beq.n	800396c <_fwalk_sglue+0x38>
 8003964:	4629      	mov	r1, r5
 8003966:	4638      	mov	r0, r7
 8003968:	47c0      	blx	r8
 800396a:	4306      	orrs	r6, r0
 800396c:	3568      	adds	r5, #104	@ 0x68
 800396e:	e7e9      	b.n	8003944 <_fwalk_sglue+0x10>

08003970 <iprintf>:
 8003970:	b40f      	push	{r0, r1, r2, r3}
 8003972:	b507      	push	{r0, r1, r2, lr}
 8003974:	4906      	ldr	r1, [pc, #24]	@ (8003990 <iprintf+0x20>)
 8003976:	ab04      	add	r3, sp, #16
 8003978:	6808      	ldr	r0, [r1, #0]
 800397a:	f853 2b04 	ldr.w	r2, [r3], #4
 800397e:	6881      	ldr	r1, [r0, #8]
 8003980:	9301      	str	r3, [sp, #4]
 8003982:	f000 fadb 	bl	8003f3c <_vfiprintf_r>
 8003986:	b003      	add	sp, #12
 8003988:	f85d eb04 	ldr.w	lr, [sp], #4
 800398c:	b004      	add	sp, #16
 800398e:	4770      	bx	lr
 8003990:	20000018 	.word	0x20000018

08003994 <_puts_r>:
 8003994:	6a03      	ldr	r3, [r0, #32]
 8003996:	b570      	push	{r4, r5, r6, lr}
 8003998:	6884      	ldr	r4, [r0, #8]
 800399a:	4605      	mov	r5, r0
 800399c:	460e      	mov	r6, r1
 800399e:	b90b      	cbnz	r3, 80039a4 <_puts_r+0x10>
 80039a0:	f7ff ffb0 	bl	8003904 <__sinit>
 80039a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039a6:	07db      	lsls	r3, r3, #31
 80039a8:	d405      	bmi.n	80039b6 <_puts_r+0x22>
 80039aa:	89a3      	ldrh	r3, [r4, #12]
 80039ac:	0598      	lsls	r0, r3, #22
 80039ae:	d402      	bmi.n	80039b6 <_puts_r+0x22>
 80039b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039b2:	f000 f99e 	bl	8003cf2 <__retarget_lock_acquire_recursive>
 80039b6:	89a3      	ldrh	r3, [r4, #12]
 80039b8:	0719      	lsls	r1, r3, #28
 80039ba:	d502      	bpl.n	80039c2 <_puts_r+0x2e>
 80039bc:	6923      	ldr	r3, [r4, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d135      	bne.n	8003a2e <_puts_r+0x9a>
 80039c2:	4621      	mov	r1, r4
 80039c4:	4628      	mov	r0, r5
 80039c6:	f000 f8c5 	bl	8003b54 <__swsetup_r>
 80039ca:	b380      	cbz	r0, 8003a2e <_puts_r+0x9a>
 80039cc:	f04f 35ff 	mov.w	r5, #4294967295
 80039d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039d2:	07da      	lsls	r2, r3, #31
 80039d4:	d405      	bmi.n	80039e2 <_puts_r+0x4e>
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	059b      	lsls	r3, r3, #22
 80039da:	d402      	bmi.n	80039e2 <_puts_r+0x4e>
 80039dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039de:	f000 f989 	bl	8003cf4 <__retarget_lock_release_recursive>
 80039e2:	4628      	mov	r0, r5
 80039e4:	bd70      	pop	{r4, r5, r6, pc}
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	da04      	bge.n	80039f4 <_puts_r+0x60>
 80039ea:	69a2      	ldr	r2, [r4, #24]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	dc17      	bgt.n	8003a20 <_puts_r+0x8c>
 80039f0:	290a      	cmp	r1, #10
 80039f2:	d015      	beq.n	8003a20 <_puts_r+0x8c>
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	6022      	str	r2, [r4, #0]
 80039fa:	7019      	strb	r1, [r3, #0]
 80039fc:	68a3      	ldr	r3, [r4, #8]
 80039fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a02:	3b01      	subs	r3, #1
 8003a04:	60a3      	str	r3, [r4, #8]
 8003a06:	2900      	cmp	r1, #0
 8003a08:	d1ed      	bne.n	80039e6 <_puts_r+0x52>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	da11      	bge.n	8003a32 <_puts_r+0x9e>
 8003a0e:	4622      	mov	r2, r4
 8003a10:	210a      	movs	r1, #10
 8003a12:	4628      	mov	r0, r5
 8003a14:	f000 f85f 	bl	8003ad6 <__swbuf_r>
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d0d7      	beq.n	80039cc <_puts_r+0x38>
 8003a1c:	250a      	movs	r5, #10
 8003a1e:	e7d7      	b.n	80039d0 <_puts_r+0x3c>
 8003a20:	4622      	mov	r2, r4
 8003a22:	4628      	mov	r0, r5
 8003a24:	f000 f857 	bl	8003ad6 <__swbuf_r>
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d1e7      	bne.n	80039fc <_puts_r+0x68>
 8003a2c:	e7ce      	b.n	80039cc <_puts_r+0x38>
 8003a2e:	3e01      	subs	r6, #1
 8003a30:	e7e4      	b.n	80039fc <_puts_r+0x68>
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	6022      	str	r2, [r4, #0]
 8003a38:	220a      	movs	r2, #10
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e7ee      	b.n	8003a1c <_puts_r+0x88>
	...

08003a40 <puts>:
 8003a40:	4b02      	ldr	r3, [pc, #8]	@ (8003a4c <puts+0xc>)
 8003a42:	4601      	mov	r1, r0
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	f7ff bfa5 	b.w	8003994 <_puts_r>
 8003a4a:	bf00      	nop
 8003a4c:	20000018 	.word	0x20000018

08003a50 <__sread>:
 8003a50:	b510      	push	{r4, lr}
 8003a52:	460c      	mov	r4, r1
 8003a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a58:	f000 f8fc 	bl	8003c54 <_read_r>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	bfab      	itete	ge
 8003a60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003a62:	89a3      	ldrhlt	r3, [r4, #12]
 8003a64:	181b      	addge	r3, r3, r0
 8003a66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003a6a:	bfac      	ite	ge
 8003a6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003a6e:	81a3      	strhlt	r3, [r4, #12]
 8003a70:	bd10      	pop	{r4, pc}

08003a72 <__swrite>:
 8003a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a76:	461f      	mov	r7, r3
 8003a78:	898b      	ldrh	r3, [r1, #12]
 8003a7a:	05db      	lsls	r3, r3, #23
 8003a7c:	4605      	mov	r5, r0
 8003a7e:	460c      	mov	r4, r1
 8003a80:	4616      	mov	r6, r2
 8003a82:	d505      	bpl.n	8003a90 <__swrite+0x1e>
 8003a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a88:	2302      	movs	r3, #2
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f000 f8d0 	bl	8003c30 <_lseek_r>
 8003a90:	89a3      	ldrh	r3, [r4, #12]
 8003a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a9a:	81a3      	strh	r3, [r4, #12]
 8003a9c:	4632      	mov	r2, r6
 8003a9e:	463b      	mov	r3, r7
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003aa6:	f000 b8e7 	b.w	8003c78 <_write_r>

08003aaa <__sseek>:
 8003aaa:	b510      	push	{r4, lr}
 8003aac:	460c      	mov	r4, r1
 8003aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ab2:	f000 f8bd 	bl	8003c30 <_lseek_r>
 8003ab6:	1c43      	adds	r3, r0, #1
 8003ab8:	89a3      	ldrh	r3, [r4, #12]
 8003aba:	bf15      	itete	ne
 8003abc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003abe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ac2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003ac6:	81a3      	strheq	r3, [r4, #12]
 8003ac8:	bf18      	it	ne
 8003aca:	81a3      	strhne	r3, [r4, #12]
 8003acc:	bd10      	pop	{r4, pc}

08003ace <__sclose>:
 8003ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ad2:	f000 b89d 	b.w	8003c10 <_close_r>

08003ad6 <__swbuf_r>:
 8003ad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ad8:	460e      	mov	r6, r1
 8003ada:	4614      	mov	r4, r2
 8003adc:	4605      	mov	r5, r0
 8003ade:	b118      	cbz	r0, 8003ae8 <__swbuf_r+0x12>
 8003ae0:	6a03      	ldr	r3, [r0, #32]
 8003ae2:	b90b      	cbnz	r3, 8003ae8 <__swbuf_r+0x12>
 8003ae4:	f7ff ff0e 	bl	8003904 <__sinit>
 8003ae8:	69a3      	ldr	r3, [r4, #24]
 8003aea:	60a3      	str	r3, [r4, #8]
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	071a      	lsls	r2, r3, #28
 8003af0:	d501      	bpl.n	8003af6 <__swbuf_r+0x20>
 8003af2:	6923      	ldr	r3, [r4, #16]
 8003af4:	b943      	cbnz	r3, 8003b08 <__swbuf_r+0x32>
 8003af6:	4621      	mov	r1, r4
 8003af8:	4628      	mov	r0, r5
 8003afa:	f000 f82b 	bl	8003b54 <__swsetup_r>
 8003afe:	b118      	cbz	r0, 8003b08 <__swbuf_r+0x32>
 8003b00:	f04f 37ff 	mov.w	r7, #4294967295
 8003b04:	4638      	mov	r0, r7
 8003b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b08:	6823      	ldr	r3, [r4, #0]
 8003b0a:	6922      	ldr	r2, [r4, #16]
 8003b0c:	1a98      	subs	r0, r3, r2
 8003b0e:	6963      	ldr	r3, [r4, #20]
 8003b10:	b2f6      	uxtb	r6, r6
 8003b12:	4283      	cmp	r3, r0
 8003b14:	4637      	mov	r7, r6
 8003b16:	dc05      	bgt.n	8003b24 <__swbuf_r+0x4e>
 8003b18:	4621      	mov	r1, r4
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	f000 fd36 	bl	800458c <_fflush_r>
 8003b20:	2800      	cmp	r0, #0
 8003b22:	d1ed      	bne.n	8003b00 <__swbuf_r+0x2a>
 8003b24:	68a3      	ldr	r3, [r4, #8]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	60a3      	str	r3, [r4, #8]
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	6022      	str	r2, [r4, #0]
 8003b30:	701e      	strb	r6, [r3, #0]
 8003b32:	6962      	ldr	r2, [r4, #20]
 8003b34:	1c43      	adds	r3, r0, #1
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d004      	beq.n	8003b44 <__swbuf_r+0x6e>
 8003b3a:	89a3      	ldrh	r3, [r4, #12]
 8003b3c:	07db      	lsls	r3, r3, #31
 8003b3e:	d5e1      	bpl.n	8003b04 <__swbuf_r+0x2e>
 8003b40:	2e0a      	cmp	r6, #10
 8003b42:	d1df      	bne.n	8003b04 <__swbuf_r+0x2e>
 8003b44:	4621      	mov	r1, r4
 8003b46:	4628      	mov	r0, r5
 8003b48:	f000 fd20 	bl	800458c <_fflush_r>
 8003b4c:	2800      	cmp	r0, #0
 8003b4e:	d0d9      	beq.n	8003b04 <__swbuf_r+0x2e>
 8003b50:	e7d6      	b.n	8003b00 <__swbuf_r+0x2a>
	...

08003b54 <__swsetup_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	4b29      	ldr	r3, [pc, #164]	@ (8003bfc <__swsetup_r+0xa8>)
 8003b58:	4605      	mov	r5, r0
 8003b5a:	6818      	ldr	r0, [r3, #0]
 8003b5c:	460c      	mov	r4, r1
 8003b5e:	b118      	cbz	r0, 8003b68 <__swsetup_r+0x14>
 8003b60:	6a03      	ldr	r3, [r0, #32]
 8003b62:	b90b      	cbnz	r3, 8003b68 <__swsetup_r+0x14>
 8003b64:	f7ff fece 	bl	8003904 <__sinit>
 8003b68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b6c:	0719      	lsls	r1, r3, #28
 8003b6e:	d422      	bmi.n	8003bb6 <__swsetup_r+0x62>
 8003b70:	06da      	lsls	r2, r3, #27
 8003b72:	d407      	bmi.n	8003b84 <__swsetup_r+0x30>
 8003b74:	2209      	movs	r2, #9
 8003b76:	602a      	str	r2, [r5, #0]
 8003b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b7c:	81a3      	strh	r3, [r4, #12]
 8003b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b82:	e033      	b.n	8003bec <__swsetup_r+0x98>
 8003b84:	0758      	lsls	r0, r3, #29
 8003b86:	d512      	bpl.n	8003bae <__swsetup_r+0x5a>
 8003b88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b8a:	b141      	cbz	r1, 8003b9e <__swsetup_r+0x4a>
 8003b8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b90:	4299      	cmp	r1, r3
 8003b92:	d002      	beq.n	8003b9a <__swsetup_r+0x46>
 8003b94:	4628      	mov	r0, r5
 8003b96:	f000 f8af 	bl	8003cf8 <_free_r>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b9e:	89a3      	ldrh	r3, [r4, #12]
 8003ba0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ba4:	81a3      	strh	r3, [r4, #12]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	6063      	str	r3, [r4, #4]
 8003baa:	6923      	ldr	r3, [r4, #16]
 8003bac:	6023      	str	r3, [r4, #0]
 8003bae:	89a3      	ldrh	r3, [r4, #12]
 8003bb0:	f043 0308 	orr.w	r3, r3, #8
 8003bb4:	81a3      	strh	r3, [r4, #12]
 8003bb6:	6923      	ldr	r3, [r4, #16]
 8003bb8:	b94b      	cbnz	r3, 8003bce <__swsetup_r+0x7a>
 8003bba:	89a3      	ldrh	r3, [r4, #12]
 8003bbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bc4:	d003      	beq.n	8003bce <__swsetup_r+0x7a>
 8003bc6:	4621      	mov	r1, r4
 8003bc8:	4628      	mov	r0, r5
 8003bca:	f000 fd2d 	bl	8004628 <__smakebuf_r>
 8003bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bd2:	f013 0201 	ands.w	r2, r3, #1
 8003bd6:	d00a      	beq.n	8003bee <__swsetup_r+0x9a>
 8003bd8:	2200      	movs	r2, #0
 8003bda:	60a2      	str	r2, [r4, #8]
 8003bdc:	6962      	ldr	r2, [r4, #20]
 8003bde:	4252      	negs	r2, r2
 8003be0:	61a2      	str	r2, [r4, #24]
 8003be2:	6922      	ldr	r2, [r4, #16]
 8003be4:	b942      	cbnz	r2, 8003bf8 <__swsetup_r+0xa4>
 8003be6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003bea:	d1c5      	bne.n	8003b78 <__swsetup_r+0x24>
 8003bec:	bd38      	pop	{r3, r4, r5, pc}
 8003bee:	0799      	lsls	r1, r3, #30
 8003bf0:	bf58      	it	pl
 8003bf2:	6962      	ldrpl	r2, [r4, #20]
 8003bf4:	60a2      	str	r2, [r4, #8]
 8003bf6:	e7f4      	b.n	8003be2 <__swsetup_r+0x8e>
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	e7f7      	b.n	8003bec <__swsetup_r+0x98>
 8003bfc:	20000018 	.word	0x20000018

08003c00 <memset>:
 8003c00:	4402      	add	r2, r0
 8003c02:	4603      	mov	r3, r0
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d100      	bne.n	8003c0a <memset+0xa>
 8003c08:	4770      	bx	lr
 8003c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c0e:	e7f9      	b.n	8003c04 <memset+0x4>

08003c10 <_close_r>:
 8003c10:	b538      	push	{r3, r4, r5, lr}
 8003c12:	4d06      	ldr	r5, [pc, #24]	@ (8003c2c <_close_r+0x1c>)
 8003c14:	2300      	movs	r3, #0
 8003c16:	4604      	mov	r4, r0
 8003c18:	4608      	mov	r0, r1
 8003c1a:	602b      	str	r3, [r5, #0]
 8003c1c:	f7fc fed6 	bl	80009cc <_close>
 8003c20:	1c43      	adds	r3, r0, #1
 8003c22:	d102      	bne.n	8003c2a <_close_r+0x1a>
 8003c24:	682b      	ldr	r3, [r5, #0]
 8003c26:	b103      	cbz	r3, 8003c2a <_close_r+0x1a>
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	bd38      	pop	{r3, r4, r5, pc}
 8003c2c:	200005dc 	.word	0x200005dc

08003c30 <_lseek_r>:
 8003c30:	b538      	push	{r3, r4, r5, lr}
 8003c32:	4d07      	ldr	r5, [pc, #28]	@ (8003c50 <_lseek_r+0x20>)
 8003c34:	4604      	mov	r4, r0
 8003c36:	4608      	mov	r0, r1
 8003c38:	4611      	mov	r1, r2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	602a      	str	r2, [r5, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	f7fc feeb 	bl	8000a1a <_lseek>
 8003c44:	1c43      	adds	r3, r0, #1
 8003c46:	d102      	bne.n	8003c4e <_lseek_r+0x1e>
 8003c48:	682b      	ldr	r3, [r5, #0]
 8003c4a:	b103      	cbz	r3, 8003c4e <_lseek_r+0x1e>
 8003c4c:	6023      	str	r3, [r4, #0]
 8003c4e:	bd38      	pop	{r3, r4, r5, pc}
 8003c50:	200005dc 	.word	0x200005dc

08003c54 <_read_r>:
 8003c54:	b538      	push	{r3, r4, r5, lr}
 8003c56:	4d07      	ldr	r5, [pc, #28]	@ (8003c74 <_read_r+0x20>)
 8003c58:	4604      	mov	r4, r0
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	4611      	mov	r1, r2
 8003c5e:	2200      	movs	r2, #0
 8003c60:	602a      	str	r2, [r5, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	f7fc fe95 	bl	8000992 <_read>
 8003c68:	1c43      	adds	r3, r0, #1
 8003c6a:	d102      	bne.n	8003c72 <_read_r+0x1e>
 8003c6c:	682b      	ldr	r3, [r5, #0]
 8003c6e:	b103      	cbz	r3, 8003c72 <_read_r+0x1e>
 8003c70:	6023      	str	r3, [r4, #0]
 8003c72:	bd38      	pop	{r3, r4, r5, pc}
 8003c74:	200005dc 	.word	0x200005dc

08003c78 <_write_r>:
 8003c78:	b538      	push	{r3, r4, r5, lr}
 8003c7a:	4d07      	ldr	r5, [pc, #28]	@ (8003c98 <_write_r+0x20>)
 8003c7c:	4604      	mov	r4, r0
 8003c7e:	4608      	mov	r0, r1
 8003c80:	4611      	mov	r1, r2
 8003c82:	2200      	movs	r2, #0
 8003c84:	602a      	str	r2, [r5, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	f7fc faf2 	bl	8000270 <_write>
 8003c8c:	1c43      	adds	r3, r0, #1
 8003c8e:	d102      	bne.n	8003c96 <_write_r+0x1e>
 8003c90:	682b      	ldr	r3, [r5, #0]
 8003c92:	b103      	cbz	r3, 8003c96 <_write_r+0x1e>
 8003c94:	6023      	str	r3, [r4, #0]
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	200005dc 	.word	0x200005dc

08003c9c <__errno>:
 8003c9c:	4b01      	ldr	r3, [pc, #4]	@ (8003ca4 <__errno+0x8>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000018 	.word	0x20000018

08003ca8 <__libc_init_array>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	4d0d      	ldr	r5, [pc, #52]	@ (8003ce0 <__libc_init_array+0x38>)
 8003cac:	4c0d      	ldr	r4, [pc, #52]	@ (8003ce4 <__libc_init_array+0x3c>)
 8003cae:	1b64      	subs	r4, r4, r5
 8003cb0:	10a4      	asrs	r4, r4, #2
 8003cb2:	2600      	movs	r6, #0
 8003cb4:	42a6      	cmp	r6, r4
 8003cb6:	d109      	bne.n	8003ccc <__libc_init_array+0x24>
 8003cb8:	4d0b      	ldr	r5, [pc, #44]	@ (8003ce8 <__libc_init_array+0x40>)
 8003cba:	4c0c      	ldr	r4, [pc, #48]	@ (8003cec <__libc_init_array+0x44>)
 8003cbc:	f000 fd22 	bl	8004704 <_init>
 8003cc0:	1b64      	subs	r4, r4, r5
 8003cc2:	10a4      	asrs	r4, r4, #2
 8003cc4:	2600      	movs	r6, #0
 8003cc6:	42a6      	cmp	r6, r4
 8003cc8:	d105      	bne.n	8003cd6 <__libc_init_array+0x2e>
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
 8003ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd0:	4798      	blx	r3
 8003cd2:	3601      	adds	r6, #1
 8003cd4:	e7ee      	b.n	8003cb4 <__libc_init_array+0xc>
 8003cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cda:	4798      	blx	r3
 8003cdc:	3601      	adds	r6, #1
 8003cde:	e7f2      	b.n	8003cc6 <__libc_init_array+0x1e>
 8003ce0:	080047cc 	.word	0x080047cc
 8003ce4:	080047cc 	.word	0x080047cc
 8003ce8:	080047cc 	.word	0x080047cc
 8003cec:	080047d0 	.word	0x080047d0

08003cf0 <__retarget_lock_init_recursive>:
 8003cf0:	4770      	bx	lr

08003cf2 <__retarget_lock_acquire_recursive>:
 8003cf2:	4770      	bx	lr

08003cf4 <__retarget_lock_release_recursive>:
 8003cf4:	4770      	bx	lr
	...

08003cf8 <_free_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4605      	mov	r5, r0
 8003cfc:	2900      	cmp	r1, #0
 8003cfe:	d041      	beq.n	8003d84 <_free_r+0x8c>
 8003d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d04:	1f0c      	subs	r4, r1, #4
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bfb8      	it	lt
 8003d0a:	18e4      	addlt	r4, r4, r3
 8003d0c:	f000 f8e0 	bl	8003ed0 <__malloc_lock>
 8003d10:	4a1d      	ldr	r2, [pc, #116]	@ (8003d88 <_free_r+0x90>)
 8003d12:	6813      	ldr	r3, [r2, #0]
 8003d14:	b933      	cbnz	r3, 8003d24 <_free_r+0x2c>
 8003d16:	6063      	str	r3, [r4, #4]
 8003d18:	6014      	str	r4, [r2, #0]
 8003d1a:	4628      	mov	r0, r5
 8003d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d20:	f000 b8dc 	b.w	8003edc <__malloc_unlock>
 8003d24:	42a3      	cmp	r3, r4
 8003d26:	d908      	bls.n	8003d3a <_free_r+0x42>
 8003d28:	6820      	ldr	r0, [r4, #0]
 8003d2a:	1821      	adds	r1, r4, r0
 8003d2c:	428b      	cmp	r3, r1
 8003d2e:	bf01      	itttt	eq
 8003d30:	6819      	ldreq	r1, [r3, #0]
 8003d32:	685b      	ldreq	r3, [r3, #4]
 8003d34:	1809      	addeq	r1, r1, r0
 8003d36:	6021      	streq	r1, [r4, #0]
 8003d38:	e7ed      	b.n	8003d16 <_free_r+0x1e>
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	b10b      	cbz	r3, 8003d44 <_free_r+0x4c>
 8003d40:	42a3      	cmp	r3, r4
 8003d42:	d9fa      	bls.n	8003d3a <_free_r+0x42>
 8003d44:	6811      	ldr	r1, [r2, #0]
 8003d46:	1850      	adds	r0, r2, r1
 8003d48:	42a0      	cmp	r0, r4
 8003d4a:	d10b      	bne.n	8003d64 <_free_r+0x6c>
 8003d4c:	6820      	ldr	r0, [r4, #0]
 8003d4e:	4401      	add	r1, r0
 8003d50:	1850      	adds	r0, r2, r1
 8003d52:	4283      	cmp	r3, r0
 8003d54:	6011      	str	r1, [r2, #0]
 8003d56:	d1e0      	bne.n	8003d1a <_free_r+0x22>
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	6053      	str	r3, [r2, #4]
 8003d5e:	4408      	add	r0, r1
 8003d60:	6010      	str	r0, [r2, #0]
 8003d62:	e7da      	b.n	8003d1a <_free_r+0x22>
 8003d64:	d902      	bls.n	8003d6c <_free_r+0x74>
 8003d66:	230c      	movs	r3, #12
 8003d68:	602b      	str	r3, [r5, #0]
 8003d6a:	e7d6      	b.n	8003d1a <_free_r+0x22>
 8003d6c:	6820      	ldr	r0, [r4, #0]
 8003d6e:	1821      	adds	r1, r4, r0
 8003d70:	428b      	cmp	r3, r1
 8003d72:	bf04      	itt	eq
 8003d74:	6819      	ldreq	r1, [r3, #0]
 8003d76:	685b      	ldreq	r3, [r3, #4]
 8003d78:	6063      	str	r3, [r4, #4]
 8003d7a:	bf04      	itt	eq
 8003d7c:	1809      	addeq	r1, r1, r0
 8003d7e:	6021      	streq	r1, [r4, #0]
 8003d80:	6054      	str	r4, [r2, #4]
 8003d82:	e7ca      	b.n	8003d1a <_free_r+0x22>
 8003d84:	bd38      	pop	{r3, r4, r5, pc}
 8003d86:	bf00      	nop
 8003d88:	200005e8 	.word	0x200005e8

08003d8c <sbrk_aligned>:
 8003d8c:	b570      	push	{r4, r5, r6, lr}
 8003d8e:	4e0f      	ldr	r6, [pc, #60]	@ (8003dcc <sbrk_aligned+0x40>)
 8003d90:	460c      	mov	r4, r1
 8003d92:	6831      	ldr	r1, [r6, #0]
 8003d94:	4605      	mov	r5, r0
 8003d96:	b911      	cbnz	r1, 8003d9e <sbrk_aligned+0x12>
 8003d98:	f000 fca4 	bl	80046e4 <_sbrk_r>
 8003d9c:	6030      	str	r0, [r6, #0]
 8003d9e:	4621      	mov	r1, r4
 8003da0:	4628      	mov	r0, r5
 8003da2:	f000 fc9f 	bl	80046e4 <_sbrk_r>
 8003da6:	1c43      	adds	r3, r0, #1
 8003da8:	d103      	bne.n	8003db2 <sbrk_aligned+0x26>
 8003daa:	f04f 34ff 	mov.w	r4, #4294967295
 8003dae:	4620      	mov	r0, r4
 8003db0:	bd70      	pop	{r4, r5, r6, pc}
 8003db2:	1cc4      	adds	r4, r0, #3
 8003db4:	f024 0403 	bic.w	r4, r4, #3
 8003db8:	42a0      	cmp	r0, r4
 8003dba:	d0f8      	beq.n	8003dae <sbrk_aligned+0x22>
 8003dbc:	1a21      	subs	r1, r4, r0
 8003dbe:	4628      	mov	r0, r5
 8003dc0:	f000 fc90 	bl	80046e4 <_sbrk_r>
 8003dc4:	3001      	adds	r0, #1
 8003dc6:	d1f2      	bne.n	8003dae <sbrk_aligned+0x22>
 8003dc8:	e7ef      	b.n	8003daa <sbrk_aligned+0x1e>
 8003dca:	bf00      	nop
 8003dcc:	200005e4 	.word	0x200005e4

08003dd0 <_malloc_r>:
 8003dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dd4:	1ccd      	adds	r5, r1, #3
 8003dd6:	f025 0503 	bic.w	r5, r5, #3
 8003dda:	3508      	adds	r5, #8
 8003ddc:	2d0c      	cmp	r5, #12
 8003dde:	bf38      	it	cc
 8003de0:	250c      	movcc	r5, #12
 8003de2:	2d00      	cmp	r5, #0
 8003de4:	4606      	mov	r6, r0
 8003de6:	db01      	blt.n	8003dec <_malloc_r+0x1c>
 8003de8:	42a9      	cmp	r1, r5
 8003dea:	d904      	bls.n	8003df6 <_malloc_r+0x26>
 8003dec:	230c      	movs	r3, #12
 8003dee:	6033      	str	r3, [r6, #0]
 8003df0:	2000      	movs	r0, #0
 8003df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003df6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ecc <_malloc_r+0xfc>
 8003dfa:	f000 f869 	bl	8003ed0 <__malloc_lock>
 8003dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8003e02:	461c      	mov	r4, r3
 8003e04:	bb44      	cbnz	r4, 8003e58 <_malloc_r+0x88>
 8003e06:	4629      	mov	r1, r5
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f7ff ffbf 	bl	8003d8c <sbrk_aligned>
 8003e0e:	1c43      	adds	r3, r0, #1
 8003e10:	4604      	mov	r4, r0
 8003e12:	d158      	bne.n	8003ec6 <_malloc_r+0xf6>
 8003e14:	f8d8 4000 	ldr.w	r4, [r8]
 8003e18:	4627      	mov	r7, r4
 8003e1a:	2f00      	cmp	r7, #0
 8003e1c:	d143      	bne.n	8003ea6 <_malloc_r+0xd6>
 8003e1e:	2c00      	cmp	r4, #0
 8003e20:	d04b      	beq.n	8003eba <_malloc_r+0xea>
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	4639      	mov	r1, r7
 8003e26:	4630      	mov	r0, r6
 8003e28:	eb04 0903 	add.w	r9, r4, r3
 8003e2c:	f000 fc5a 	bl	80046e4 <_sbrk_r>
 8003e30:	4581      	cmp	r9, r0
 8003e32:	d142      	bne.n	8003eba <_malloc_r+0xea>
 8003e34:	6821      	ldr	r1, [r4, #0]
 8003e36:	1a6d      	subs	r5, r5, r1
 8003e38:	4629      	mov	r1, r5
 8003e3a:	4630      	mov	r0, r6
 8003e3c:	f7ff ffa6 	bl	8003d8c <sbrk_aligned>
 8003e40:	3001      	adds	r0, #1
 8003e42:	d03a      	beq.n	8003eba <_malloc_r+0xea>
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	442b      	add	r3, r5
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	bb62      	cbnz	r2, 8003eac <_malloc_r+0xdc>
 8003e52:	f8c8 7000 	str.w	r7, [r8]
 8003e56:	e00f      	b.n	8003e78 <_malloc_r+0xa8>
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	1b52      	subs	r2, r2, r5
 8003e5c:	d420      	bmi.n	8003ea0 <_malloc_r+0xd0>
 8003e5e:	2a0b      	cmp	r2, #11
 8003e60:	d917      	bls.n	8003e92 <_malloc_r+0xc2>
 8003e62:	1961      	adds	r1, r4, r5
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	6025      	str	r5, [r4, #0]
 8003e68:	bf18      	it	ne
 8003e6a:	6059      	strne	r1, [r3, #4]
 8003e6c:	6863      	ldr	r3, [r4, #4]
 8003e6e:	bf08      	it	eq
 8003e70:	f8c8 1000 	streq.w	r1, [r8]
 8003e74:	5162      	str	r2, [r4, r5]
 8003e76:	604b      	str	r3, [r1, #4]
 8003e78:	4630      	mov	r0, r6
 8003e7a:	f000 f82f 	bl	8003edc <__malloc_unlock>
 8003e7e:	f104 000b 	add.w	r0, r4, #11
 8003e82:	1d23      	adds	r3, r4, #4
 8003e84:	f020 0007 	bic.w	r0, r0, #7
 8003e88:	1ac2      	subs	r2, r0, r3
 8003e8a:	bf1c      	itt	ne
 8003e8c:	1a1b      	subne	r3, r3, r0
 8003e8e:	50a3      	strne	r3, [r4, r2]
 8003e90:	e7af      	b.n	8003df2 <_malloc_r+0x22>
 8003e92:	6862      	ldr	r2, [r4, #4]
 8003e94:	42a3      	cmp	r3, r4
 8003e96:	bf0c      	ite	eq
 8003e98:	f8c8 2000 	streq.w	r2, [r8]
 8003e9c:	605a      	strne	r2, [r3, #4]
 8003e9e:	e7eb      	b.n	8003e78 <_malloc_r+0xa8>
 8003ea0:	4623      	mov	r3, r4
 8003ea2:	6864      	ldr	r4, [r4, #4]
 8003ea4:	e7ae      	b.n	8003e04 <_malloc_r+0x34>
 8003ea6:	463c      	mov	r4, r7
 8003ea8:	687f      	ldr	r7, [r7, #4]
 8003eaa:	e7b6      	b.n	8003e1a <_malloc_r+0x4a>
 8003eac:	461a      	mov	r2, r3
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	42a3      	cmp	r3, r4
 8003eb2:	d1fb      	bne.n	8003eac <_malloc_r+0xdc>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	6053      	str	r3, [r2, #4]
 8003eb8:	e7de      	b.n	8003e78 <_malloc_r+0xa8>
 8003eba:	230c      	movs	r3, #12
 8003ebc:	6033      	str	r3, [r6, #0]
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	f000 f80c 	bl	8003edc <__malloc_unlock>
 8003ec4:	e794      	b.n	8003df0 <_malloc_r+0x20>
 8003ec6:	6005      	str	r5, [r0, #0]
 8003ec8:	e7d6      	b.n	8003e78 <_malloc_r+0xa8>
 8003eca:	bf00      	nop
 8003ecc:	200005e8 	.word	0x200005e8

08003ed0 <__malloc_lock>:
 8003ed0:	4801      	ldr	r0, [pc, #4]	@ (8003ed8 <__malloc_lock+0x8>)
 8003ed2:	f7ff bf0e 	b.w	8003cf2 <__retarget_lock_acquire_recursive>
 8003ed6:	bf00      	nop
 8003ed8:	200005e0 	.word	0x200005e0

08003edc <__malloc_unlock>:
 8003edc:	4801      	ldr	r0, [pc, #4]	@ (8003ee4 <__malloc_unlock+0x8>)
 8003ede:	f7ff bf09 	b.w	8003cf4 <__retarget_lock_release_recursive>
 8003ee2:	bf00      	nop
 8003ee4:	200005e0 	.word	0x200005e0

08003ee8 <__sfputc_r>:
 8003ee8:	6893      	ldr	r3, [r2, #8]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	b410      	push	{r4}
 8003ef0:	6093      	str	r3, [r2, #8]
 8003ef2:	da08      	bge.n	8003f06 <__sfputc_r+0x1e>
 8003ef4:	6994      	ldr	r4, [r2, #24]
 8003ef6:	42a3      	cmp	r3, r4
 8003ef8:	db01      	blt.n	8003efe <__sfputc_r+0x16>
 8003efa:	290a      	cmp	r1, #10
 8003efc:	d103      	bne.n	8003f06 <__sfputc_r+0x1e>
 8003efe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f02:	f7ff bde8 	b.w	8003ad6 <__swbuf_r>
 8003f06:	6813      	ldr	r3, [r2, #0]
 8003f08:	1c58      	adds	r0, r3, #1
 8003f0a:	6010      	str	r0, [r2, #0]
 8003f0c:	7019      	strb	r1, [r3, #0]
 8003f0e:	4608      	mov	r0, r1
 8003f10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <__sfputs_r>:
 8003f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f18:	4606      	mov	r6, r0
 8003f1a:	460f      	mov	r7, r1
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	18d5      	adds	r5, r2, r3
 8003f20:	42ac      	cmp	r4, r5
 8003f22:	d101      	bne.n	8003f28 <__sfputs_r+0x12>
 8003f24:	2000      	movs	r0, #0
 8003f26:	e007      	b.n	8003f38 <__sfputs_r+0x22>
 8003f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f2c:	463a      	mov	r2, r7
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff ffda 	bl	8003ee8 <__sfputc_r>
 8003f34:	1c43      	adds	r3, r0, #1
 8003f36:	d1f3      	bne.n	8003f20 <__sfputs_r+0xa>
 8003f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f3c <_vfiprintf_r>:
 8003f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f40:	460d      	mov	r5, r1
 8003f42:	b09d      	sub	sp, #116	@ 0x74
 8003f44:	4614      	mov	r4, r2
 8003f46:	4698      	mov	r8, r3
 8003f48:	4606      	mov	r6, r0
 8003f4a:	b118      	cbz	r0, 8003f54 <_vfiprintf_r+0x18>
 8003f4c:	6a03      	ldr	r3, [r0, #32]
 8003f4e:	b90b      	cbnz	r3, 8003f54 <_vfiprintf_r+0x18>
 8003f50:	f7ff fcd8 	bl	8003904 <__sinit>
 8003f54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f56:	07d9      	lsls	r1, r3, #31
 8003f58:	d405      	bmi.n	8003f66 <_vfiprintf_r+0x2a>
 8003f5a:	89ab      	ldrh	r3, [r5, #12]
 8003f5c:	059a      	lsls	r2, r3, #22
 8003f5e:	d402      	bmi.n	8003f66 <_vfiprintf_r+0x2a>
 8003f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f62:	f7ff fec6 	bl	8003cf2 <__retarget_lock_acquire_recursive>
 8003f66:	89ab      	ldrh	r3, [r5, #12]
 8003f68:	071b      	lsls	r3, r3, #28
 8003f6a:	d501      	bpl.n	8003f70 <_vfiprintf_r+0x34>
 8003f6c:	692b      	ldr	r3, [r5, #16]
 8003f6e:	b99b      	cbnz	r3, 8003f98 <_vfiprintf_r+0x5c>
 8003f70:	4629      	mov	r1, r5
 8003f72:	4630      	mov	r0, r6
 8003f74:	f7ff fdee 	bl	8003b54 <__swsetup_r>
 8003f78:	b170      	cbz	r0, 8003f98 <_vfiprintf_r+0x5c>
 8003f7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f7c:	07dc      	lsls	r4, r3, #31
 8003f7e:	d504      	bpl.n	8003f8a <_vfiprintf_r+0x4e>
 8003f80:	f04f 30ff 	mov.w	r0, #4294967295
 8003f84:	b01d      	add	sp, #116	@ 0x74
 8003f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f8a:	89ab      	ldrh	r3, [r5, #12]
 8003f8c:	0598      	lsls	r0, r3, #22
 8003f8e:	d4f7      	bmi.n	8003f80 <_vfiprintf_r+0x44>
 8003f90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f92:	f7ff feaf 	bl	8003cf4 <__retarget_lock_release_recursive>
 8003f96:	e7f3      	b.n	8003f80 <_vfiprintf_r+0x44>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f9c:	2320      	movs	r3, #32
 8003f9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003fa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fa6:	2330      	movs	r3, #48	@ 0x30
 8003fa8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004158 <_vfiprintf_r+0x21c>
 8003fac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fb0:	f04f 0901 	mov.w	r9, #1
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	469a      	mov	sl, r3
 8003fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fbc:	b10a      	cbz	r2, 8003fc2 <_vfiprintf_r+0x86>
 8003fbe:	2a25      	cmp	r2, #37	@ 0x25
 8003fc0:	d1f9      	bne.n	8003fb6 <_vfiprintf_r+0x7a>
 8003fc2:	ebba 0b04 	subs.w	fp, sl, r4
 8003fc6:	d00b      	beq.n	8003fe0 <_vfiprintf_r+0xa4>
 8003fc8:	465b      	mov	r3, fp
 8003fca:	4622      	mov	r2, r4
 8003fcc:	4629      	mov	r1, r5
 8003fce:	4630      	mov	r0, r6
 8003fd0:	f7ff ffa1 	bl	8003f16 <__sfputs_r>
 8003fd4:	3001      	adds	r0, #1
 8003fd6:	f000 80a7 	beq.w	8004128 <_vfiprintf_r+0x1ec>
 8003fda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fdc:	445a      	add	r2, fp
 8003fde:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fe0:	f89a 3000 	ldrb.w	r3, [sl]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 809f 	beq.w	8004128 <_vfiprintf_r+0x1ec>
 8003fea:	2300      	movs	r3, #0
 8003fec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ff4:	f10a 0a01 	add.w	sl, sl, #1
 8003ff8:	9304      	str	r3, [sp, #16]
 8003ffa:	9307      	str	r3, [sp, #28]
 8003ffc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004000:	931a      	str	r3, [sp, #104]	@ 0x68
 8004002:	4654      	mov	r4, sl
 8004004:	2205      	movs	r2, #5
 8004006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800400a:	4853      	ldr	r0, [pc, #332]	@ (8004158 <_vfiprintf_r+0x21c>)
 800400c:	f7fc f8e0 	bl	80001d0 <memchr>
 8004010:	9a04      	ldr	r2, [sp, #16]
 8004012:	b9d8      	cbnz	r0, 800404c <_vfiprintf_r+0x110>
 8004014:	06d1      	lsls	r1, r2, #27
 8004016:	bf44      	itt	mi
 8004018:	2320      	movmi	r3, #32
 800401a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800401e:	0713      	lsls	r3, r2, #28
 8004020:	bf44      	itt	mi
 8004022:	232b      	movmi	r3, #43	@ 0x2b
 8004024:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004028:	f89a 3000 	ldrb.w	r3, [sl]
 800402c:	2b2a      	cmp	r3, #42	@ 0x2a
 800402e:	d015      	beq.n	800405c <_vfiprintf_r+0x120>
 8004030:	9a07      	ldr	r2, [sp, #28]
 8004032:	4654      	mov	r4, sl
 8004034:	2000      	movs	r0, #0
 8004036:	f04f 0c0a 	mov.w	ip, #10
 800403a:	4621      	mov	r1, r4
 800403c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004040:	3b30      	subs	r3, #48	@ 0x30
 8004042:	2b09      	cmp	r3, #9
 8004044:	d94b      	bls.n	80040de <_vfiprintf_r+0x1a2>
 8004046:	b1b0      	cbz	r0, 8004076 <_vfiprintf_r+0x13a>
 8004048:	9207      	str	r2, [sp, #28]
 800404a:	e014      	b.n	8004076 <_vfiprintf_r+0x13a>
 800404c:	eba0 0308 	sub.w	r3, r0, r8
 8004050:	fa09 f303 	lsl.w	r3, r9, r3
 8004054:	4313      	orrs	r3, r2
 8004056:	9304      	str	r3, [sp, #16]
 8004058:	46a2      	mov	sl, r4
 800405a:	e7d2      	b.n	8004002 <_vfiprintf_r+0xc6>
 800405c:	9b03      	ldr	r3, [sp, #12]
 800405e:	1d19      	adds	r1, r3, #4
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	9103      	str	r1, [sp, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	bfbb      	ittet	lt
 8004068:	425b      	neglt	r3, r3
 800406a:	f042 0202 	orrlt.w	r2, r2, #2
 800406e:	9307      	strge	r3, [sp, #28]
 8004070:	9307      	strlt	r3, [sp, #28]
 8004072:	bfb8      	it	lt
 8004074:	9204      	strlt	r2, [sp, #16]
 8004076:	7823      	ldrb	r3, [r4, #0]
 8004078:	2b2e      	cmp	r3, #46	@ 0x2e
 800407a:	d10a      	bne.n	8004092 <_vfiprintf_r+0x156>
 800407c:	7863      	ldrb	r3, [r4, #1]
 800407e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004080:	d132      	bne.n	80040e8 <_vfiprintf_r+0x1ac>
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	1d1a      	adds	r2, r3, #4
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	9203      	str	r2, [sp, #12]
 800408a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800408e:	3402      	adds	r4, #2
 8004090:	9305      	str	r3, [sp, #20]
 8004092:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004168 <_vfiprintf_r+0x22c>
 8004096:	7821      	ldrb	r1, [r4, #0]
 8004098:	2203      	movs	r2, #3
 800409a:	4650      	mov	r0, sl
 800409c:	f7fc f898 	bl	80001d0 <memchr>
 80040a0:	b138      	cbz	r0, 80040b2 <_vfiprintf_r+0x176>
 80040a2:	9b04      	ldr	r3, [sp, #16]
 80040a4:	eba0 000a 	sub.w	r0, r0, sl
 80040a8:	2240      	movs	r2, #64	@ 0x40
 80040aa:	4082      	lsls	r2, r0
 80040ac:	4313      	orrs	r3, r2
 80040ae:	3401      	adds	r4, #1
 80040b0:	9304      	str	r3, [sp, #16]
 80040b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b6:	4829      	ldr	r0, [pc, #164]	@ (800415c <_vfiprintf_r+0x220>)
 80040b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040bc:	2206      	movs	r2, #6
 80040be:	f7fc f887 	bl	80001d0 <memchr>
 80040c2:	2800      	cmp	r0, #0
 80040c4:	d03f      	beq.n	8004146 <_vfiprintf_r+0x20a>
 80040c6:	4b26      	ldr	r3, [pc, #152]	@ (8004160 <_vfiprintf_r+0x224>)
 80040c8:	bb1b      	cbnz	r3, 8004112 <_vfiprintf_r+0x1d6>
 80040ca:	9b03      	ldr	r3, [sp, #12]
 80040cc:	3307      	adds	r3, #7
 80040ce:	f023 0307 	bic.w	r3, r3, #7
 80040d2:	3308      	adds	r3, #8
 80040d4:	9303      	str	r3, [sp, #12]
 80040d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040d8:	443b      	add	r3, r7
 80040da:	9309      	str	r3, [sp, #36]	@ 0x24
 80040dc:	e76a      	b.n	8003fb4 <_vfiprintf_r+0x78>
 80040de:	fb0c 3202 	mla	r2, ip, r2, r3
 80040e2:	460c      	mov	r4, r1
 80040e4:	2001      	movs	r0, #1
 80040e6:	e7a8      	b.n	800403a <_vfiprintf_r+0xfe>
 80040e8:	2300      	movs	r3, #0
 80040ea:	3401      	adds	r4, #1
 80040ec:	9305      	str	r3, [sp, #20]
 80040ee:	4619      	mov	r1, r3
 80040f0:	f04f 0c0a 	mov.w	ip, #10
 80040f4:	4620      	mov	r0, r4
 80040f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040fa:	3a30      	subs	r2, #48	@ 0x30
 80040fc:	2a09      	cmp	r2, #9
 80040fe:	d903      	bls.n	8004108 <_vfiprintf_r+0x1cc>
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0c6      	beq.n	8004092 <_vfiprintf_r+0x156>
 8004104:	9105      	str	r1, [sp, #20]
 8004106:	e7c4      	b.n	8004092 <_vfiprintf_r+0x156>
 8004108:	fb0c 2101 	mla	r1, ip, r1, r2
 800410c:	4604      	mov	r4, r0
 800410e:	2301      	movs	r3, #1
 8004110:	e7f0      	b.n	80040f4 <_vfiprintf_r+0x1b8>
 8004112:	ab03      	add	r3, sp, #12
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	462a      	mov	r2, r5
 8004118:	4b12      	ldr	r3, [pc, #72]	@ (8004164 <_vfiprintf_r+0x228>)
 800411a:	a904      	add	r1, sp, #16
 800411c:	4630      	mov	r0, r6
 800411e:	f3af 8000 	nop.w
 8004122:	4607      	mov	r7, r0
 8004124:	1c78      	adds	r0, r7, #1
 8004126:	d1d6      	bne.n	80040d6 <_vfiprintf_r+0x19a>
 8004128:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800412a:	07d9      	lsls	r1, r3, #31
 800412c:	d405      	bmi.n	800413a <_vfiprintf_r+0x1fe>
 800412e:	89ab      	ldrh	r3, [r5, #12]
 8004130:	059a      	lsls	r2, r3, #22
 8004132:	d402      	bmi.n	800413a <_vfiprintf_r+0x1fe>
 8004134:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004136:	f7ff fddd 	bl	8003cf4 <__retarget_lock_release_recursive>
 800413a:	89ab      	ldrh	r3, [r5, #12]
 800413c:	065b      	lsls	r3, r3, #25
 800413e:	f53f af1f 	bmi.w	8003f80 <_vfiprintf_r+0x44>
 8004142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004144:	e71e      	b.n	8003f84 <_vfiprintf_r+0x48>
 8004146:	ab03      	add	r3, sp, #12
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	462a      	mov	r2, r5
 800414c:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <_vfiprintf_r+0x228>)
 800414e:	a904      	add	r1, sp, #16
 8004150:	4630      	mov	r0, r6
 8004152:	f000 f879 	bl	8004248 <_printf_i>
 8004156:	e7e4      	b.n	8004122 <_vfiprintf_r+0x1e6>
 8004158:	08004790 	.word	0x08004790
 800415c:	0800479a 	.word	0x0800479a
 8004160:	00000000 	.word	0x00000000
 8004164:	08003f17 	.word	0x08003f17
 8004168:	08004796 	.word	0x08004796

0800416c <_printf_common>:
 800416c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004170:	4616      	mov	r6, r2
 8004172:	4698      	mov	r8, r3
 8004174:	688a      	ldr	r2, [r1, #8]
 8004176:	690b      	ldr	r3, [r1, #16]
 8004178:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800417c:	4293      	cmp	r3, r2
 800417e:	bfb8      	it	lt
 8004180:	4613      	movlt	r3, r2
 8004182:	6033      	str	r3, [r6, #0]
 8004184:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004188:	4607      	mov	r7, r0
 800418a:	460c      	mov	r4, r1
 800418c:	b10a      	cbz	r2, 8004192 <_printf_common+0x26>
 800418e:	3301      	adds	r3, #1
 8004190:	6033      	str	r3, [r6, #0]
 8004192:	6823      	ldr	r3, [r4, #0]
 8004194:	0699      	lsls	r1, r3, #26
 8004196:	bf42      	ittt	mi
 8004198:	6833      	ldrmi	r3, [r6, #0]
 800419a:	3302      	addmi	r3, #2
 800419c:	6033      	strmi	r3, [r6, #0]
 800419e:	6825      	ldr	r5, [r4, #0]
 80041a0:	f015 0506 	ands.w	r5, r5, #6
 80041a4:	d106      	bne.n	80041b4 <_printf_common+0x48>
 80041a6:	f104 0a19 	add.w	sl, r4, #25
 80041aa:	68e3      	ldr	r3, [r4, #12]
 80041ac:	6832      	ldr	r2, [r6, #0]
 80041ae:	1a9b      	subs	r3, r3, r2
 80041b0:	42ab      	cmp	r3, r5
 80041b2:	dc26      	bgt.n	8004202 <_printf_common+0x96>
 80041b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041b8:	6822      	ldr	r2, [r4, #0]
 80041ba:	3b00      	subs	r3, #0
 80041bc:	bf18      	it	ne
 80041be:	2301      	movne	r3, #1
 80041c0:	0692      	lsls	r2, r2, #26
 80041c2:	d42b      	bmi.n	800421c <_printf_common+0xb0>
 80041c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041c8:	4641      	mov	r1, r8
 80041ca:	4638      	mov	r0, r7
 80041cc:	47c8      	blx	r9
 80041ce:	3001      	adds	r0, #1
 80041d0:	d01e      	beq.n	8004210 <_printf_common+0xa4>
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	6922      	ldr	r2, [r4, #16]
 80041d6:	f003 0306 	and.w	r3, r3, #6
 80041da:	2b04      	cmp	r3, #4
 80041dc:	bf02      	ittt	eq
 80041de:	68e5      	ldreq	r5, [r4, #12]
 80041e0:	6833      	ldreq	r3, [r6, #0]
 80041e2:	1aed      	subeq	r5, r5, r3
 80041e4:	68a3      	ldr	r3, [r4, #8]
 80041e6:	bf0c      	ite	eq
 80041e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041ec:	2500      	movne	r5, #0
 80041ee:	4293      	cmp	r3, r2
 80041f0:	bfc4      	itt	gt
 80041f2:	1a9b      	subgt	r3, r3, r2
 80041f4:	18ed      	addgt	r5, r5, r3
 80041f6:	2600      	movs	r6, #0
 80041f8:	341a      	adds	r4, #26
 80041fa:	42b5      	cmp	r5, r6
 80041fc:	d11a      	bne.n	8004234 <_printf_common+0xc8>
 80041fe:	2000      	movs	r0, #0
 8004200:	e008      	b.n	8004214 <_printf_common+0xa8>
 8004202:	2301      	movs	r3, #1
 8004204:	4652      	mov	r2, sl
 8004206:	4641      	mov	r1, r8
 8004208:	4638      	mov	r0, r7
 800420a:	47c8      	blx	r9
 800420c:	3001      	adds	r0, #1
 800420e:	d103      	bne.n	8004218 <_printf_common+0xac>
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004218:	3501      	adds	r5, #1
 800421a:	e7c6      	b.n	80041aa <_printf_common+0x3e>
 800421c:	18e1      	adds	r1, r4, r3
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	2030      	movs	r0, #48	@ 0x30
 8004222:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004226:	4422      	add	r2, r4
 8004228:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800422c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004230:	3302      	adds	r3, #2
 8004232:	e7c7      	b.n	80041c4 <_printf_common+0x58>
 8004234:	2301      	movs	r3, #1
 8004236:	4622      	mov	r2, r4
 8004238:	4641      	mov	r1, r8
 800423a:	4638      	mov	r0, r7
 800423c:	47c8      	blx	r9
 800423e:	3001      	adds	r0, #1
 8004240:	d0e6      	beq.n	8004210 <_printf_common+0xa4>
 8004242:	3601      	adds	r6, #1
 8004244:	e7d9      	b.n	80041fa <_printf_common+0x8e>
	...

08004248 <_printf_i>:
 8004248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800424c:	7e0f      	ldrb	r7, [r1, #24]
 800424e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004250:	2f78      	cmp	r7, #120	@ 0x78
 8004252:	4691      	mov	r9, r2
 8004254:	4680      	mov	r8, r0
 8004256:	460c      	mov	r4, r1
 8004258:	469a      	mov	sl, r3
 800425a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800425e:	d807      	bhi.n	8004270 <_printf_i+0x28>
 8004260:	2f62      	cmp	r7, #98	@ 0x62
 8004262:	d80a      	bhi.n	800427a <_printf_i+0x32>
 8004264:	2f00      	cmp	r7, #0
 8004266:	f000 80d1 	beq.w	800440c <_printf_i+0x1c4>
 800426a:	2f58      	cmp	r7, #88	@ 0x58
 800426c:	f000 80b8 	beq.w	80043e0 <_printf_i+0x198>
 8004270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004274:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004278:	e03a      	b.n	80042f0 <_printf_i+0xa8>
 800427a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800427e:	2b15      	cmp	r3, #21
 8004280:	d8f6      	bhi.n	8004270 <_printf_i+0x28>
 8004282:	a101      	add	r1, pc, #4	@ (adr r1, 8004288 <_printf_i+0x40>)
 8004284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004288:	080042e1 	.word	0x080042e1
 800428c:	080042f5 	.word	0x080042f5
 8004290:	08004271 	.word	0x08004271
 8004294:	08004271 	.word	0x08004271
 8004298:	08004271 	.word	0x08004271
 800429c:	08004271 	.word	0x08004271
 80042a0:	080042f5 	.word	0x080042f5
 80042a4:	08004271 	.word	0x08004271
 80042a8:	08004271 	.word	0x08004271
 80042ac:	08004271 	.word	0x08004271
 80042b0:	08004271 	.word	0x08004271
 80042b4:	080043f3 	.word	0x080043f3
 80042b8:	0800431f 	.word	0x0800431f
 80042bc:	080043ad 	.word	0x080043ad
 80042c0:	08004271 	.word	0x08004271
 80042c4:	08004271 	.word	0x08004271
 80042c8:	08004415 	.word	0x08004415
 80042cc:	08004271 	.word	0x08004271
 80042d0:	0800431f 	.word	0x0800431f
 80042d4:	08004271 	.word	0x08004271
 80042d8:	08004271 	.word	0x08004271
 80042dc:	080043b5 	.word	0x080043b5
 80042e0:	6833      	ldr	r3, [r6, #0]
 80042e2:	1d1a      	adds	r2, r3, #4
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6032      	str	r2, [r6, #0]
 80042e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042f0:	2301      	movs	r3, #1
 80042f2:	e09c      	b.n	800442e <_printf_i+0x1e6>
 80042f4:	6833      	ldr	r3, [r6, #0]
 80042f6:	6820      	ldr	r0, [r4, #0]
 80042f8:	1d19      	adds	r1, r3, #4
 80042fa:	6031      	str	r1, [r6, #0]
 80042fc:	0606      	lsls	r6, r0, #24
 80042fe:	d501      	bpl.n	8004304 <_printf_i+0xbc>
 8004300:	681d      	ldr	r5, [r3, #0]
 8004302:	e003      	b.n	800430c <_printf_i+0xc4>
 8004304:	0645      	lsls	r5, r0, #25
 8004306:	d5fb      	bpl.n	8004300 <_printf_i+0xb8>
 8004308:	f9b3 5000 	ldrsh.w	r5, [r3]
 800430c:	2d00      	cmp	r5, #0
 800430e:	da03      	bge.n	8004318 <_printf_i+0xd0>
 8004310:	232d      	movs	r3, #45	@ 0x2d
 8004312:	426d      	negs	r5, r5
 8004314:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004318:	4858      	ldr	r0, [pc, #352]	@ (800447c <_printf_i+0x234>)
 800431a:	230a      	movs	r3, #10
 800431c:	e011      	b.n	8004342 <_printf_i+0xfa>
 800431e:	6821      	ldr	r1, [r4, #0]
 8004320:	6833      	ldr	r3, [r6, #0]
 8004322:	0608      	lsls	r0, r1, #24
 8004324:	f853 5b04 	ldr.w	r5, [r3], #4
 8004328:	d402      	bmi.n	8004330 <_printf_i+0xe8>
 800432a:	0649      	lsls	r1, r1, #25
 800432c:	bf48      	it	mi
 800432e:	b2ad      	uxthmi	r5, r5
 8004330:	2f6f      	cmp	r7, #111	@ 0x6f
 8004332:	4852      	ldr	r0, [pc, #328]	@ (800447c <_printf_i+0x234>)
 8004334:	6033      	str	r3, [r6, #0]
 8004336:	bf14      	ite	ne
 8004338:	230a      	movne	r3, #10
 800433a:	2308      	moveq	r3, #8
 800433c:	2100      	movs	r1, #0
 800433e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004342:	6866      	ldr	r6, [r4, #4]
 8004344:	60a6      	str	r6, [r4, #8]
 8004346:	2e00      	cmp	r6, #0
 8004348:	db05      	blt.n	8004356 <_printf_i+0x10e>
 800434a:	6821      	ldr	r1, [r4, #0]
 800434c:	432e      	orrs	r6, r5
 800434e:	f021 0104 	bic.w	r1, r1, #4
 8004352:	6021      	str	r1, [r4, #0]
 8004354:	d04b      	beq.n	80043ee <_printf_i+0x1a6>
 8004356:	4616      	mov	r6, r2
 8004358:	fbb5 f1f3 	udiv	r1, r5, r3
 800435c:	fb03 5711 	mls	r7, r3, r1, r5
 8004360:	5dc7      	ldrb	r7, [r0, r7]
 8004362:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004366:	462f      	mov	r7, r5
 8004368:	42bb      	cmp	r3, r7
 800436a:	460d      	mov	r5, r1
 800436c:	d9f4      	bls.n	8004358 <_printf_i+0x110>
 800436e:	2b08      	cmp	r3, #8
 8004370:	d10b      	bne.n	800438a <_printf_i+0x142>
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	07df      	lsls	r7, r3, #31
 8004376:	d508      	bpl.n	800438a <_printf_i+0x142>
 8004378:	6923      	ldr	r3, [r4, #16]
 800437a:	6861      	ldr	r1, [r4, #4]
 800437c:	4299      	cmp	r1, r3
 800437e:	bfde      	ittt	le
 8004380:	2330      	movle	r3, #48	@ 0x30
 8004382:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004386:	f106 36ff 	addle.w	r6, r6, #4294967295
 800438a:	1b92      	subs	r2, r2, r6
 800438c:	6122      	str	r2, [r4, #16]
 800438e:	f8cd a000 	str.w	sl, [sp]
 8004392:	464b      	mov	r3, r9
 8004394:	aa03      	add	r2, sp, #12
 8004396:	4621      	mov	r1, r4
 8004398:	4640      	mov	r0, r8
 800439a:	f7ff fee7 	bl	800416c <_printf_common>
 800439e:	3001      	adds	r0, #1
 80043a0:	d14a      	bne.n	8004438 <_printf_i+0x1f0>
 80043a2:	f04f 30ff 	mov.w	r0, #4294967295
 80043a6:	b004      	add	sp, #16
 80043a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	f043 0320 	orr.w	r3, r3, #32
 80043b2:	6023      	str	r3, [r4, #0]
 80043b4:	4832      	ldr	r0, [pc, #200]	@ (8004480 <_printf_i+0x238>)
 80043b6:	2778      	movs	r7, #120	@ 0x78
 80043b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	6831      	ldr	r1, [r6, #0]
 80043c0:	061f      	lsls	r7, r3, #24
 80043c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80043c6:	d402      	bmi.n	80043ce <_printf_i+0x186>
 80043c8:	065f      	lsls	r7, r3, #25
 80043ca:	bf48      	it	mi
 80043cc:	b2ad      	uxthmi	r5, r5
 80043ce:	6031      	str	r1, [r6, #0]
 80043d0:	07d9      	lsls	r1, r3, #31
 80043d2:	bf44      	itt	mi
 80043d4:	f043 0320 	orrmi.w	r3, r3, #32
 80043d8:	6023      	strmi	r3, [r4, #0]
 80043da:	b11d      	cbz	r5, 80043e4 <_printf_i+0x19c>
 80043dc:	2310      	movs	r3, #16
 80043de:	e7ad      	b.n	800433c <_printf_i+0xf4>
 80043e0:	4826      	ldr	r0, [pc, #152]	@ (800447c <_printf_i+0x234>)
 80043e2:	e7e9      	b.n	80043b8 <_printf_i+0x170>
 80043e4:	6823      	ldr	r3, [r4, #0]
 80043e6:	f023 0320 	bic.w	r3, r3, #32
 80043ea:	6023      	str	r3, [r4, #0]
 80043ec:	e7f6      	b.n	80043dc <_printf_i+0x194>
 80043ee:	4616      	mov	r6, r2
 80043f0:	e7bd      	b.n	800436e <_printf_i+0x126>
 80043f2:	6833      	ldr	r3, [r6, #0]
 80043f4:	6825      	ldr	r5, [r4, #0]
 80043f6:	6961      	ldr	r1, [r4, #20]
 80043f8:	1d18      	adds	r0, r3, #4
 80043fa:	6030      	str	r0, [r6, #0]
 80043fc:	062e      	lsls	r6, r5, #24
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	d501      	bpl.n	8004406 <_printf_i+0x1be>
 8004402:	6019      	str	r1, [r3, #0]
 8004404:	e002      	b.n	800440c <_printf_i+0x1c4>
 8004406:	0668      	lsls	r0, r5, #25
 8004408:	d5fb      	bpl.n	8004402 <_printf_i+0x1ba>
 800440a:	8019      	strh	r1, [r3, #0]
 800440c:	2300      	movs	r3, #0
 800440e:	6123      	str	r3, [r4, #16]
 8004410:	4616      	mov	r6, r2
 8004412:	e7bc      	b.n	800438e <_printf_i+0x146>
 8004414:	6833      	ldr	r3, [r6, #0]
 8004416:	1d1a      	adds	r2, r3, #4
 8004418:	6032      	str	r2, [r6, #0]
 800441a:	681e      	ldr	r6, [r3, #0]
 800441c:	6862      	ldr	r2, [r4, #4]
 800441e:	2100      	movs	r1, #0
 8004420:	4630      	mov	r0, r6
 8004422:	f7fb fed5 	bl	80001d0 <memchr>
 8004426:	b108      	cbz	r0, 800442c <_printf_i+0x1e4>
 8004428:	1b80      	subs	r0, r0, r6
 800442a:	6060      	str	r0, [r4, #4]
 800442c:	6863      	ldr	r3, [r4, #4]
 800442e:	6123      	str	r3, [r4, #16]
 8004430:	2300      	movs	r3, #0
 8004432:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004436:	e7aa      	b.n	800438e <_printf_i+0x146>
 8004438:	6923      	ldr	r3, [r4, #16]
 800443a:	4632      	mov	r2, r6
 800443c:	4649      	mov	r1, r9
 800443e:	4640      	mov	r0, r8
 8004440:	47d0      	blx	sl
 8004442:	3001      	adds	r0, #1
 8004444:	d0ad      	beq.n	80043a2 <_printf_i+0x15a>
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	079b      	lsls	r3, r3, #30
 800444a:	d413      	bmi.n	8004474 <_printf_i+0x22c>
 800444c:	68e0      	ldr	r0, [r4, #12]
 800444e:	9b03      	ldr	r3, [sp, #12]
 8004450:	4298      	cmp	r0, r3
 8004452:	bfb8      	it	lt
 8004454:	4618      	movlt	r0, r3
 8004456:	e7a6      	b.n	80043a6 <_printf_i+0x15e>
 8004458:	2301      	movs	r3, #1
 800445a:	4632      	mov	r2, r6
 800445c:	4649      	mov	r1, r9
 800445e:	4640      	mov	r0, r8
 8004460:	47d0      	blx	sl
 8004462:	3001      	adds	r0, #1
 8004464:	d09d      	beq.n	80043a2 <_printf_i+0x15a>
 8004466:	3501      	adds	r5, #1
 8004468:	68e3      	ldr	r3, [r4, #12]
 800446a:	9903      	ldr	r1, [sp, #12]
 800446c:	1a5b      	subs	r3, r3, r1
 800446e:	42ab      	cmp	r3, r5
 8004470:	dcf2      	bgt.n	8004458 <_printf_i+0x210>
 8004472:	e7eb      	b.n	800444c <_printf_i+0x204>
 8004474:	2500      	movs	r5, #0
 8004476:	f104 0619 	add.w	r6, r4, #25
 800447a:	e7f5      	b.n	8004468 <_printf_i+0x220>
 800447c:	080047a1 	.word	0x080047a1
 8004480:	080047b2 	.word	0x080047b2

08004484 <__sflush_r>:
 8004484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800448c:	0716      	lsls	r6, r2, #28
 800448e:	4605      	mov	r5, r0
 8004490:	460c      	mov	r4, r1
 8004492:	d454      	bmi.n	800453e <__sflush_r+0xba>
 8004494:	684b      	ldr	r3, [r1, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	dc02      	bgt.n	80044a0 <__sflush_r+0x1c>
 800449a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800449c:	2b00      	cmp	r3, #0
 800449e:	dd48      	ble.n	8004532 <__sflush_r+0xae>
 80044a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044a2:	2e00      	cmp	r6, #0
 80044a4:	d045      	beq.n	8004532 <__sflush_r+0xae>
 80044a6:	2300      	movs	r3, #0
 80044a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80044ac:	682f      	ldr	r7, [r5, #0]
 80044ae:	6a21      	ldr	r1, [r4, #32]
 80044b0:	602b      	str	r3, [r5, #0]
 80044b2:	d030      	beq.n	8004516 <__sflush_r+0x92>
 80044b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044b6:	89a3      	ldrh	r3, [r4, #12]
 80044b8:	0759      	lsls	r1, r3, #29
 80044ba:	d505      	bpl.n	80044c8 <__sflush_r+0x44>
 80044bc:	6863      	ldr	r3, [r4, #4]
 80044be:	1ad2      	subs	r2, r2, r3
 80044c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80044c2:	b10b      	cbz	r3, 80044c8 <__sflush_r+0x44>
 80044c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80044c6:	1ad2      	subs	r2, r2, r3
 80044c8:	2300      	movs	r3, #0
 80044ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044cc:	6a21      	ldr	r1, [r4, #32]
 80044ce:	4628      	mov	r0, r5
 80044d0:	47b0      	blx	r6
 80044d2:	1c43      	adds	r3, r0, #1
 80044d4:	89a3      	ldrh	r3, [r4, #12]
 80044d6:	d106      	bne.n	80044e6 <__sflush_r+0x62>
 80044d8:	6829      	ldr	r1, [r5, #0]
 80044da:	291d      	cmp	r1, #29
 80044dc:	d82b      	bhi.n	8004536 <__sflush_r+0xb2>
 80044de:	4a2a      	ldr	r2, [pc, #168]	@ (8004588 <__sflush_r+0x104>)
 80044e0:	40ca      	lsrs	r2, r1
 80044e2:	07d6      	lsls	r6, r2, #31
 80044e4:	d527      	bpl.n	8004536 <__sflush_r+0xb2>
 80044e6:	2200      	movs	r2, #0
 80044e8:	6062      	str	r2, [r4, #4]
 80044ea:	04d9      	lsls	r1, r3, #19
 80044ec:	6922      	ldr	r2, [r4, #16]
 80044ee:	6022      	str	r2, [r4, #0]
 80044f0:	d504      	bpl.n	80044fc <__sflush_r+0x78>
 80044f2:	1c42      	adds	r2, r0, #1
 80044f4:	d101      	bne.n	80044fa <__sflush_r+0x76>
 80044f6:	682b      	ldr	r3, [r5, #0]
 80044f8:	b903      	cbnz	r3, 80044fc <__sflush_r+0x78>
 80044fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80044fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044fe:	602f      	str	r7, [r5, #0]
 8004500:	b1b9      	cbz	r1, 8004532 <__sflush_r+0xae>
 8004502:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004506:	4299      	cmp	r1, r3
 8004508:	d002      	beq.n	8004510 <__sflush_r+0x8c>
 800450a:	4628      	mov	r0, r5
 800450c:	f7ff fbf4 	bl	8003cf8 <_free_r>
 8004510:	2300      	movs	r3, #0
 8004512:	6363      	str	r3, [r4, #52]	@ 0x34
 8004514:	e00d      	b.n	8004532 <__sflush_r+0xae>
 8004516:	2301      	movs	r3, #1
 8004518:	4628      	mov	r0, r5
 800451a:	47b0      	blx	r6
 800451c:	4602      	mov	r2, r0
 800451e:	1c50      	adds	r0, r2, #1
 8004520:	d1c9      	bne.n	80044b6 <__sflush_r+0x32>
 8004522:	682b      	ldr	r3, [r5, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d0c6      	beq.n	80044b6 <__sflush_r+0x32>
 8004528:	2b1d      	cmp	r3, #29
 800452a:	d001      	beq.n	8004530 <__sflush_r+0xac>
 800452c:	2b16      	cmp	r3, #22
 800452e:	d11e      	bne.n	800456e <__sflush_r+0xea>
 8004530:	602f      	str	r7, [r5, #0]
 8004532:	2000      	movs	r0, #0
 8004534:	e022      	b.n	800457c <__sflush_r+0xf8>
 8004536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800453a:	b21b      	sxth	r3, r3
 800453c:	e01b      	b.n	8004576 <__sflush_r+0xf2>
 800453e:	690f      	ldr	r7, [r1, #16]
 8004540:	2f00      	cmp	r7, #0
 8004542:	d0f6      	beq.n	8004532 <__sflush_r+0xae>
 8004544:	0793      	lsls	r3, r2, #30
 8004546:	680e      	ldr	r6, [r1, #0]
 8004548:	bf08      	it	eq
 800454a:	694b      	ldreq	r3, [r1, #20]
 800454c:	600f      	str	r7, [r1, #0]
 800454e:	bf18      	it	ne
 8004550:	2300      	movne	r3, #0
 8004552:	eba6 0807 	sub.w	r8, r6, r7
 8004556:	608b      	str	r3, [r1, #8]
 8004558:	f1b8 0f00 	cmp.w	r8, #0
 800455c:	dde9      	ble.n	8004532 <__sflush_r+0xae>
 800455e:	6a21      	ldr	r1, [r4, #32]
 8004560:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004562:	4643      	mov	r3, r8
 8004564:	463a      	mov	r2, r7
 8004566:	4628      	mov	r0, r5
 8004568:	47b0      	blx	r6
 800456a:	2800      	cmp	r0, #0
 800456c:	dc08      	bgt.n	8004580 <__sflush_r+0xfc>
 800456e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004576:	81a3      	strh	r3, [r4, #12]
 8004578:	f04f 30ff 	mov.w	r0, #4294967295
 800457c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004580:	4407      	add	r7, r0
 8004582:	eba8 0800 	sub.w	r8, r8, r0
 8004586:	e7e7      	b.n	8004558 <__sflush_r+0xd4>
 8004588:	20400001 	.word	0x20400001

0800458c <_fflush_r>:
 800458c:	b538      	push	{r3, r4, r5, lr}
 800458e:	690b      	ldr	r3, [r1, #16]
 8004590:	4605      	mov	r5, r0
 8004592:	460c      	mov	r4, r1
 8004594:	b913      	cbnz	r3, 800459c <_fflush_r+0x10>
 8004596:	2500      	movs	r5, #0
 8004598:	4628      	mov	r0, r5
 800459a:	bd38      	pop	{r3, r4, r5, pc}
 800459c:	b118      	cbz	r0, 80045a6 <_fflush_r+0x1a>
 800459e:	6a03      	ldr	r3, [r0, #32]
 80045a0:	b90b      	cbnz	r3, 80045a6 <_fflush_r+0x1a>
 80045a2:	f7ff f9af 	bl	8003904 <__sinit>
 80045a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d0f3      	beq.n	8004596 <_fflush_r+0xa>
 80045ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80045b0:	07d0      	lsls	r0, r2, #31
 80045b2:	d404      	bmi.n	80045be <_fflush_r+0x32>
 80045b4:	0599      	lsls	r1, r3, #22
 80045b6:	d402      	bmi.n	80045be <_fflush_r+0x32>
 80045b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045ba:	f7ff fb9a 	bl	8003cf2 <__retarget_lock_acquire_recursive>
 80045be:	4628      	mov	r0, r5
 80045c0:	4621      	mov	r1, r4
 80045c2:	f7ff ff5f 	bl	8004484 <__sflush_r>
 80045c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045c8:	07da      	lsls	r2, r3, #31
 80045ca:	4605      	mov	r5, r0
 80045cc:	d4e4      	bmi.n	8004598 <_fflush_r+0xc>
 80045ce:	89a3      	ldrh	r3, [r4, #12]
 80045d0:	059b      	lsls	r3, r3, #22
 80045d2:	d4e1      	bmi.n	8004598 <_fflush_r+0xc>
 80045d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045d6:	f7ff fb8d 	bl	8003cf4 <__retarget_lock_release_recursive>
 80045da:	e7dd      	b.n	8004598 <_fflush_r+0xc>

080045dc <__swhatbuf_r>:
 80045dc:	b570      	push	{r4, r5, r6, lr}
 80045de:	460c      	mov	r4, r1
 80045e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045e4:	2900      	cmp	r1, #0
 80045e6:	b096      	sub	sp, #88	@ 0x58
 80045e8:	4615      	mov	r5, r2
 80045ea:	461e      	mov	r6, r3
 80045ec:	da0d      	bge.n	800460a <__swhatbuf_r+0x2e>
 80045ee:	89a3      	ldrh	r3, [r4, #12]
 80045f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80045f4:	f04f 0100 	mov.w	r1, #0
 80045f8:	bf14      	ite	ne
 80045fa:	2340      	movne	r3, #64	@ 0x40
 80045fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004600:	2000      	movs	r0, #0
 8004602:	6031      	str	r1, [r6, #0]
 8004604:	602b      	str	r3, [r5, #0]
 8004606:	b016      	add	sp, #88	@ 0x58
 8004608:	bd70      	pop	{r4, r5, r6, pc}
 800460a:	466a      	mov	r2, sp
 800460c:	f000 f848 	bl	80046a0 <_fstat_r>
 8004610:	2800      	cmp	r0, #0
 8004612:	dbec      	blt.n	80045ee <__swhatbuf_r+0x12>
 8004614:	9901      	ldr	r1, [sp, #4]
 8004616:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800461a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800461e:	4259      	negs	r1, r3
 8004620:	4159      	adcs	r1, r3
 8004622:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004626:	e7eb      	b.n	8004600 <__swhatbuf_r+0x24>

08004628 <__smakebuf_r>:
 8004628:	898b      	ldrh	r3, [r1, #12]
 800462a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800462c:	079d      	lsls	r5, r3, #30
 800462e:	4606      	mov	r6, r0
 8004630:	460c      	mov	r4, r1
 8004632:	d507      	bpl.n	8004644 <__smakebuf_r+0x1c>
 8004634:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	6123      	str	r3, [r4, #16]
 800463c:	2301      	movs	r3, #1
 800463e:	6163      	str	r3, [r4, #20]
 8004640:	b003      	add	sp, #12
 8004642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004644:	ab01      	add	r3, sp, #4
 8004646:	466a      	mov	r2, sp
 8004648:	f7ff ffc8 	bl	80045dc <__swhatbuf_r>
 800464c:	9f00      	ldr	r7, [sp, #0]
 800464e:	4605      	mov	r5, r0
 8004650:	4639      	mov	r1, r7
 8004652:	4630      	mov	r0, r6
 8004654:	f7ff fbbc 	bl	8003dd0 <_malloc_r>
 8004658:	b948      	cbnz	r0, 800466e <__smakebuf_r+0x46>
 800465a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800465e:	059a      	lsls	r2, r3, #22
 8004660:	d4ee      	bmi.n	8004640 <__smakebuf_r+0x18>
 8004662:	f023 0303 	bic.w	r3, r3, #3
 8004666:	f043 0302 	orr.w	r3, r3, #2
 800466a:	81a3      	strh	r3, [r4, #12]
 800466c:	e7e2      	b.n	8004634 <__smakebuf_r+0xc>
 800466e:	89a3      	ldrh	r3, [r4, #12]
 8004670:	6020      	str	r0, [r4, #0]
 8004672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004676:	81a3      	strh	r3, [r4, #12]
 8004678:	9b01      	ldr	r3, [sp, #4]
 800467a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800467e:	b15b      	cbz	r3, 8004698 <__smakebuf_r+0x70>
 8004680:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004684:	4630      	mov	r0, r6
 8004686:	f000 f81d 	bl	80046c4 <_isatty_r>
 800468a:	b128      	cbz	r0, 8004698 <__smakebuf_r+0x70>
 800468c:	89a3      	ldrh	r3, [r4, #12]
 800468e:	f023 0303 	bic.w	r3, r3, #3
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	81a3      	strh	r3, [r4, #12]
 8004698:	89a3      	ldrh	r3, [r4, #12]
 800469a:	431d      	orrs	r5, r3
 800469c:	81a5      	strh	r5, [r4, #12]
 800469e:	e7cf      	b.n	8004640 <__smakebuf_r+0x18>

080046a0 <_fstat_r>:
 80046a0:	b538      	push	{r3, r4, r5, lr}
 80046a2:	4d07      	ldr	r5, [pc, #28]	@ (80046c0 <_fstat_r+0x20>)
 80046a4:	2300      	movs	r3, #0
 80046a6:	4604      	mov	r4, r0
 80046a8:	4608      	mov	r0, r1
 80046aa:	4611      	mov	r1, r2
 80046ac:	602b      	str	r3, [r5, #0]
 80046ae:	f7fc f999 	bl	80009e4 <_fstat>
 80046b2:	1c43      	adds	r3, r0, #1
 80046b4:	d102      	bne.n	80046bc <_fstat_r+0x1c>
 80046b6:	682b      	ldr	r3, [r5, #0]
 80046b8:	b103      	cbz	r3, 80046bc <_fstat_r+0x1c>
 80046ba:	6023      	str	r3, [r4, #0]
 80046bc:	bd38      	pop	{r3, r4, r5, pc}
 80046be:	bf00      	nop
 80046c0:	200005dc 	.word	0x200005dc

080046c4 <_isatty_r>:
 80046c4:	b538      	push	{r3, r4, r5, lr}
 80046c6:	4d06      	ldr	r5, [pc, #24]	@ (80046e0 <_isatty_r+0x1c>)
 80046c8:	2300      	movs	r3, #0
 80046ca:	4604      	mov	r4, r0
 80046cc:	4608      	mov	r0, r1
 80046ce:	602b      	str	r3, [r5, #0]
 80046d0:	f7fc f998 	bl	8000a04 <_isatty>
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d102      	bne.n	80046de <_isatty_r+0x1a>
 80046d8:	682b      	ldr	r3, [r5, #0]
 80046da:	b103      	cbz	r3, 80046de <_isatty_r+0x1a>
 80046dc:	6023      	str	r3, [r4, #0]
 80046de:	bd38      	pop	{r3, r4, r5, pc}
 80046e0:	200005dc 	.word	0x200005dc

080046e4 <_sbrk_r>:
 80046e4:	b538      	push	{r3, r4, r5, lr}
 80046e6:	4d06      	ldr	r5, [pc, #24]	@ (8004700 <_sbrk_r+0x1c>)
 80046e8:	2300      	movs	r3, #0
 80046ea:	4604      	mov	r4, r0
 80046ec:	4608      	mov	r0, r1
 80046ee:	602b      	str	r3, [r5, #0]
 80046f0:	f7fc f9a0 	bl	8000a34 <_sbrk>
 80046f4:	1c43      	adds	r3, r0, #1
 80046f6:	d102      	bne.n	80046fe <_sbrk_r+0x1a>
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	b103      	cbz	r3, 80046fe <_sbrk_r+0x1a>
 80046fc:	6023      	str	r3, [r4, #0]
 80046fe:	bd38      	pop	{r3, r4, r5, pc}
 8004700:	200005dc 	.word	0x200005dc

08004704 <_init>:
 8004704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004706:	bf00      	nop
 8004708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800470a:	bc08      	pop	{r3}
 800470c:	469e      	mov	lr, r3
 800470e:	4770      	bx	lr

08004710 <_fini>:
 8004710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004712:	bf00      	nop
 8004714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004716:	bc08      	pop	{r3}
 8004718:	469e      	mov	lr, r3
 800471a:	4770      	bx	lr
