#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-339-g28987277a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56508a9eae10 .scope module, "controller_tb" "controller_tb" 2 5;
 .timescale -9 -12;
v0x56508aa512b0_0 .net "bist_end", 0 0, v0x56508aa505b0_0;  1 drivers
v0x56508aa513a0_0 .var "clk", 0 0;
v0x56508aa51440_0 .net "out", 0 0, v0x56508aa50d10_0;  1 drivers
v0x56508aa51540_0 .var "reset", 0 0;
v0x56508aa51610_0 .net "running", 0 0, v0x56508aa50f90_0;  1 drivers
v0x56508aa516b0_0 .var "start", 0 0;
S_0x56508a9eafa0 .scope module, "controller" "controller" 2 10, 3 13 0, S_0x56508a9eae10;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "bist_end";
    .port_info 5 /OUTPUT 1 "running";
P_0x56508aa2a560 .param/l "COMPLETED" 1 3 26, C4<011>;
P_0x56508aa2a5a0 .param/l "IDLE" 1 3 26, C4<000>;
P_0x56508aa2a5e0 .param/l "M_MAX" 1 3 30, C4<1001>;
P_0x56508aa2a620 .param/l "N_MAX" 1 3 29, C4<1000>;
P_0x56508aa2a660 .param/l "RUN_H" 1 3 26, C4<001>;
P_0x56508aa2a6a0 .param/l "RUN_L" 1 3 26, C4<010>;
v0x56508aa505b0_0 .var "bist_end", 0 0;
v0x56508aa50690_0 .net "clk", 0 0, v0x56508aa513a0_0;  1 drivers
v0x56508aa507a0_0 .net "m", 3 0, v0x56508aa15830_0;  1 drivers
v0x56508aa50840_0 .var "m_en", 0 0;
v0x56508aa50910_0 .var "m_rst", 0 0;
v0x56508aa50a00_0 .net "n", 3 0, v0x56508aa502b0_0;  1 drivers
v0x56508aa50ad0_0 .var "n_en", 0 0;
v0x56508aa50ba0_0 .var "n_rst", 0 0;
v0x56508aa50c70_0 .var "n_state", 2 0;
v0x56508aa50d10_0 .var "out", 0 0;
v0x56508aa50db0_0 .var "p_start", 0 0;
v0x56508aa50e50_0 .var "pos_start", 0 0;
v0x56508aa50ef0_0 .net "reset", 0 0, v0x56508aa51540_0;  1 drivers
v0x56508aa50f90_0 .var "running", 0 0;
v0x56508aa51050_0 .net "start", 0 0, v0x56508aa516b0_0;  1 drivers
v0x56508aa51110_0 .var "state", 2 0;
E_0x56508aa2bd80/0 .event anyedge, v0x56508aa50db0_0, v0x56508aa51050_0, v0x56508aa51110_0, v0x56508aa50e50_0;
E_0x56508aa2bd80/1 .event anyedge, v0x56508aa502b0_0, v0x56508aa15830_0;
E_0x56508aa2bd80 .event/or E_0x56508aa2bd80/0, E_0x56508aa2bd80/1;
S_0x56508aa1c5e0 .scope module, "m_counter" "counter_4b" 3 159, 4 3 0, S_0x56508a9eafa0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x56508aa15520_0 .net "clk", 0 0, v0x56508aa513a0_0;  alias, 1 drivers
v0x56508aa15830_0 .var "count", 3 0;
v0x56508aa14150_0 .net "enable", 0 0, v0x56508aa50840_0;  1 drivers
v0x56508aa4fed0_0 .net "reset", 0 0, v0x56508aa50910_0;  1 drivers
E_0x56508aa36f10 .event posedge, v0x56508aa15520_0;
S_0x56508aa50010 .scope module, "n_counter" "counter_4b" 3 153, 4 3 0, S_0x56508a9eafa0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x56508aa50210_0 .net "clk", 0 0, v0x56508aa513a0_0;  alias, 1 drivers
v0x56508aa502b0_0 .var "count", 3 0;
v0x56508aa50370_0 .net "enable", 0 0, v0x56508aa50ad0_0;  1 drivers
v0x56508aa50440_0 .net "reset", 0 0, v0x56508aa50ba0_0;  1 drivers
    .scope S_0x56508aa50010;
T_0 ;
    %wait E_0x56508aa36f10;
    %load/vec4 v0x56508aa50440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56508aa502b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56508aa50370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x56508aa502b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56508aa502b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56508aa1c5e0;
T_1 ;
    %wait E_0x56508aa36f10;
    %load/vec4 v0x56508aa4fed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56508aa15830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56508aa14150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56508aa15830_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56508aa15830_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56508a9eafa0;
T_2 ;
    %wait E_0x56508aa36f10;
    %load/vec4 v0x56508aa50ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56508aa51110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56508aa50c70_0;
    %assign/vec4 v0x56508aa51110_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56508a9eafa0;
T_3 ;
    %wait E_0x56508aa36f10;
    %load/vec4 v0x56508aa51050_0;
    %assign/vec4 v0x56508aa50db0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56508a9eafa0;
T_4 ;
    %wait E_0x56508aa2bd80;
    %load/vec4 v0x56508aa50db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x56508aa51050_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56508aa50e50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56508aa50e50_0, 0;
T_4.1 ;
    %load/vec4 v0x56508aa51110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa505b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50ba0_0, 0, 1;
    %load/vec4 v0x56508aa50e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x56508aa51110_0;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
T_4.10 ;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa505b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50910_0, 0, 1;
    %load/vec4 v0x56508aa50a00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.13, 4;
    %load/vec4 v0x56508aa507a0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x56508aa50a00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x56508aa51110_0;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
T_4.15 ;
T_4.12 ;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa505b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50910_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa505b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa50ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa50ad0_0, 0, 1;
    %load/vec4 v0x56508aa50e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x56508aa51110_0;
    %store/vec4 v0x56508aa50c70_0, 0, 3;
T_4.17 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56508a9eae10;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56508a9eae10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa513a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x56508a9eae10;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x56508aa513a0_0;
    %nor/r;
    %store/vec4 v0x56508aa513a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56508a9eae10;
T_7 ;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa516b0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56508aa51540_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
    "counter_4b.v";
