
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000487                       # Number of seconds simulated
sim_ticks                                   486969543                       # Number of ticks simulated
final_tick                                  486969543                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199120                       # Simulator instruction rate (inst/s)
host_op_rate                                   304723                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12234085                       # Simulator tick rate (ticks/s)
host_mem_usage                               33896536                       # Number of bytes of host memory used
host_seconds                                    39.80                       # Real time elapsed on the host
sim_insts                                     7925824                       # Number of instructions simulated
sim_ops                                      12129282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          84672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         217344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          84672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         217088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          85760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         216448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          85888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         216448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1208320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        84672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        84672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        85760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        340992                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            3382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            3382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18880                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         173875351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         446319494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         173875351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         445793794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         176109577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         444479543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         176372427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         444479543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2481305078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    173875351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    173875351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    176109577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    176372427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        700232704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        173875351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        446319494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        173875351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        445793794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        176109577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        444479543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        176372427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        444479543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2481305078                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 234617                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           234617                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            14491                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              203371                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   7230                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1412                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         203371                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            113528                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           89843                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         6707                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     941042                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     134148                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         1003                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           84                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     267810                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  147                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1462372                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            317396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2451155                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     234617                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            120758                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1014342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  29168                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   267810                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 4390                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1346454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.895001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.551672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  761128     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   19015      1.41%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   21205      1.57%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   24086      1.79%     61.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   26002      1.93%     63.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   33711      2.50%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   73505      5.46%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   51706      3.84%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  336096     24.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1346454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.160436                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.676150                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  183815                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               640170                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   421287                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                86598                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 14584                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               3751906                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 14584                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  232023                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 245682                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10111                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   457065                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               386989                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               3681849                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 2408                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 19626                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                295685                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 43960                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands            4978690                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              8802442                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         5736143                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           347562                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              4171798                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  806851                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               392                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           375                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   495781                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              968404                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             143079                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           115143                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           37456                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   3557011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                503                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  3385425                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             8143                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         532580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       733498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           266                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1346454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.514327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.432329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             504470     37.47%     37.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              86758      6.44%     43.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             116730      8.67%     52.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             124384      9.24%     61.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             175540     13.04%     74.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             149897     11.13%     85.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             104215      7.74%     93.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              60560      4.50%     98.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23900      1.78%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1346454                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20187     60.48%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3223      9.66%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     70.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  8720     26.12%     96.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  881      2.64%     98.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              181      0.54%     99.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             187      0.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            10298      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1890924     55.85%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               75966      2.24%     58.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2590      0.08%     58.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             319437      9.44%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              831870     24.57%     92.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              96913      2.86%     95.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         118339      3.50%     98.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         39056      1.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               3385425                       # Type of FU issued
system.cpu0.iq.rate                          2.315023                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      33379                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009860                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           7194029                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          3569166                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2854646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             964795                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            521057                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       475248                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2925207                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 483299                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          206062                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        85398                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        19744                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          211                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 14584                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 156080                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                14173                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            3557514                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              303                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               968404                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              143079                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               403                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   797                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                12995                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          5545                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        12259                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               17804                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              3351401                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               940679                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            34022                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1074632                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  163468                       # Number of branches executed
system.cpu0.iew.exec_stores                    133953                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.291757                       # Inst execution rate
system.cpu0.iew.wb_sent                       3337943                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      3329894                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  2639387                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3615425                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.277050                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.730035                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         532618                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            14491                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1268498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.384638                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.201506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       646900     51.00%     51.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       142694     11.25%     62.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        53235      4.20%     66.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        64206      5.06%     71.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        52205      4.12%     75.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        21736      1.71%     77.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         9809      0.77%     78.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        14932      1.18%     79.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       262781     20.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1268498                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1976616                       # Number of instructions committed
system.cpu0.commit.committedOps               3024908                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1006335                       # Number of memory references committed
system.cpu0.commit.loads                       883000                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                    140991                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    465371                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2710753                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                4337                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         4222      0.14%      0.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1626625     53.77%     53.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          74950      2.48%     56.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2317      0.08%     56.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        310427     10.26%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         769038     25.42%     92.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         84980      2.81%     94.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       113962      3.77%     98.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        38355      1.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          3024908                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               262781                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     4563243                       # The number of ROB reads
system.cpu0.rob.rob_writes                    7193748                       # The number of ROB writes
system.cpu0.timesIdled                            773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         115918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1976616                       # Number of Instructions Simulated
system.cpu0.committedOps                      3024908                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.739836                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.739836                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.351651                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.351651                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 5170908                       # number of integer regfile reads
system.cpu0.int_regfile_writes                2679926                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   314197                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  433587                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   896043                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1424825                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1428643                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             3717                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.194642                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             839599                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           198.533696                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           175158                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   487.194642                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.951552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6856621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6856621                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       716682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         716682                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       122910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        122910                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data       839592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          839592                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       839592                       # number of overall hits
system.cpu0.dcache.overall_hits::total         839592                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        16342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16342                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          615                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16957                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16957                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16957                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    801353844                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    801353844                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     38006622                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     38006622                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    839360466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    839360466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    839360466                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    839360466                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       733024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       733024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       123525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       123525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       856549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       856549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       856549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       856549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022294                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.004979                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004979                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.019797                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019797                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.019797                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019797                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49036.460898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49036.460898                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61799.385366                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61799.385366                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49499.349295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49499.349295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49499.349295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49499.349295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        23501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.336870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          884                       # number of writebacks
system.cpu0.dcache.writebacks::total              884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        12716                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12716                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        12722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        12722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12722                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3626                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          609                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          609                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4235                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    195354783                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195354783                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     37376253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     37376253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    232731036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    232731036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    232731036                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    232731036                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.004930                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 53876.112245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53876.112245                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61373.157635                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61373.157635                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 54954.199764                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54954.199764                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 54954.199764                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54954.199764                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              853                       # number of replacements
system.cpu0.icache.tags.tagsinuse          493.513788                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             266037                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1365                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           194.898901                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   493.513788                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.963894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.963894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2143847                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2143847                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       266037                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         266037                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       266037                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          266037                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       266037                       # number of overall hits
system.cpu0.icache.overall_hits::total         266037                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1773                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1773                       # number of overall misses
system.cpu0.icache.overall_misses::total         1773                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    107778446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    107778446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    107778446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    107778446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    107778446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    107778446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       267810                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       267810                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       267810                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       267810                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       267810                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       267810                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006620                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006620                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006620                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006620                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006620                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006620                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60788.745629                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60788.745629                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60788.745629                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60788.745629                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60788.745629                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60788.745629                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   131.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          853                       # number of writebacks
system.cpu0.icache.writebacks::total              853                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          406                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          406                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          406                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1367                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     88424820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     88424820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     88424820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     88424820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     88424820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     88424820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64685.310900                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64685.310900                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            1319                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2956.748152                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              5205                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            4919                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.058142                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    78.360924                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   825.425097                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2052.962131                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.019131                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.201520                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.501211                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.721862                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3600                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3483                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           45511                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          45511                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          884                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          884                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          850                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          850                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data           60                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data          735                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          735                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           38                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data          795                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total            833                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           38                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data          795                       # number of overall hits
system.cpu0.l2cache.overall_hits::total           833                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          543                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          543                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1326                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1326                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         2891                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         2891                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1326                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         3434                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         4760                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1326                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         3434                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         4760                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     36529434                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     36529434                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     86915664                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     86915664                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    189443034                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    189443034                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     86915664                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    225972468                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    312888132                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     86915664                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    225972468                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    312888132                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          884                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          884                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          850                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          850                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          603                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          603                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         3626                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         3626                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1364                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         4229                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         5593                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1364                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         4229                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         5593                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.900498                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.900498                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.972141                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.972141                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.797297                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.797297                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.972141                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.812012                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.851064                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.972141                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.812012                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.851064                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 67273.359116                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 67273.359116                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65547.257919                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65547.257919                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 65528.548599                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 65528.548599                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65547.257919                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 65804.446127                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 65732.800840                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65547.257919                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 65804.446127                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 65732.800840                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks          217                       # number of writebacks
system.cpu0.l2cache.writebacks::total             217                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           24                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          543                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          543                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1326                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1326                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         2891                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         2891                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1326                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         3434                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         4760                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1326                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         3434                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         4760                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     34993110                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     34993110                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     83164157                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     83164157                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    181253386                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    181253386                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     83164157                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    216246496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    299410653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     83164157                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    216246496                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    299410653                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.900498                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.900498                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.972141                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.797297                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.797297                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.812012                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.851064                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.812012                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.851064                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 64444.033149                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 64444.033149                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62718.067119                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62695.740574                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62695.740574                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 62972.188701                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 62901.397689                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 62972.188701                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 62901.397689                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        10173                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         4577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          329                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         4993                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         1101                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          853                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         3935                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          603                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          603                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1367                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         3626                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         3584                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        12189                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            15773                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       141888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       327232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            469120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       1322                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                14080                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         6922                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.052153                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.224292                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              6564     94.83%     94.83% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               355      5.13%     99.96% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 3      0.04%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          6922                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       4544451                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1365965                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      4227434                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 235268                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           235268                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            14630                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              202658                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   7587                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1569                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         202658                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            113490                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           89168                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         6531                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     952347                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                     135557                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         1164                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           83                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                     270629                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  149                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         1462372                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            319842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2477581                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     235268                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            121077                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1012919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  29448                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   270629                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 4494                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1347709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.921046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.557769                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  756885     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   19183      1.42%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   21383      1.59%     59.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   24065      1.79%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   26014      1.93%     62.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   34105      2.53%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   74162      5.50%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52273      3.88%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  339639     25.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1347709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.160881                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.694221                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  183820                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               635959                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   425691                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                87515                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 14724                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               3792752                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 14724                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  232288                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 243365                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          9921                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   462026                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               385385                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               3722384                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2426                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 17602                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                296548                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 41407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            5031985                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              8899645                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         5798361                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           354048                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              4220712                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  811143                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               395                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           377                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   499982                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              980317                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             144617                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           117007                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           37316                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   3596762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                494                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  3421469                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7684                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         536997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       746667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           255                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1347709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.538730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.433079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             497137     36.89%     36.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              87982      6.53%     43.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             116939      8.68%     52.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             126517      9.39%     61.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             177315     13.16%     74.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             150290     11.15%     85.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             105585      7.83%     93.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              61714      4.58%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24230      1.80%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1347709                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  20486     60.79%     60.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3289      9.76%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     70.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8713     25.85%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  873      2.59%     98.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              168      0.50%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             172      0.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            10239      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1908677     55.79%     56.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               76858      2.25%     58.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 2565      0.07%     58.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             324347      9.48%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 44      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              841280     24.59%     92.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              97807      2.86%     95.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         120095      3.51%     98.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         39557      1.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3421469                       # Type of FU issued
system.cpu1.iq.rate                          2.339671                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      33701                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009850                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           7252642                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3603264                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2883572                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             979387                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            531111                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       482591                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2954312                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 490619                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          209048                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        86513                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        19818                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          204                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 14724                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 159051                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                14696                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            3597256                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              359                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               980317                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              144617                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               406                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   888                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                13365                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          5590                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        12296                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               17886                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              3388270                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               951954                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            33196                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1087313                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  164602                       # Number of branches executed
system.cpu1.iew.exec_stores                    135359                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.316969                       # Inst execution rate
system.cpu1.iew.wb_sent                       3374592                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      3366163                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2669195                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  3652687                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      2.301851                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.730748                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         537059                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            14630                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1269023                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.411439                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.210642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       641292     50.53%     50.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       143584     11.31%     61.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        53504      4.22%     66.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        64391      5.07%     71.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        52940      4.17%     75.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        21970      1.73%     77.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        10289      0.81%     77.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        15362      1.21%     79.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       265691     20.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1269023                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2000000                       # Number of instructions committed
system.cpu1.commit.committedOps               3060171                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1018571                       # Number of memory references committed
system.cpu1.commit.loads                       893776                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                    142419                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    471167                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  2742116                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4387                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         4246      0.14%      0.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1644776     53.75%     53.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          75910      2.48%     56.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            2331      0.08%     56.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        314305     10.27%     66.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         778396     25.44%     92.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         85968      2.81%     94.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       115380      3.77%     98.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        38827      1.27%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3060171                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               265691                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     4600562                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7273971                       # The number of ROB writes
system.cpu1.timesIdled                            759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         114663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    2000000                       # Number of Instructions Simulated
system.cpu1.committedOps                      3060171                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.731186                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.731186                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.367641                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.367641                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 5226623                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2707990                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   320269                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  440292                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   902518                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 1439709                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1443684                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             3751                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          486.695948                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             849105                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4263                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           199.180155                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   486.695948                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.950578                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950578                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6933167                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6933167                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       724725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         724725                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       124371                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        124371                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data       849096                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          849096                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       849096                       # number of overall hits
system.cpu1.dcache.overall_hits::total         849096                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          617                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        17017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17017                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        17017                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17017                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    806324202                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    806324202                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     37014282                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37014282                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    843338484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    843338484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    843338484                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    843338484                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       741125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       741125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       124988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       124988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       866113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       866113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       866113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       866113                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022129                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.004936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004936                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.019648                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019648                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019648                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019648                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 49166.109878                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49166.109878                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59990.732577                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59990.732577                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 49558.587530                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49558.587530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 49558.587530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49558.587530                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.863636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          897                       # number of writebacks
system.cpu1.dcache.writebacks::total              897                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        12740                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12740                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        12747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        12747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12747                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         3660                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3660                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          610                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          610                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         4270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         4270                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4270                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    191166642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    191166642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     36342621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     36342621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    227509263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    227509263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    227509263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    227509263                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.004880                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004880                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 52231.322951                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52231.322951                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 59578.067213                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59578.067213                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 53280.857845                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53280.857845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 53280.857845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53280.857845                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              849                       # number of replacements
system.cpu1.icache.tags.tagsinuse          493.206038                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             268868                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1361                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           197.551800                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   493.206038                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.963293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.963293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2166387                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2166387                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst       268869                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         268869                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       268869                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          268869                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       268869                       # number of overall hits
system.cpu1.icache.overall_hits::total         268869                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1759                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1759                       # number of overall misses
system.cpu1.icache.overall_misses::total         1759                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    106307585                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    106307585                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    106307585                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    106307585                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    106307585                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    106307585                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       270628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       270628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       270628                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       270628                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       270628                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       270628                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006500                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006500                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60436.375782                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60436.375782                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60436.375782                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60436.375782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60436.375782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60436.375782                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.411765                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          849                       # number of writebacks
system.cpu1.icache.writebacks::total              849                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          396                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          396                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          396                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          396                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1363                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1363                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     87508737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     87508737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     87508737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     87508737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     87508737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     87508737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64203.035216                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64203.035216                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            1225                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2975.681708                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              5296                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            4888                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.083470                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    66.573764                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   832.149987                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2076.957957                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.016253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.203162                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.507070                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.726485                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3663                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3547                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.894287                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           45720                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          45720                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          897                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          897                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          843                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          843                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            7                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           56                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           56                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data          771                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          771                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           35                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data          827                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total            862                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           35                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data          827                       # number of overall hits
system.cpu1.l2cache.overall_hits::total           862                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          547                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          547                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1325                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1325                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         2889                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         2889                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1325                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         3436                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         4761                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1325                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         3436                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         4761                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     35525106                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     35525106                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     86014566                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     86014566                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    185093055                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    185093055                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     86014566                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    220618161                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    306632727                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     86014566                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    220618161                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    306632727                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          897                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          897                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          843                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          843                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          603                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          603                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1360                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1360                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         3660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         3660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1360                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         4263                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         5623                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1360                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         4263                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         5623                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.907131                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.907131                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.974265                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.974265                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.789344                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.789344                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.974265                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.806005                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.846701                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.974265                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.806005                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.846701                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 64945.349177                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 64945.349177                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64916.653585                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64916.653585                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 64068.208723                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64068.208723                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64916.653585                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64207.846624                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 64405.109641                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64916.653585                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64207.846624                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 64405.109641                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks          306                       # number of writebacks
system.cpu1.l2cache.writebacks::total             306                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           24                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          547                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          547                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1325                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1325                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         2889                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         2889                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1325                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         3436                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         4761                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1325                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         3436                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         4761                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     33978290                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     33978290                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     82264945                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     82264945                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    176916794                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    176916794                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     82264945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    210895084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    293160029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     82264945                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    210895084                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    293160029                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.907131                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.907131                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974265                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.789344                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.789344                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.806005                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.846701                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.806005                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.846701                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 62117.531993                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 62117.531993                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62086.750943                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61238.073382                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61238.073382                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 61378.080326                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61575.305398                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 61378.080326                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61575.305398                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        10233                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         4608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          263                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         5023                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         1203                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          849                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3773                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          603                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          603                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1363                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         3660                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         3572                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        12291                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            15863                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       141376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       330240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            471616                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       1228                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                19776                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         6858                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.042724                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.202249                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              6565     95.73%     95.73% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               293      4.27%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          6858                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       4570425                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1361969                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      4261068                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 237821                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           237821                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            15045                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              205823                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   7197                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1532                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         205823                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            112628                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           93195                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         7055                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                     946059                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                     135468                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         1079                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                     270253                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  148                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1462372                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            318250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       2477911                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     237821                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            119825                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1006859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  30268                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   270253                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 4439                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           1340495                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.939145                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.562667                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  749510     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   19095      1.42%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   21618      1.61%     58.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   23780      1.77%     60.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26301      1.96%     62.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   33593      2.51%     65.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   73770      5.50%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   52175      3.89%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  340653     25.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             1340495                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.162627                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.694446                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  183004                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               629652                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   425517                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                87188                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 15134                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               3789433                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 15134                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  231548                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 238669                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          8847                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   461517                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               384780                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               3717860                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 2482                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 19144                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                293250                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 44820                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents               2                       # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands            5020343                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              8889080                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         5791899                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           347217                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              4189357                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  830874                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               384                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           368                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   496179                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              974195                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             145095                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           115890                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           37483                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   3586457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                531                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  3409547                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             8184                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         549354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       756161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           293                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      1340495                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.543498                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.435415                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             493747     36.83%     36.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              87471      6.53%     43.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             116747      8.71%     52.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             124578      9.29%     61.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             176203     13.14%     74.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             151002     11.26%     85.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             104730      7.81%     93.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61490      4.59%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              24527      1.83%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        1340495                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  20655     61.21%     61.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     61.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     61.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3230      9.57%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     70.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  8679     25.72%     96.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  897      2.66%     99.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              178      0.53%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             107      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            11113      0.33%      0.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1905932     55.90%     56.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               76337      2.24%     58.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 2589      0.08%     58.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             320571      9.40%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                 32      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              836836     24.54%     92.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              98367      2.89%     95.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         118687      3.48%     98.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         39083      1.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3409547                       # Type of FU issued
system.cpu2.iq.rate                          2.331518                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      33746                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009898                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           7234028                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          3615507                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2875912                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             967486                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            520957                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       476857                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2947521                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 484659                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          206994                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        87292                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        21239                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 15134                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 156264                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                14134                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            3586988                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              368                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               974195                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              145095                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               413                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   801                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                12966                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          5675                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        12999                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               18674                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              3374605                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               945680                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            34937                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1080950                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  165091                       # Number of branches executed
system.cpu2.iew.exec_stores                    135270                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.307624                       # Inst execution rate
system.cpu2.iew.wb_sent                       3361007                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      3352769                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2656043                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  3637816                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      2.292692                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.730120                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         549388                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            15045                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      1260070                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.410632                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.207303                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       635031     50.40%     50.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       143567     11.39%     61.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        53864      4.27%     66.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        64695      5.13%     71.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        52817      4.19%     75.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        21664      1.72%     77.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         9903      0.79%     77.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        15053      1.19%     79.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       263476     20.91%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      1260070                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1985011                       # Number of instructions committed
system.cpu2.commit.committedOps               3037565                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1010731                       # Number of memory references committed
system.cpu2.commit.loads                       886877                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                    141501                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    467435                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2722017                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4355                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         4231      0.14%      0.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1633138     53.76%     53.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          75298      2.48%     56.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            2324      0.08%     56.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        311811     10.27%     66.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt            32      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         772411     25.43%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         85332      2.81%     94.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       114466      3.77%     98.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        38522      1.27%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3037565                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               263476                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     4583547                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7255177                       # The number of ROB writes
system.cpu2.timesIdled                            791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         121877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    1985011                       # Number of Instructions Simulated
system.cpu2.committedOps                      3037565                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.736707                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.736707                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.357391                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.357391                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 5203770                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2698051                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   314953                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  435100                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   901507                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1432245                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1439232                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             3728                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.431078                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             844102                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4240                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           199.080660                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   486.431078                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.950061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6893688                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6893688                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       720669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         720669                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       123427                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        123427                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data       844096                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          844096                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       844096                       # number of overall hits
system.cpu2.dcache.overall_hits::total         844096                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        16466                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16466                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          619                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          619                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        17085                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17085                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        17085                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17085                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    804120741                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    804120741                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     35638659                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35638659                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    839759400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    839759400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    839759400                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    839759400                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       737135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       737135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       124046                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       124046                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       861181                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       861181                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       861181                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       861181                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022338                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022338                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.004990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004990                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 48835.220515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48835.220515                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 57574.570275                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57574.570275                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 49151.852502                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49151.852502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 49151.852502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49151.852502                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        21556                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              308                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.987013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          895                       # number of writebacks
system.cpu2.dcache.writebacks::total              895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        12832                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12832                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        12839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        12839                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12839                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3634                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3634                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          612                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          612                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         4246                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4246                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         4246                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4246                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    189125352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    189125352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     34974324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     34974324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    224099676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    224099676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    224099676                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    224099676                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.004934                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004934                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.004930                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004930                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.004930                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004930                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 52043.299945                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52043.299945                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 57147.588235                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57147.588235                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 52779.009892                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52779.009892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 52779.009892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52779.009892                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              864                       # number of replacements
system.cpu2.icache.tags.tagsinuse          492.890899                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             268463                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1376                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           195.103924                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   492.890899                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.962678                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.962678                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2163395                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2163395                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst       268463                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         268463                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       268463                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          268463                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       268463                       # number of overall hits
system.cpu2.icache.overall_hits::total         268463                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1789                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1789                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1789                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1789                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1789                       # number of overall misses
system.cpu2.icache.overall_misses::total         1789                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    113856362                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    113856362                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    113856362                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    113856362                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    113856362                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    113856362                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       270252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       270252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       270252                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       270252                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       270252                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       270252                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006620                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006620                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006620                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006620                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006620                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006620                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 63642.460593                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63642.460593                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 63642.460593                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63642.460593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 63642.460593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63642.460593                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1447                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.350000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          864                       # number of writebacks
system.cpu2.icache.writebacks::total              864                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          410                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          410                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          410                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1379                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1379                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1379                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     92194047                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     92194047                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     92194047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     92194047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     92194047                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     92194047                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.005103                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.005103                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 66855.726613                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66855.726613                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 66855.726613                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66855.726613                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 66855.726613                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66855.726613                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            1159                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3038.448759                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              5260                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            4888                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.076105                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    68.643376                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   877.635936                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2092.169447                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.016759                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.214267                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.510784                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.741809                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         3729                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3613                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.910400                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           45644                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          45644                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          895                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          895                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          863                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          863                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data           53                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           53                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data          769                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          769                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           35                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data          822                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total            857                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           35                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data          822                       # number of overall hits
system.cpu2.l2cache.overall_hits::total           857                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          553                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          553                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1340                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1340                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         2865                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         2865                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1340                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         3418                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         4758                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1340                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         3418                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         4758                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     34159140                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     34159140                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     90683226                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     90683226                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    183089394                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    183089394                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     90683226                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    217248534                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    307931760                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     90683226                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    217248534                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    307931760                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          895                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          895                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          863                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          863                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          606                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          606                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1375                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1375                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         3634                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         3634                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1375                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         4240                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         5615                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1375                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         4240                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         5615                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.912541                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912541                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.974545                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.974545                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.788387                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.788387                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.974545                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.806132                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.847373                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.974545                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.806132                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.847373                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 61770.596745                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 61770.596745                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 67674.049254                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 67674.049254                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 63905.547644                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 63905.547644                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 67674.049254                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 63560.132826                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 64718.738966                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 67674.049254                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 63560.132826                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 64718.738966                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks          277                       # number of writebacks
system.cpu2.l2cache.writebacks::total             277                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           41                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           41                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          553                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          553                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1340                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1340                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         2865                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         2865                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1340                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         3418                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         4758                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1340                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         3418                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         4758                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     32594847                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     32594847                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     86892896                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     86892896                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    174980978                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    174980978                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     86892896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    207575825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    294468721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     86892896                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    207575825                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    294468721                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.912541                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912541                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.974545                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974545                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.788387                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.788387                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.974545                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.806132                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.847373                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.974545                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.806132                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.847373                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 58941.857143                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 58941.857143                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 64845.444776                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64845.444776                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61075.384991                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61075.384991                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 64845.444776                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 60730.200410                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61889.180538                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 64845.444776                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 60730.200410                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61889.180538                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        10217                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         4597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          295                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         5013                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         1172                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          864                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         3715                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          606                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          606                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1379                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         3634                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        12220                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            15838                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       143296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       328640                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            471936                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       1163                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                17984                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         6784                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.048644                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.216504                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              6456     95.17%     95.17% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               326      4.81%     99.97% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 2      0.03%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          6784                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       4573755                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1377953                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      4237758                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 238259                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           238259                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            15324                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              201743                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   7229                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              1570                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         201743                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            110912                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           90831                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         7229                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                     937283                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                     134307                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         1056                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           95                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                     268245                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          185                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  147                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         1462372                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            314405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       2462177                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     238259                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            118141                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      1015703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  30840                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   268245                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 4361                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           1345650                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.912110                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.558349                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  758431     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   18616      1.38%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   21356      1.59%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   23848      1.77%     61.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25533      1.90%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   33595      2.50%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   73300      5.45%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   51866      3.85%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  339105     25.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             1345650                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.162926                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.683687                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  182102                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               639335                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   422397                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                86396                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 15420                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               3763796                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 15420                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  230053                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 251038                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          8360                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   458143                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               382636                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               3691764                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 2478                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 18509                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                294138                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 41895                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            4979824                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              8829817                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         5746768                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           345564                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              4146031                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  833701                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               351                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           336                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   490602                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              965938                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             144738                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           114526                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           37132                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   3560371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                521                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  3380887                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             8882                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         554198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       766774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           284                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      1345650                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.512456                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.437235                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             505825     37.59%     37.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              86981      6.46%     44.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             116065      8.63%     52.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             124016      9.22%     61.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             174453     12.96%     74.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             147442     10.96%     85.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             105488      7.84%     93.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              61262      4.55%     98.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24118      1.79%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        1345650                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  22000     62.56%     62.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3154      8.97%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     71.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  8745     24.87%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  890      2.53%     98.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              159      0.45%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             219      0.62%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            10991      0.33%      0.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1890903     55.93%     56.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               75435      2.23%     58.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 2596      0.08%     58.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             317459      9.39%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                 32      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              829620     24.54%     92.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              97557      2.89%     95.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         117392      3.47%     98.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         38902      1.15%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3380887                       # Type of FU issued
system.cpu3.iq.rate                          2.311920                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      35167                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010402                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           7192798                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3596342                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2850864                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             958667                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            518873                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       472167                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2924935                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 480128                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          204477                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        88867                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        22128                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          230                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 15420                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 163678                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                11808                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            3560892                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              355                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               965938                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              144738                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               385                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                10515                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           136                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          5532                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        13602                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               19134                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              3345176                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               936916                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            35703                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1071028                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  164195                       # Number of branches executed
system.cpu3.iew.exec_stores                    134112                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.287500                       # Inst execution rate
system.cpu3.iew.wb_sent                       3331450                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      3323031                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2632129                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  3605183                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      2.272357                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.730096                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         554213                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            15324                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      1263810                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.379027                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.198642                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       645141     51.05%     51.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       142796     11.30%     62.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        52641      4.17%     66.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        63850      5.05%     71.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        52163      4.13%     75.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        21673      1.71%     77.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         9767      0.77%     78.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        14841      1.17%     79.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       260938     20.65%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      1263810                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1964197                       # Number of instructions committed
system.cpu3.commit.committedOps               3006638                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        999659                       # Number of memory references committed
system.cpu3.commit.loads                       877051                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                    140402                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    462083                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  2694677                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                4323                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         4216      0.14%      0.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1617768     53.81%     53.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          74409      2.47%     56.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            2317      0.08%     56.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        308237     10.25%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            32      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         763904     25.41%     92.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         84526      2.81%     94.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       113147      3.76%     98.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        38082      1.27%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3006638                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               260938                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     4563723                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7204394                       # The number of ROB writes
system.cpu3.timesIdled                            797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         116722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    1964197                       # Number of Instructions Simulated
system.cpu3.committedOps                      3006638                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.744514                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.744514                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.343158                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.343158                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 5155550                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2674227                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   312425                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  430691                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   895515                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1418265                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1427406                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             3719                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          486.762996                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             836315                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4231                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           197.663673                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   486.762996                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.950709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6832567                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6832567                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       714128                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         714128                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       122180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        122180                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data       836308                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          836308                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       836308                       # number of overall hits
system.cpu3.dcache.overall_hits::total         836308                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        16615                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16615                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          619                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          619                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        17234                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17234                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        17234                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17234                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    824269905                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    824269905                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     35106858                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35106858                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    859376763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    859376763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    859376763                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    859376763                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       730743                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       730743                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       122799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       122799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       853542                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       853542                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       853542                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       853542                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022737                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022737                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.005041                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005041                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.020191                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020191                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020191                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020191                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 49609.985254                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49609.985254                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 56715.441034                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56715.441034                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 49865.194557                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49865.194557                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 49865.194557                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49865.194557                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        22770                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.763780                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu3.dcache.writebacks::total              890                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        12990                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12990                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        12996                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12996                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        12996                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12996                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3625                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          613                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         4238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         4238                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4238                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    196178625                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    196178625                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     34435530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     34435530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    230614155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    230614155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    230614155                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    230614155                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004961                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004961                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.004992                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004992                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004965                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004965                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004965                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004965                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 54118.241379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54118.241379                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 56175.415987                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56175.415987                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 54415.798726                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54415.798726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 54415.798726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54415.798726                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              869                       # number of replacements
system.cpu3.icache.tags.tagsinuse          493.188923                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             266443                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1381                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           192.934830                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   493.188923                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.963260                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.963260                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2147335                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2147335                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst       266443                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         266443                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       266443                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          266443                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       266443                       # number of overall hits
system.cpu3.icache.overall_hits::total         266443                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1801                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1801                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1801                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1801                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1801                       # number of overall misses
system.cpu3.icache.overall_misses::total         1801                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    107223668                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    107223668                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    107223668                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    107223668                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    107223668                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    107223668                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       268244                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       268244                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       268244                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       268244                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       268244                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       268244                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006714                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006714                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006714                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006714                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006714                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59535.629095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59535.629095                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59535.629095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59535.629095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59535.629095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59535.629095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    88.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          869                       # number of writebacks
system.cpu3.icache.writebacks::total              869                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          418                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          418                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1383                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1383                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1383                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1383                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1383                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     87491421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     87491421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     87491421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     87491421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     87491421                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     87491421                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005156                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005156                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005156                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005156                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63262.054230                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63262.054230                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            1162                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3036.101791                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              5220                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            4948                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.054972                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    90.827247                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   855.229585                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2090.044959                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.022175                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.208796                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.510265                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.741236                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3786                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3668                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.924316                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           45688                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          45688                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          890                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          890                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          864                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          864                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data           53                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           53                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data          740                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          740                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           35                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data          793                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total            828                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           35                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data          793                       # number of overall hits
system.cpu3.l2cache.overall_hits::total           828                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          553                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          553                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1346                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1346                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         2885                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         2885                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1346                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         3438                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         4784                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1346                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         3438                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         4784                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     33615684                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     33615684                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     85977936                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     85977936                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    190255887                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    190255887                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     85977936                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    223871571                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    309849507                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     85977936                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    223871571                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    309849507                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          890                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          890                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          606                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          606                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1381                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1381                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         3625                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         3625                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1381                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         4231                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         5612                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1381                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         4231                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         5612                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.912541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.912541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.974656                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.974656                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.795862                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.795862                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.974656                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.812574                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852459                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.974656                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.812574                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852459                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60787.855335                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60787.855335                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 63876.624071                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 63876.624071                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 65946.581282                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65946.581282                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 63876.624071                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65116.803665                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64767.873537                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 63876.624071                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65116.803665                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64767.873537                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks          231                       # number of writebacks
system.cpu3.l2cache.writebacks::total             231                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           17                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          553                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          553                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1346                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1346                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         2885                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         2885                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1346                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         3438                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         4784                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1346                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         3438                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         4784                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     32047643                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     32047643                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     82165933                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     82165933                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    182092566                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    182092566                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     82165933                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    214140209                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    296306142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     82165933                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    214140209                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    296306142                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.912541                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.912541                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974656                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.795862                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.795862                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.812574                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852459                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.812574                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852459                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 57952.338156                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 57952.338156                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61044.526746                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 63117.007279                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63117.007279                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62286.273706                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 61936.902592                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62286.273706                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 61936.902592                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        10209                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         4597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          289                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         5008                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         1121                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         3760                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          606                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          606                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1383                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         3625                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         3633                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        12195                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            15828                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       144000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       327744                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            471744                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       1164                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                14912                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         6783                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.047177                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.212727                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              6464     95.30%     95.30% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               318      4.69%     99.99% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.01%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          6783                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       4571091                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1381949                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      4229432                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 14130.450012                       # Cycle average of tags in use
system.l3.tags.total_refs                        3981                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     18880                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.210858                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      1078.054000                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      2454.619660                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      1079.578284                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      2451.821829                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      1087.850981                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      2443.981521                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      1091.094510                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      2443.449227                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.008225                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.018727                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.008237                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.018706                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.008300                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.018646                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.008324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.018642                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.107807                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         18880                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        18416                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.144043                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    384656                       # Number of tag accesses
system.l3.tags.data_accesses                   384656                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         1031                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             1031                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                14                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            30                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            33                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            22                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            37                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               131                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   44                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                   36                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                   56                       # number of demand (read+write) hits
system.l3.demand_hits::total                      183                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu0.data                  38                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu1.data                  44                       # number of overall hits
system.l3.overall_hits::cpu2.data                  36                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu3.data                  56                       # number of overall hits
system.l3.overall_hits::total                     183                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data             535                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             536                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             539                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             534                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                2144                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1323                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         2861                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1323                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         2856                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1340                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         2843                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1342                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         2848                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16736                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1323                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               3396                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1323                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               3392                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1340                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               3382                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1342                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               3382                       # number of demand (read+write) misses
system.l3.demand_misses::total                  18880                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1323                       # number of overall misses
system.l3.overall_misses::cpu0.data              3396                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1323                       # number of overall misses
system.l3.overall_misses::cpu1.data              3392                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1340                       # number of overall misses
system.l3.overall_misses::cpu2.data              3382                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1342                       # number of overall misses
system.l3.overall_misses::cpu3.data              3382                       # number of overall misses
system.l3.overall_misses::total                 18880                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     32565892                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     31541277                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     30080495                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     29517107                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     123704771                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     77441440                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    168610543                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     76541676                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    164251558                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     81122046                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    162517056                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     76323919                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    169372768                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    976181006                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     77441440                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    201176435                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     76541676                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    195792835                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     81122046                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    192597551                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     76323919                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    198889875                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1099885777                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     77441440                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    201176435                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     76541676                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    195792835                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     81122046                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    192597551                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     76323919                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    198889875                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1099885777                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         1031                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         1031                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data           543                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           547                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           553                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           553                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              2196                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1326                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         2891                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1325                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         2889                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1340                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         2865                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1346                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         2885                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         16867                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1326                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             3434                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1325                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             3436                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1340                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             3418                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1346                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             3438                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                19063                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1326                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            3434                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1325                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            3436                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1340                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            3418                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1346                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            3438                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               19063                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.985267                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.979890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.974684                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.965642                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.976321                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997738                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.989623                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.998491                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.988577                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.992321                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.997028                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.987175                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992233                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997738                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.988934                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.998491                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.987194                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.989468                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.997028                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.983711                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.990400                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997738                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.988934                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.998491                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.987194                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.989468                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.997028                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.983711                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.990400                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 60870.826168                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 58845.666045                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 55807.968460                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 55275.481273                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 57698.120802                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58534.724112                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 58934.128976                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57854.630385                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 57511.049720                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 60538.840299                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 57163.931059                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 56873.263040                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 59470.775281                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58328.214986                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58534.724112                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 59239.232921                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57854.630385                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 57721.944281                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 60538.840299                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 56947.827025                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 56873.263040                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 58808.360438                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58256.661917                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58534.724112                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 59239.232921                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57854.630385                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 57721.944281                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 60538.840299                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 56947.827025                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 56873.263040                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 58808.360438                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58256.661917                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          535                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          536                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          539                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          534                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           2144                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1323                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         2861                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1323                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         2856                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1340                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         2843                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1342                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         2848                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16736                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1323                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          3396                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1323                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          3392                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1340                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          3382                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1342                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          3382                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             18880                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1323                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         3396                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1323                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         3392                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1340                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         3382                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1342                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         3382                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            18880                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     28912414                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     27883956                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     26401087                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     25872529                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    109069986                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     68409124                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    149079333                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     67510669                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    144757485                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     71977338                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    143110581                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     67160396                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    149932266                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    861937192                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     68409124                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    177991747                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     67510669                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    172641441                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     71977338                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    169511668                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     67160396                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    175804795                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    971007178                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     68409124                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    177991747                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     67510669                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    172641441                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     71977338                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    169511668                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     67160396                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    175804795                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    971007178                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.985267                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.979890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.974684                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.965642                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.976321                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.989623                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.988577                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.992321                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.987175                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992233                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.988934                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.987194                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.989468                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.983711                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.990400                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.988934                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.987194                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.989468                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.983711                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.990400                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 54041.895327                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 52022.305970                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 48981.608534                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 48450.428839                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 50872.194963                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52107.421531                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 50685.393908                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 53714.431343                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 50337.875835                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 52644.756320                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51501.983270                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 52412.175206                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 50896.651238                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 53714.431343                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 50121.723241                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 51982.494086                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51430.464936                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 52412.175206                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 50896.651238                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 53714.431343                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 50121.723241                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 51982.494086                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51430.464936                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         18880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16736                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2144                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16736                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        37760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        37760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1208320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1208320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1208320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18880                       # Request fanout histogram
system.membus.reqLayer8.occupancy            24410589                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           99632613                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        22861                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         3800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    486969543                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             16867                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         1031                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2767                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             2196                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            2196                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        16867                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        10535                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        10509                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        10422                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        10458                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 41924                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       318528                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       324288                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       322240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       320960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1286016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            19063                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  19063    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              19063                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           34081072                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          15109000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          15118355                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          15107272                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          15188829                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
