<session jtag_chain="USB-Blaster [2-6]" jtag_device="@1: EP2C8 (0x020B20DD)" sof_file="SDRAMTest.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2013/07/06 17:16:32  #0">
      <clock name="SysClock:mySysClock|altpll:altpll_component|clk[0]" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="E" tap_mode="classic" type="output pin"/>
          <wire name="amiga_addr[10]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[11]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[12]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[13]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[14]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[15]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[16]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[17]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[18]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[19]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[1]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[20]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[21]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[22]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[23]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[2]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[3]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[4]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[5]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[6]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[7]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[8]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[9]" tap_mode="classic" type="register"/>
          <wire name="fastram_fromcpu.req" tap_mode="classic" type="register"/>
          <wire name="iTG68_DTACKn" tap_mode="classic" type="input pin"/>
          <wire name="iVPA" tap_mode="classic" type="input pin"/>
          <wire name="ioTG68_DATA[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mystate.delay1" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay4" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast_access" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.init" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.main" tap_mode="classic" type="combinatorial"/>
          <wire name="oTG68_ASn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_LDSn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_RW" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_UDSn" tap_mode="classic" type="output pin"/>
          <wire name="sdram:mysdram|TwoWayCache:mytwc|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_i.req" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|refreshpending" tap_mode="classic" type="register"/>
          <wire name="sdram:mysdram|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|reset_out" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram_simple:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="amiga_fallingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_fallingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="clk_7Mhz" tap_mode="probeonly" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="E" tap_mode="classic" type="output pin"/>
          <wire name="amiga_addr[10]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[11]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[12]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[13]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[14]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[15]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[16]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[17]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[18]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[19]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[1]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[20]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[21]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[22]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[23]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[2]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[3]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[4]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[5]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[6]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[7]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[8]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[9]" tap_mode="classic" type="register"/>
          <wire name="fastram_fromcpu.req" tap_mode="classic" type="register"/>
          <wire name="iTG68_DTACKn" tap_mode="classic" type="input pin"/>
          <wire name="iVPA" tap_mode="classic" type="input pin"/>
          <wire name="ioTG68_DATA[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mystate.delay1" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay4" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast_access" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.init" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.main" tap_mode="classic" type="combinatorial"/>
          <wire name="oTG68_ASn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_LDSn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_RW" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_UDSn" tap_mode="classic" type="output pin"/>
          <wire name="sdram:mysdram|TwoWayCache:mytwc|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_i.req" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|refreshpending" tap_mode="classic" type="register"/>
          <wire name="sdram:mysdram|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|reset_out" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram_simple:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="amiga_fallingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_fallingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="clk_7Mhz" tap_mode="probeonly" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="E" tap_mode="classic" type="output pin"/>
          <wire name="amiga_addr[10]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[11]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[12]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[13]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[14]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[15]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[16]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[17]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[18]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[19]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[1]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[20]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[21]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[22]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[23]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[2]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[3]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[4]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[5]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[6]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[7]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[8]" tap_mode="classic" type="register"/>
          <wire name="amiga_addr[9]" tap_mode="classic" type="register"/>
          <wire name="fastram_fromcpu.req" tap_mode="classic" type="register"/>
          <wire name="iTG68_DTACKn" tap_mode="classic" type="input pin"/>
          <wire name="iVPA" tap_mode="classic" type="input pin"/>
          <wire name="ioTG68_DATA[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="ioTG68_DATA[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mystate.delay1" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.delay4" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast2" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast3" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.fast_access" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.init" tap_mode="classic" type="combinatorial"/>
          <wire name="mystate.main" tap_mode="classic" type="combinatorial"/>
          <wire name="oTG68_ASn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_LDSn" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_RW" tap_mode="classic" type="output pin"/>
          <wire name="oTG68_UDSn" tap_mode="classic" type="output pin"/>
          <wire name="sdram:mysdram|TwoWayCache:mytwc|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_i.req" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|refreshpending" tap_mode="classic" type="register"/>
          <wire name="sdram:mysdram|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram:mysdram|reset_out" tap_mode="classic" type="combinatorial"/>
          <wire name="sdram_simple:mysdram|port1_o.ack" tap_mode="classic" type="combinatorial"/>
          <wire name="amiga_fallingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_fallingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_read" tap_mode="probeonly" type="register"/>
          <wire name="amiga_risingedge_write" tap_mode="probeonly" type="register"/>
          <wire name="clk_7Mhz" tap_mode="probeonly" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="sdram:mysdram|TwoWayCache:mytwc|ready"/>
          <net is_signal_inverted="no" name="sdram:mysdram|port1_i.req"/>
          <net is_signal_inverted="no" name="sdram:mysdram|port1_o.ack"/>
          <net is_signal_inverted="no" name="sdram:mysdram|refreshpending"/>
          <net is_signal_inverted="no" name="sdram:mysdram|reset"/>
          <net is_signal_inverted="no" name="sdram:mysdram|reset_out"/>
          <net is_signal_inverted="no" name="mystate.delay1"/>
          <net is_signal_inverted="no" name="mystate.delay2"/>
          <net is_signal_inverted="no" name="mystate.delay3"/>
          <net is_signal_inverted="no" name="mystate.delay4"/>
          <net is_signal_inverted="no" name="mystate.fast2"/>
          <net is_signal_inverted="no" name="mystate.fast3"/>
          <net is_signal_inverted="no" name="mystate.fast_access"/>
          <net is_signal_inverted="no" name="mystate.init"/>
          <net is_signal_inverted="no" name="mystate.main"/>
          <net is_signal_inverted="no" name="fastram_fromcpu.req"/>
          <net is_signal_inverted="no" name="sdram_simple:mysdram|port1_o.ack"/>
          <bus is_signal_inverted="no" link="all" name="amiga_addr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="amiga_addr[23]"/>
            <net is_signal_inverted="no" name="amiga_addr[22]"/>
            <net is_signal_inverted="no" name="amiga_addr[21]"/>
            <net is_signal_inverted="no" name="amiga_addr[20]"/>
            <net is_signal_inverted="no" name="amiga_addr[19]"/>
            <net is_signal_inverted="no" name="amiga_addr[18]"/>
            <net is_signal_inverted="no" name="amiga_addr[17]"/>
            <net is_signal_inverted="no" name="amiga_addr[16]"/>
            <net is_signal_inverted="no" name="amiga_addr[15]"/>
            <net is_signal_inverted="no" name="amiga_addr[14]"/>
            <net is_signal_inverted="no" name="amiga_addr[13]"/>
            <net is_signal_inverted="no" name="amiga_addr[12]"/>
            <net is_signal_inverted="no" name="amiga_addr[11]"/>
            <net is_signal_inverted="no" name="amiga_addr[10]"/>
            <net is_signal_inverted="no" name="amiga_addr[9]"/>
            <net is_signal_inverted="no" name="amiga_addr[8]"/>
            <net is_signal_inverted="no" name="amiga_addr[7]"/>
            <net is_signal_inverted="no" name="amiga_addr[6]"/>
            <net is_signal_inverted="no" name="amiga_addr[5]"/>
            <net is_signal_inverted="no" name="amiga_addr[4]"/>
            <net is_signal_inverted="no" name="amiga_addr[3]"/>
            <net is_signal_inverted="no" name="amiga_addr[2]"/>
            <net is_signal_inverted="no" name="amiga_addr[1]"/>
          </bus>
          <net is_signal_inverted="no" name="amiga_risingedge_read"/>
          <net is_signal_inverted="no" name="amiga_risingedge_write"/>
          <net is_signal_inverted="no" name="amiga_fallingedge_read"/>
          <net is_signal_inverted="no" name="amiga_fallingedge_write"/>
          <net is_signal_inverted="no" name="clk_7Mhz"/>
          <bus is_signal_inverted="no" link="all" name="ioTG68_DATA" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="ioTG68_DATA[15]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[14]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[13]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[12]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[11]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[10]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[9]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[8]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[7]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[6]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[5]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[4]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[3]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[2]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[1]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[0]"/>
          </bus>
          <net is_signal_inverted="no" name="iTG68_DTACKn"/>
          <net is_signal_inverted="no" name="iVPA"/>
          <net is_signal_inverted="no" name="E"/>
          <net is_signal_inverted="no" name="oTG68_ASn"/>
          <net is_signal_inverted="no" name="oTG68_LDSn"/>
          <net is_signal_inverted="no" name="oTG68_UDSn"/>
          <net is_signal_inverted="no" name="oTG68_RW"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="sdram:mysdram|TwoWayCache:mytwc|ready"/>
          <net is_signal_inverted="no" name="sdram:mysdram|port1_i.req"/>
          <net is_signal_inverted="no" name="sdram:mysdram|port1_o.ack"/>
          <net is_signal_inverted="no" name="sdram:mysdram|refreshpending"/>
          <net is_signal_inverted="no" name="sdram:mysdram|reset"/>
          <net is_signal_inverted="no" name="sdram:mysdram|reset_out"/>
          <net is_signal_inverted="no" name="mystate.delay1"/>
          <net is_signal_inverted="no" name="mystate.delay2"/>
          <net is_signal_inverted="no" name="mystate.delay3"/>
          <net is_signal_inverted="no" name="mystate.delay4"/>
          <net is_signal_inverted="no" name="mystate.fast2"/>
          <net is_signal_inverted="no" name="mystate.fast3"/>
          <net is_signal_inverted="no" name="mystate.fast_access"/>
          <net is_signal_inverted="no" name="mystate.init"/>
          <net is_signal_inverted="no" name="mystate.main"/>
          <net is_signal_inverted="no" name="fastram_fromcpu.req"/>
          <net is_signal_inverted="no" name="sdram_simple:mysdram|port1_o.ack"/>
          <bus is_signal_inverted="no" link="all" name="amiga_addr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="amiga_addr[23]"/>
            <net is_signal_inverted="no" name="amiga_addr[22]"/>
            <net is_signal_inverted="no" name="amiga_addr[21]"/>
            <net is_signal_inverted="no" name="amiga_addr[20]"/>
            <net is_signal_inverted="no" name="amiga_addr[19]"/>
            <net is_signal_inverted="no" name="amiga_addr[18]"/>
            <net is_signal_inverted="no" name="amiga_addr[17]"/>
            <net is_signal_inverted="no" name="amiga_addr[16]"/>
            <net is_signal_inverted="no" name="amiga_addr[15]"/>
            <net is_signal_inverted="no" name="amiga_addr[14]"/>
            <net is_signal_inverted="no" name="amiga_addr[13]"/>
            <net is_signal_inverted="no" name="amiga_addr[12]"/>
            <net is_signal_inverted="no" name="amiga_addr[11]"/>
            <net is_signal_inverted="no" name="amiga_addr[10]"/>
            <net is_signal_inverted="no" name="amiga_addr[9]"/>
            <net is_signal_inverted="no" name="amiga_addr[8]"/>
            <net is_signal_inverted="no" name="amiga_addr[7]"/>
            <net is_signal_inverted="no" name="amiga_addr[6]"/>
            <net is_signal_inverted="no" name="amiga_addr[5]"/>
            <net is_signal_inverted="no" name="amiga_addr[4]"/>
            <net is_signal_inverted="no" name="amiga_addr[3]"/>
            <net is_signal_inverted="no" name="amiga_addr[2]"/>
            <net is_signal_inverted="no" name="amiga_addr[1]"/>
          </bus>
          <net is_signal_inverted="no" name="amiga_risingedge_read"/>
          <net is_signal_inverted="no" name="amiga_risingedge_write"/>
          <net is_signal_inverted="no" name="amiga_fallingedge_read"/>
          <net is_signal_inverted="no" name="amiga_fallingedge_write"/>
          <net is_signal_inverted="no" name="clk_7Mhz"/>
          <bus is_signal_inverted="no" link="all" name="ioTG68_DATA" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="ioTG68_DATA[15]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[14]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[13]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[12]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[11]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[10]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[9]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[8]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[7]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[6]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[5]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[4]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[3]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[2]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[1]"/>
            <net is_signal_inverted="no" name="ioTG68_DATA[0]"/>
          </bus>
          <net is_signal_inverted="no" name="iTG68_DTACKn"/>
          <net is_signal_inverted="no" name="iVPA"/>
          <net is_signal_inverted="no" name="E"/>
          <net is_signal_inverted="no" name="oTG68_ASn"/>
          <net is_signal_inverted="no" name="oTG68_LDSn"/>
          <net is_signal_inverted="no" name="oTG68_UDSn"/>
          <net is_signal_inverted="no" name="oTG68_RW"/>
        </setup_view>
      </presentation>
      <trigger CRC="844511DB" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2013/07/06 17:29:01  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'iTG68_DTACKn' == rising edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2013/07/08 01:36:39  #0" power_up_mode="false" sample_depth="63" trigger_position="-1">000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000100000000000000000000000000111011111100000000000000000111100000000000100000000000000000000000001110111111000000000000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000010000000000000000000000000111011111100000010000000000111100000000000100000000000000000000000001110111111000000100000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000010000000000000000000000000111011111100000010000000000111100000000000100000000000000000000000001110111111000000100000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000010000000000000000000000000111011111100000010000000000111100000000000000000000000000000000000001110111111000000100000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000100000000000000000000000000111011111100000000000000000111100000000000100000000000000000000000001110111111000000000000000001111000000000001000000000000000000000000011101111110000000000000000011110000000000010000000000000000000000000111011111100000000000000000111100000000000100000000000000000000000001110111111000000000000000001111000000000001000000000000000000000000011101111110000000000000000011110000000000010000000000000000000000000111011111100000000000000000111100000000000100000000000000000000000001110111111000000000000000001111000000000001000000000000000000000000011101111110000000000000000011110000000000010000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000100000000001111000000000000000000000000000000000000011101111110000001000000000011110000000000100000000000000000000000000111011111100000010000000000111100000000000100000000000000000000000001110111111000000100000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000010000000000000000000000000111011111100000010000000000111100000000000100000000000000000000000001110111111000000100000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000010000000000000000000000000111011111100000010000000000111100000000000100000000000000000000000001110111111000000100000000001111000000000001000000000000000000000000011101111110000001000000000011110000000000000000000000000000000000000111011111100000010000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000000000000000000000000000000011101111110000000000000000011110000000000000000000000000000000000000111011111100000000000000000111100000000000000000000000000000000000001110111111000000000000000001111000000000010000000000000000000000000011101111110000000000000000011110000000000010000000000000000000000000111011111100000000000000000111100000000000100000000000000000000000001110111111000000000000000001111000000000001</data>
          <extradata>111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="2"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1208,800"/>
    <multi attribute="jtag widget size" size="2" value="384,133"/>
  </global_info>
</session>
