<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L195'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- SIInsertWaitcnts.cpp - Insert Wait Instructions --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Insert wait instructions for memory reads and writes.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Memory reads and writes are issued asynchronously, so we need to insert</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// S_WAITCNT instructions when we want to access any of their results or</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// overwrite any register that&apos;s used asynchronously.</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// TODO: This pass currently keeps one timeline per hardware counter. A more</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// finely-grained approach that keeps one timeline per event type could</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sometimes get away with generating weaker s_waitcnt instructions. For</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// example, when both SMEM and LDS are in flight and we need to wait for</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the i-th-last LDS instruction, then an lgkmcnt(i) is actually sufficient,</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// but the pass will currently generate a conservative lgkmcnt(0) because</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// multiple event types are in flight.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/MapVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/PostOrderIterator.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Sequence.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/AliasAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachinePostDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/DebugCounter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/TargetParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;si-insert-waitcnts&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DEBUG_COUNTER(ForceExpCounter, DEBUG_TYPE&quot;-forceexp&quot;,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Force emit s_waitcnt expcnt(0) instrs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DEBUG_COUNTER(ForceLgkmCounter, DEBUG_TYPE&quot;-forcelgkm&quot;,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Force emit s_waitcnt lgkmcnt(0) instrs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DEBUG_COUNTER(ForceVMCounter, DEBUG_TYPE&quot;-forcevm&quot;,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Force emit s_waitcnt vmcnt(0) instrs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; ForceEmitZeroFlag(</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;amdgpu-waitcnt-forcezero&quot;,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Force all waitcnt instrs to be emitted as s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)&quot;),</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::init(false), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Class of object that encapsulates latest instruction counter score</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// associated with the operand.  Used for determining whether</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// s_waitcnt instruction needs to be emitted.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum InstCounterType {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LOAD_CNT = 0, // VMcnt prior to gfx12.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DS_CNT,       // LKGMcnt prior to gfx12.</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXP_CNT,      //</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  STORE_CNT,    // VScnt in gfx10/gfx11.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_NORMAL_INST_CNTS,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SAMPLE_CNT = NUM_NORMAL_INST_CNTS, // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  BVH_CNT,                           // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  KM_CNT,                            // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_EXTENDED_INST_CNTS,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_INST_CNTS = NUM_EXTENDED_INST_CNTS</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;&gt; struct enum_iteration_traits&lt;InstCounterType&gt; {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static constexpr bool is_iterable = true;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return an iterator over all counters between LOAD_CNT (the first counter)</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and \c MaxCounter (exclusive, default value yields an enumeration over</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// all counters).</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>529k</pre></td><td class='code'><pre>auto inst_counter_types(InstCounterType MaxCounter = NUM_INST_CNTS) {</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>529k</pre></td><td class='code'><pre>  return enum_seq(LOAD_CNT, MaxCounter);</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>529k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using RegInterval = std::pair&lt;int, int&gt;;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct HardwareLimits {</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned LoadcntMax; // Corresponds to VMcnt prior to gfx12.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ExpcntMax;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned DscntMax;     // Corresponds to LGKMcnt prior to gfx12.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned StorecntMax;  // Corresponds to VScnt in gfx10/gfx11.</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned SamplecntMax; // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned BvhcntMax;    // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned KmcntMax;     // gfx12+ only.</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct RegisterEncoding {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned VGPR0;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned VGPRL;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned SGPR0;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned SGPRL;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum WaitEventType {</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_ACCESS,              // vector-memory read &amp; write</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_READ_ACCESS,         // vector-memory read</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_SAMPLER_READ_ACCESS, // vector-memory SAMPLER read (gfx12+ only)</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_BVH_READ_ACCESS,     // vector-memory BVH read (gfx12+ only)</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_WRITE_ACCESS,        // vector-memory write that is not scratch</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SCRATCH_WRITE_ACCESS,     // vector-memory write that may be scratch</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LDS_ACCESS,               // lds read &amp; write</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GDS_ACCESS,               // gds read &amp; write</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SQ_MESSAGE,               // send message</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SMEM_ACCESS,              // scalar-memory read &amp; write</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXP_GPR_LOCK,             // export holding on its data src</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GDS_GPR_LOCK,             // GDS holding on its data and addr src</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXP_POS_ACCESS,           // write to export position</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXP_PARAM_ACCESS,         // write to export parameter</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMW_GPR_LOCK,             // vector-memory write holding on its data src</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXP_LDS_ACCESS,           // read by ldsdir counting as export</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_WAIT_EVENTS,</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The mapping is:</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  0                .. SQ_MAX_PGM_VGPRS-1               real VGPRs</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  SQ_MAX_PGM_VGPRS .. NUM_ALL_VGPRS-1                  extra VGPR-like slots</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  NUM_ALL_VGPRS    .. NUM_ALL_VGPRS+SQ_MAX_PGM_SGPRS-1 real SGPRs</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We reserve a fixed number of VGPR slots in the scoring tables for</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// special tokens like SCMEM_LDS (needed for buffer load to LDS).</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum RegisterMapping {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SQ_MAX_PGM_VGPRS = 512, // Maximum programmable VGPRs across all targets.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AGPR_OFFSET = 256,      // Maximum programmable ArchVGPRs across all targets.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SQ_MAX_PGM_SGPRS = 256, // Maximum programmable SGPRs across all targets.</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_EXTRA_VGPRS = 9,    // Reserved slots for DS.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Artificial register slots to track LDS writes into specific LDS locations</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if a location is known. When slots are exhausted or location is</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unknown use the first slot. The first slot is also always updated in</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to known location&apos;s slot to properly generate waits if dependent</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction&apos;s location is unknown.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EXTRA_VGPR_LDS = 0,</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_ALL_VGPRS = SQ_MAX_PGM_VGPRS + NUM_EXTRA_VGPRS, // Where SGPR starts.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Enumerate different types of result-returning VMEM operations. Although</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// s_waitcnt orders them all with a single vmcnt counter, in the absence of</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// s_waitcnt only instructions of the same VmemType are guaranteed to write</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// their results in order -- so there is no need to insert an s_waitcnt between</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// two instructions of the same type that write the same vgpr.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum VmemType {</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BUF instructions and MIMG instructions without a sampler.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_NOSAMPLER,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MIMG instructions with a sampler.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_SAMPLER,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BVH instructions</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMEM_BVH,</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NUM_VMEM_TYPES</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Maps values of InstCounterType to the instruction that waits on that</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// counter. Only used if GCNSubtarget::hasExtendedWaitCounts()</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// returns true.</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const unsigned instrsForExtendedCounterTypes[NUM_EXTENDED_INST_CNTS] = {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::S_WAIT_LOADCNT,  AMDGPU::S_WAIT_DSCNT,     AMDGPU::S_WAIT_EXPCNT,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::S_WAIT_STORECNT, AMDGPU::S_WAIT_SAMPLECNT, AMDGPU::S_WAIT_BVHCNT,</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::S_WAIT_KMCNT};</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>static bool updateVMCntOnly(const MachineInstr &amp;Inst) {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>  return SIInstrInfo::isVMEM(Inst) || <div class='tooltip'>SIInstrInfo::isFLATGlobal(Inst)<span class='tooltip-content'>828k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224k</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83.4k</span>, <span class='None'>False</span>: <span class='covered-line'>745k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>         <div class='tooltip'>SIInstrInfo::isFLATScratch(Inst)<span class='tooltip-content'>745k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.3k</span>, <span class='None'>False</span>: <span class='covered-line'>725k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L172'><span>172:10</span></a></span>) to (<span class='line-number'><a href='#L172'><span>173:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (172:10)
     Condition C2 --> (172:39)
     Condition C3 --> (173:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>static bool isNormalMode(InstCounterType MaxCounter) {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>  return MaxCounter == NUM_NORMAL_INST_CNTS;</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>VmemType getVmemType(const MachineInstr &amp;Inst) {</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>  assert(updateVMCntOnly(Inst));</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isMIMG(Inst) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isVIMAGE(Inst)<span class='tooltip-content'>150k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149k</span>, <span class='None'>False</span>: <span class='covered-line'>1.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>      <div class='tooltip'>!SIInstrInfo::isVSAMPLE(Inst)<span class='tooltip-content'>149k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>148k</span>, <span class='None'>False</span>: <span class='covered-line'>1.26k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L184'><span>184:7</span></a></span>) to (<span class='line-number'><a href='#L184'><span>185:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (184:7)
     Condition C2 --> (184:37)
     Condition C3 --> (185:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>    return VMEM_NOSAMPLER;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  const AMDGPU::MIMGInfo *Info = AMDGPU::getMIMGInfo(Inst.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  const AMDGPU::MIMGBaseOpcodeInfo *BaseInfo =</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>      AMDGPU::getMIMGBaseOpcodeInfo(Info-&gt;BaseOpcode);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  return BaseInfo-&gt;BVH ? <div class='tooltip'>VMEM_BVH<span class='tooltip-content'>420</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>15.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>                       : <div class='tooltip'>BaseInfo-&gt;Sampler<span class='tooltip-content'>15.4k</span></div> ? <div class='tooltip'>VMEM_SAMPLER<span class='tooltip-content'>8.28k</span></div> : <div class='tooltip'>VMEM_NOSAMPLER<span class='tooltip-content'>7.16k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.28k</span>, <span class='None'>False</span>: <span class='covered-line'>7.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>unsigned &amp;getCounterRef(AMDGPU::Waitcnt &amp;Wait, InstCounterType T) {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  switch (T) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  case LOAD_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120k</span>, <span class='None'>False</span>: <span class='covered-line'>448k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    return Wait.LoadCnt;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>  case EXP_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.2k</span>, <span class='None'>False</span>: <span class='covered-line'>510k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>    return Wait.ExpCnt;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>  case DS_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167k</span>, <span class='None'>False</span>: <span class='covered-line'>401k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>    return Wait.DsCnt;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>  case STORE_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.1k</span>, <span class='None'>False</span>: <span class='covered-line'>516k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>    return Wait.StoreCnt;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  case SAMPLE_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.7k</span>, <span class='None'>False</span>: <span class='covered-line'>514k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>    return Wait.SampleCnt;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  case BVH_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.7k</span>, <span class='None'>False</span>: <span class='covered-line'>514k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>    return Wait.BvhCnt;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>63.9k</pre></td><td class='code'><pre>  case KM_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.9k</span>, <span class='None'>False</span>: <span class='covered-line'>504k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>63.9k</pre></td><td class='code'><pre>    return Wait.KmCnt;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>568k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;bad InstCounterType&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>void addWait(AMDGPU::Waitcnt &amp;Wait, InstCounterType T, unsigned Count) {</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  unsigned &amp;WC = getCounterRef(Wait, T);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  WC = std::min(WC, Count);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>void setNoWait(AMDGPU::Waitcnt &amp;Wait, InstCounterType T) {</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>  getCounterRef(Wait, T) = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>unsigned getWait(AMDGPU::Waitcnt &amp;Wait, InstCounterType T) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>  return getCounterRef(Wait, T);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Mapping from event to counter according to the table masks.</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>InstCounterType eventCounter(const unsigned *masks, WaitEventType E) {</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>747k</pre></td><td class='code'><pre>  for (auto T : inst_counter_types()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>747k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>747k</pre></td><td class='code'><pre>    if (masks[T] &amp; (1 &lt;&lt; E))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376k</span>, <span class='None'>False</span>: <span class='covered-line'>370k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>      return T;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>747k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;event type has no associated counter&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This objects maintains the current score brackets of each wait counter, and</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// a per-register scoreboard for each wait counter.</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We also maintain the latest score for every event type that can change the</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// waitcnt in order to know if there are multiple types of events within</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the brackets. When multiple types of event happen in the bracket,</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// wait count may get decreased out of order, therefore we need to put in</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// &quot;s_waitcnt 0&quot; before use.</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class WaitcntBrackets {</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntBrackets(const GCNSubtarget *SubTarget, InstCounterType MaxCounter,</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  HardwareLimits Limits, RegisterEncoding Encoding,</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  const unsigned *WaitEventMaskForInst,</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  InstCounterType SmemAccessCounter)</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>      : ST(SubTarget), MaxCounter(MaxCounter), Limits(Limits),</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>        Encoding(Encoding), WaitEventMaskForInst(WaitEventMaskForInst),</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>        SmemAccessCounter(SmemAccessCounter) {}</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  unsigned getWaitCountMax(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    switch (T) {</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>65.3k</pre></td><td class='code'><pre>    case LOAD_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.3k</span>, <span class='None'>False</span>: <span class='covered-line'>71.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>65.3k</pre></td><td class='code'><pre>      return Limits.LoadcntMax;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>    case DS_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>122k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>      return Limits.DscntMax;</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>    case EXP_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.3k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      return Limits.ExpcntMax;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>    case STORE_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.2k</span>, <span class='None'>False</span>: <span class='covered-line'>105k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>      return Limits.StorecntMax;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case SAMPLE_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return Limits.SamplecntMax;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case BVH_CNT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return Limits.BvhcntMax</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case KM_CNT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L269' href='#L269'><span>269:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return Limits.KmcntMax</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span>;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>20.5M</pre></td><td class='code'><pre>  unsigned getScoreLB(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>20.5M</pre></td><td class='code'><pre>    assert(T &lt; NUM_INST_CNTS);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>20.5M</pre></td><td class='code'><pre>    return ScoreLBs[T];</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>20.5M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>29.8M</pre></td><td class='code'><pre>  unsigned getScoreUB(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>29.8M</pre></td><td class='code'><pre>    assert(T &lt; NUM_INST_CNTS);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>29.8M</pre></td><td class='code'><pre>    return ScoreUBs[T];</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>29.8M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>8.53M</pre></td><td class='code'><pre>  unsigned getScoreRange(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>8.53M</pre></td><td class='code'><pre>    return getScoreUB(T) - getScoreLB(T);</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>8.53M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>  unsigned getRegScore(int GprNo, InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>    if (GprNo &lt; NUM_ALL_VGPRS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.18M</span>, <span class='None'>False</span>: <span class='covered-line'>3.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>8.18M</pre></td><td class='code'><pre>      return VgprScores[T][GprNo];</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>8.18M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>3.79M</pre></td><td class='code'><pre>    assert(T == SmemAccessCounter);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>3.79M</pre></td><td class='code'><pre>    return SgprScores[GprNo - NUM_ALL_VGPRS];</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>3.79M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool merge(const WaitcntBrackets &amp;Other);</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegInterval getRegInterval(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const SIRegisterInfo *TRI, unsigned OpNo) const;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool counterOutOfOrder(InstCounterType T) const;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void simplifyWaitcnt(AMDGPU::Waitcnt &amp;Wait) const;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void simplifyWaitcnt(InstCounterType T, unsigned &amp;Count) const;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void determineWait(InstCounterType T, int RegNo, AMDGPU::Waitcnt &amp;Wait) const;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void applyWaitcnt(const AMDGPU::Waitcnt &amp;Wait);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void applyWaitcnt(InstCounterType T, unsigned Count);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void updateByEvent(const SIInstrInfo *TII, const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const MachineRegisterInfo *MRI, WaitEventType E,</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  unsigned hasPendingEvent() const { return PendingEvents; }</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>1.30M</pre></td><td class='code'><pre>  unsigned hasPendingEvent(WaitEventType E) const {</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>1.30M</pre></td><td class='code'><pre>    return PendingEvents &amp; (1 &lt;&lt; E);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>1.30M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>94.7k</pre></td><td class='code'><pre>  unsigned hasPendingEvent(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>94.7k</pre></td><td class='code'><pre>    unsigned HasPending = PendingEvents &amp; WaitEventMaskForInst[T];</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>94.7k</pre></td><td class='code'><pre>    assert((HasPending != 0) == (getScoreRange(T) != 0));</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>94.7k</pre></td><td class='code'><pre>    return HasPending;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>94.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>  bool hasMixedPendingEvents(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>    unsigned Events = hasPendingEvent(T);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Return true if more than one bit is set in Events.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>    return Events &amp; (Events - 1);</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>  bool hasPendingFlat() const {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>    return ((LastFlat[DS_CNT] &gt; ScoreLBs[DS_CNT] &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.85k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>             <div class='tooltip'>LastFlat[DS_CNT] &lt;= ScoreUBs[DS_CNT]<span class='tooltip-content'>6.85k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.85k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>175k</span></div><div class='tooltip'>LastFlat[LOAD_CNT] &gt; ScoreLBs[LOAD_CNT]<span class='tooltip-content'>175k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>             <div class='tooltip'>LastFlat[LOAD_CNT] &lt;= ScoreUBs[LOAD_CNT]<span class='tooltip-content'>177</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L332'><span>332:13</span></a></span>) to (<span class='line-number'><a href='#L332'><span>335:55</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (332:14)
     Condition C2 --> (333:14)
     Condition C3 --> (334:14)
     Condition C4 --> (335:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  T,  -,  -  = T      }
  3 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  void setPendingFlat() {</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    LastFlat[LOAD_CNT] = ScoreUBs[LOAD_CNT];</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    LastFlat[DS_CNT] = ScoreUBs[DS_CNT];</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true if there might be pending writes to the specified vgpr by VMEM</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with types different from V.</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  bool hasOtherPendingVmemTypes(int GprNo, VmemType V) const {</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    assert(GprNo &lt; NUM_ALL_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    return VgprVmemTypes[GprNo] &amp; ~(1 &lt;&lt; V);</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>  void clearVgprVmemTypes(int GprNo) {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    assert(GprNo &lt; NUM_ALL_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    VgprVmemTypes[GprNo] = 0;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>  void setStateOnFunctionEntryOrReturn() {</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>    setScoreUB(STORE_CNT, getScoreUB(STORE_CNT) + getWaitCountMax(STORE_CNT));</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>    PendingEvents |= WaitEventMaskForInst[STORE_CNT];</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>  ArrayRef&lt;const MachineInstr *&gt; getLDSDMAStores() const {</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>    return LDSDMAStores;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void print(raw_ostream &amp;);</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  void dump() { print(dbgs()); }</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct MergeInfo {</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned OldLB;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned OtherLB;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned MyShift;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned OtherShift;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool mergeScore(const MergeInfo &amp;M, unsigned &amp;Score,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         unsigned OtherScore);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  void setScoreLB(InstCounterType T, unsigned Val) {</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    assert(T &lt; NUM_INST_CNTS);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    ScoreLBs[T] = Val;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>312k</pre></td><td class='code'><pre>  void setScoreUB(InstCounterType T, unsigned Val) {</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>312k</pre></td><td class='code'><pre>    assert(T &lt; NUM_INST_CNTS);</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>312k</pre></td><td class='code'><pre>    ScoreUBs[T] = Val;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>312k</pre></td><td class='code'><pre>    if (T != EXP_CNT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>295k</span>, <span class='None'>False</span>: <span class='covered-line'>17.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>295k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>    if (getScoreRange(EXP_CNT) &gt; getWaitCountMax(EXP_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>16.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>      ScoreLBs[EXP_CNT] = ScoreUBs[EXP_CNT] - getWaitCountMax(EXP_CNT);</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>  void setRegScore(int GprNo, InstCounterType T, unsigned Val) {</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>    if (GprNo &lt; NUM_ALL_VGPRS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192k</span>, <span class='None'>False</span>: <span class='covered-line'>203k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>      VgprUB = std::max(VgprUB, GprNo);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>      VgprScores[T][GprNo] = Val;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>203k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>203k</pre></td><td class='code'><pre>      assert(T == SmemAccessCounter);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>203k</pre></td><td class='code'><pre>      SgprUB = std::max(SgprUB, GprNo - NUM_ALL_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>203k</pre></td><td class='code'><pre>      SgprScores[GprNo - NUM_ALL_VGPRS] = Val;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>203k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void setExpScore(const MachineInstr *MI, const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   const SIRegisterInfo *TRI, const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   unsigned OpNo, unsigned Val);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GCNSubtarget *ST = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstCounterType MaxCounter = NUM_EXTENDED_INST_CNTS;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HardwareLimits Limits = {};</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegisterEncoding Encoding = {};</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const unsigned *WaitEventMaskForInst;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstCounterType SmemAccessCounter;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ScoreLBs[NUM_INST_CNTS] = {0};</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ScoreUBs[NUM_INST_CNTS] = {0};</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned PendingEvents = 0;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remember the last flat memory operation.</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned LastFlat[NUM_INST_CNTS] = {0};</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // wait_cnt scores for every vgpr.</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep track of the VgprUB and SgprUB to make merge at join efficient.</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int VgprUB = -1;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int SgprUB = -1;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned VgprScores[NUM_INST_CNTS][NUM_ALL_VGPRS] = {{0}};</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Wait cnt scores for every sgpr, only DS_CNT (corresponding to LGKMcnt</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pre-gfx12) or KM_CNT (gfx12+ only) are relevant.</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned SgprScores[SQ_MAX_PGM_SGPRS] = {0};</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bitmask of the VmemTypes of VMEM instructions that might have a pending</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // write to each vgpr.</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned char VgprVmemTypes[NUM_ALL_VGPRS] = {0};</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Store representative LDS DMA operations. The only useful info here is</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // alias info. One store is kept per unique AAInfo.</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;const MachineInstr *, NUM_EXTRA_VGPRS - 1&gt; LDSDMAStores;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This abstracts the logic for generating and updating S_WAIT* instructions</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// away from the analysis that determines where they are needed. This was</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// done because the set of counters and instructions for waiting on them</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// underwent a major shift with gfx12, sufficiently so that having this</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// abstraction allows the main analysis logic to be simpler than it would</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// otherwise have had to become.</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class WaitcntGenerator {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GCNSubtarget *ST = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AMDGPU::IsaVersion IV;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstCounterType MaxCounter;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  WaitcntGenerator() {}</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGenerator(const GCNSubtarget *ST, InstCounterType MaxCounter)</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>      : ST(ST), TII(ST-&gt;getInstrInfo()),</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>        IV(AMDGPU::getIsaVersion(ST-&gt;getCPU())), MaxCounter(MaxCounter) {}</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Edits an existing sequence of wait count instructions according</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to an incoming Waitcnt value, which is itself updated to reflect</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // any new wait count instructions which may need to be generated by</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // WaitcntGenerator::createNewWaitcnt(). It will return true if any edits</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // were made.</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This editing will usually be merely updated operands, but it may also</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // delete instructions if the incoming Wait value indicates they are not</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // needed. It may also remove existing instructions for which a wait</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is needed if it can be determined that it is better to generate new</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions later, as can happen on gfx12.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  applyPreexistingWaitcnt(WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineInstr &amp;OldWaitcntInstr, AMDGPU::Waitcnt &amp;Wait,</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::instr_iterator It) const = 0;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transform a soft waitcnt into a normal one.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool promoteSoftWaitCnt(MachineInstr *Waitcnt) const;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generates new wait count instructions according to the  value of</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Wait, returning true if any new instructions were created.</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool createNewWaitcnt(MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                AMDGPU::Waitcnt Wait) = 0;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns an array of bit masks which can be used to map values in</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // WaitEventType to corresponding counter values in InstCounterType.</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual const unsigned *getWaitEventMask() const = 0;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns a new waitcnt with all counters except VScnt set to 0. If</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // IncludeVSCnt is true, VScnt is set to 0, otherwise it is set to ~0u.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual AMDGPU::Waitcnt getAllZeroWaitcnt(bool IncludeVSCnt) const = 0;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  virtual ~WaitcntGenerator() = default;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask value from the initializer list of wait event types.</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static constexpr unsigned</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  eventMask(std::initializer_list&lt;WaitEventType&gt; Events) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned Mask = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (auto &amp;E : Events)</span></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Mask |= 1 &lt;&lt; E;</span></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return Mask;</span></pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class WaitcntGeneratorPreGFX12 : public WaitcntGenerator {</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>  WaitcntGeneratorPreGFX12() {}</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGeneratorPreGFX12(const GCNSubtarget *ST)</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>      : WaitcntGenerator(ST, NUM_NORMAL_INST_CNTS) {}</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  applyPreexistingWaitcnt(WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineInstr &amp;OldWaitcntInstr, AMDGPU::Waitcnt &amp;Wait,</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::instr_iterator It) const override;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool createNewWaitcnt(MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        AMDGPU::Waitcnt Wait) override;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  const unsigned *getWaitEventMask() const override {</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    static const unsigned WaitEventMaskForInstPreGFX12[NUM_INST_CNTS] = {</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        eventMask({VMEM_ACCESS, VMEM_READ_ACCESS, VMEM_SAMPLER_READ_ACCESS,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>                   VMEM_BVH_READ_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        eventMask({SMEM_ACCESS, LDS_ACCESS, GDS_ACCESS, SQ_MESSAGE}),</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        eventMask({EXP_GPR_LOCK, GDS_GPR_LOCK, VMW_GPR_LOCK, EXP_PARAM_ACCESS,</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>                   EXP_POS_ACCESS, EXP_LDS_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        eventMask({VMEM_WRITE_ACCESS, SCRATCH_WRITE_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        0,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        0,</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>        0};</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    return WaitEventMaskForInstPreGFX12;</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual AMDGPU::Waitcnt getAllZeroWaitcnt(bool IncludeVSCnt) const override;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class WaitcntGeneratorGFX12Plus : public WaitcntGenerator {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>  WaitcntGeneratorGFX12Plus() {}</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGeneratorGFX12Plus(const GCNSubtarget *ST, InstCounterType MaxCounter)</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>      : WaitcntGenerator(ST, MaxCounter) {}</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  applyPreexistingWaitcnt(WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineInstr &amp;OldWaitcntInstr, AMDGPU::Waitcnt &amp;Wait,</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::instr_iterator It) const override;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool createNewWaitcnt(MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        AMDGPU::Waitcnt Wait) override;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>  const unsigned *getWaitEventMask() const override {</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    static const unsigned WaitEventMaskForInstGFX12Plus[NUM_INST_CNTS] = {</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({VMEM_ACCESS, VMEM_READ_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({LDS_ACCESS, GDS_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({EXP_GPR_LOCK, GDS_GPR_LOCK, VMW_GPR_LOCK, EXP_PARAM_ACCESS,</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>                   EXP_POS_ACCESS, EXP_LDS_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({VMEM_WRITE_ACCESS, SCRATCH_WRITE_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({VMEM_SAMPLER_READ_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({VMEM_BVH_READ_ACCESS}),</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>        eventMask({SMEM_ACCESS, SQ_MESSAGE})};</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    return WaitEventMaskForInstGFX12Plus;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual AMDGPU::Waitcnt getAllZeroWaitcnt(bool IncludeVSCnt) const override;</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SIInsertWaitcnts : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GCNSubtarget *ST = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineRegisterInfo *MRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;const Value *, MachineBasicBlock *&gt; SLoadAddresses;</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;MachineBasicBlock *, bool&gt; PreheadersToFlush;</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineLoopInfo *MLI;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachinePostDominatorTree *PDT;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AliasAnalysis *AA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct BlockInfo {</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    std::unique_ptr&lt;WaitcntBrackets&gt; Incoming;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool Dirty = true;</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstCounterType SmemAccessCounter;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MapVector&lt;MachineBasicBlock *, BlockInfo&gt; BlockInfos;</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ForceEmitZeroWaitcnts: force all waitcnts insts to be s_waitcnt 0</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because of amdgpu-waitcnt-forcezero flag</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ForceEmitZeroWaitcnts;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ForceEmitWaitcnt[NUM_INST_CNTS];</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool OptNone;</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In any given run of this pass, WCG will point to one of these two</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // generator objects, which must have been re-initialised before use</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from a value made using a subtarget constructor.</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGeneratorPreGFX12 WCGPreGFX12;</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGeneratorGFX12Plus WCGGFX12Plus;</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  WaitcntGenerator *WCG = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // S_ENDPGM instructions before which we should insert a DEALLOC_VGPRS</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // message.</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseSet&lt;MachineInstr *&gt; ReleaseVGPRInsts;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstCounterType MaxCounter = NUM_NORMAL_INST_CNTS;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>  SIInsertWaitcnts() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>    (void)ForceExpCounter;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>    (void)ForceLgkmCounter;</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>    (void)ForceVMCounter;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldFlushVmCnt(MachineLoop *ML, WaitcntBrackets &amp;Brackets);</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPreheaderToFlush(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          WaitcntBrackets &amp;ScoreBrackets);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isVMEMOrFlatVMEM(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    return &quot;SI insert wait instructions&quot;;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    AU.addRequired&lt;MachinePostDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    AU.addUsedIfAvailable&lt;AAResultsWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    AU.addPreserved&lt;AAResultsWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isForceEmitWaitcnt() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (auto T : inst_counter_types())</span></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (ForceEmitWaitcnt[T])</span></pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return true;</span></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  void setForceEmitWaitcnt() {</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For non-debug builds, ForceEmitWaitcnt has been initialized to false;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For debug builds, get the debug counter info and adjust if need be</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (DebugCounter::isCounterSet(ForceExpCounter) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>        <div class='tooltip'>DebugCounter::shouldExecute(ForceExpCounter)<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L651'><span>651:9</span></a></span>) to (<span class='line-number'><a href='#L651'><span>652:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (651:9)
     Condition C2 --> (652:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ForceEmitWaitcnt[EXP_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[EXP_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (DebugCounter::isCounterSet(ForceLgkmCounter) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>        <div class='tooltip'>DebugCounter::shouldExecute(ForceLgkmCounter)<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L658'><span>658:9</span></a></span>) to (<span class='line-number'><a href='#L658'><span>659:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (658:9)
     Condition C2 --> (659:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      ForceEmitWaitcnt[DS_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      ForceEmitWaitcnt[KM_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[DS_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[KM_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (DebugCounter::isCounterSet(ForceVMCounter) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>        <div class='tooltip'>DebugCounter::shouldExecute(ForceVMCounter)<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L667'><span>667:9</span></a></span>) to (<span class='line-number'><a href='#L667'><span>668:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (667:9)
     Condition C2 --> (668:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      ForceEmitWaitcnt[LOAD_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      ForceEmitWaitcnt[SAMPLE_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      ForceEmitWaitcnt[BVH_CNT] = true;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[LOAD_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[SAMPLE_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ForceEmitWaitcnt[BVH_CNT] = false;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>#endif // NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the appropriate VMEM_*_ACCESS type for Inst, which must be a VMEM or</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FLAT instruction.</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>  WaitEventType getVmemWaitEventType(const MachineInstr &amp;Inst) const {</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Maps VMEM access types to their corresponding WaitEventType.</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>    static const WaitEventType VmemReadMapping[NUM_VMEM_TYPES] = {</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>        VMEM_READ_ACCESS, VMEM_SAMPLER_READ_ACCESS, VMEM_BVH_READ_ACCESS};</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>    assert(SIInstrInfo::isVMEM(Inst) || SIInstrInfo::isFLAT(Inst));</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LDS DMA loads are also stores, but on the LDS side. On the VMEM side</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // these should use VM_CNT.</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>    if (!ST-&gt;hasVscnt() || <div class='tooltip'>SIInstrInfo::mayWriteLDSThroughDMA(Inst)<span class='tooltip-content'>44.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>44.1k</span>]
  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>44.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L690'><span>690:9</span></a></span>) to (<span class='line-number'><a href='#L690'><span>690:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (690:9)
     Condition C2 --> (690:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      return VMEM_ACCESS;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>44.1k</pre></td><td class='code'><pre>    if (Inst.mayStore() &amp;&amp; <div class='tooltip'>!SIInstrInfo::isAtomicRet(Inst)<span class='tooltip-content'>28.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.2k</span>, <span class='None'>False</span>: <span class='covered-line'>15.8k</span>]
  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.6k</span>, <span class='None'>False</span>: <span class='covered-line'>3.66k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L692'><span>692:9</span></a></span>) to (<span class='line-number'><a href='#L692'><span>692:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (692:9)
     Condition C2 --> (692:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FLAT and SCRATCH instructions may access scratch. Other VMEM</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instructions do not.</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>24.6k</pre></td><td class='code'><pre>      if (SIInstrInfo::isFLAT(Inst) &amp;&amp; <div class='tooltip'>mayAccessScratchThroughFlat(Inst)<span class='tooltip-content'>19.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.50k</span>]
  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.06k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L695'><span>695:11</span></a></span>) to (<span class='line-number'><a href='#L695'><span>695:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (695:11)
     Condition C2 --> (695:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>7.06k</pre></td><td class='code'><pre>        return SCRATCH_WRITE_ACCESS;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>      return VMEM_WRITE_ACCESS;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>24.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>19.5k</pre></td><td class='code'><pre>    if (!ST-&gt;hasExtendedWaitCounts() || <div class='tooltip'>SIInstrInfo::isFLAT(Inst)<span class='tooltip-content'>3.03k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.03k</span>]
  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>956</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L699'><span>699:9</span></a></span>) to (<span class='line-number'><a href='#L699'><span>699:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (699:9)
     Condition C2 --> (699:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>      return VMEM_READ_ACCESS;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>956</pre></td><td class='code'><pre>    return VmemReadMapping[getVmemType(Inst)];</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>19.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool mayAccessVMEMThroughFlat(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool mayAccessLDSThroughFlat(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool mayAccessScratchThroughFlat(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool generateWaitcntInstBefore(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineInstr *OldWaitcntInstr,</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 bool FlushVmCnt);</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool generateWaitcnt(AMDGPU::Waitcnt Wait,</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MachineBasicBlock &amp;Block, WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MachineInstr *OldWaitcntInstr);</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void updateEventWaitcntAfter(MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               WaitcntBrackets *ScoreBrackets);</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool insertWaitcntInBlock(MachineFunction &amp;MF, MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            WaitcntBrackets &amp;ScoreBrackets);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegInterval WaitcntBrackets::getRegInterval(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>                                            unsigned OpNo) const {</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>  const MachineOperand &amp;Op = MI-&gt;getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>  if (!TRI-&gt;isInAllocatableClass(Op.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235k</span>, <span class='None'>False</span>: <span class='covered-line'>3.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    return {-1, -1};</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A use via a PW operand does not need a waitcnt.</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A partial write is not a WAW.</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  assert(!Op.getSubReg() || !Op.isUndef());</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  RegInterval Result;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  unsigned Reg = TRI-&gt;getEncodingValue(AMDGPU::getMCReg(Op.getReg(), *ST)) &amp;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>                 AMDGPU::HWEncoding::REG_IDX_MASK;</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  if (TRI-&gt;isVectorRegister(*MRI, Op.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57M</span>, <span class='None'>False</span>: <span class='covered-line'>2.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>1.57M</pre></td><td class='code'><pre>    assert(Reg &gt;= Encoding.VGPR0 &amp;&amp; Reg &lt;= Encoding.VGPRL);</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>1.57M</pre></td><td class='code'><pre>    Result.first = Reg - Encoding.VGPR0;</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>1.57M</pre></td><td class='code'><pre>    if (TRI-&gt;isAGPR(*MRI, Op.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.55M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      Result.first += AGPR_OFFSET;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>1.57M</pre></td><td class='code'><pre>    assert(Result.first &gt;= 0 &amp;&amp; Result.first &lt; SQ_MAX_PGM_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>  } else if (TRI-&gt;isSGPRReg(*MRI, Op.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>    assert(Reg &gt;= Encoding.SGPR0 &amp;&amp; Reg &lt; SQ_MAX_PGM_SGPRS);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>    Result.first = Reg - Encoding.SGPR0 + NUM_ALL_VGPRS;</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>    assert(Result.first &gt;= NUM_ALL_VGPRS &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>           Result.first &lt; SQ_MAX_PGM_SGPRS + NUM_ALL_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>2.06M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Handle TTMP</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // else if (TRI-&gt;isTTMP(*MRI, Reg.getReg())) ...</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return {-1, -1}</span>;</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = TRI-&gt;getPhysRegBaseClass(Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  unsigned Size = TRI-&gt;getRegSizeInBits(*RC);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  Result.second = Result.first + ((Size + 16) / 32);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  return Result;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void WaitcntBrackets::setExpScore(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MachineRegisterInfo *MRI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>                                  unsigned Val) {</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>  RegInterval Interval = getRegInterval(MI, MRI, TRI, OpNo);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>  assert(TRI-&gt;isVectorRegister(*MRI, MI-&gt;getOperand(OpNo).getReg()));</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>  <div class='tooltip'>for (int RegNo = Interval.first; <span class='tooltip-content'>20.8k</span></div>RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>32.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.1k</span>, <span class='None'>False</span>: <span class='covered-line'>20.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>32.1k</pre></td><td class='code'><pre>    setRegScore(RegNo, EXP_CNT, Val);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>32.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void WaitcntBrackets::updateByEvent(const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>                                    WaitEventType E, MachineInstr &amp;Inst) {</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  InstCounterType T = eventCounter(WaitEventMaskForInst, E);</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  unsigned UB = getScoreUB(T);</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  unsigned CurrScore = UB + 1;</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  if (CurrScore == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>281k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;InsertWaitcnt score wraparound&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PendingEvents and ScoreUB need to be update regardless if this event</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // changes the score of a register or not.</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Examples including vm_cnt when buffer-store or lgkm_cnt when send-message.</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  PendingEvents |= 1 &lt;&lt; E;</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  setScoreUB(T, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>  if (T == EXP_CNT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>263k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put score on the source vgprs. If this is a store, just use those</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // specific register(s).</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>    if (TII-&gt;isDS(Inst) &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>623</span></div><div class='tooltip'>Inst.mayStore()<span class='tooltip-content'>623</span></div> || <div class='tooltip'><span class='red'>Inst.mayLoad()</span><span class='tooltip-content'>0</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>623</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>623</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:48</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L795'><span>795:9</span></a></span>) to (<span class='line-number'><a href='#L795'><span>795:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (795:9)
     Condition C2 --> (795:29)
     Condition C3 --> (795:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      int AddrOpIdx =</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>          AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::addr);</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // All GDS operations must protect their address register (same as</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // export.)</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      if (AddrOpIdx != -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>427</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>        setExpScore(&amp;Inst, TII, TRI, MRI, AddrOpIdx, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      if (Inst.mayStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L804' href='#L804'><span>804:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>623</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>        if (AMDGPU::hasNamedOperand(Inst.getOpcode(), AMDGPU::OpName::data0)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>430</span>, <span class='None'>False</span>: <span class='covered-line'>193</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>          setExpScore(</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>              &amp;Inst, TII, TRI, MRI,</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>              AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::data0),</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>              CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>        if (AMDGPU::hasNamedOperand(Inst.getOpcode(), AMDGPU::OpName::data1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>618</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          setExpScore(&amp;Inst, TII, TRI, MRI,</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                      AMDGPU::getNamedOperandIdx(Inst.getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                                                 AMDGPU::OpName::data1),</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                      CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      } else <div class='tooltip'><span class='red'>if (</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>SIInstrInfo::isAtomicRet(Inst)</span><span class='tooltip-content'>0</span></div><span class='red'> &amp;&amp; </span><div class='tooltip'><span class='red'>!SIInstrInfo::isGWS(Inst)</span><span class='tooltip-content'>0</span></div><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:52</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 </span><span class='red'>Inst.getOpcode() != AMDGPU::DS_APPEND</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L818' href='#L818'><span>818:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 </span><span class='red'>Inst.getOpcode() != AMDGPU::DS_CONSUME</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 </span><span class='red'>Inst.getOpcode() != AMDGPU::DS_ORDERED_COUNT</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L820' href='#L820'><span>820:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L817'><span>817:18</span></a></span>) to (<span class='line-number'><a href='#L817'><span>820:62</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (817:18)
     Condition C2 --> (817:52)
     Condition C3 --> (818:18)
     Condition C4 --> (819:18)
     Condition C5 --> (820:18)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (unsigned I = 0, E = Inst.getNumOperands(); </span><span class='red'>I != E</span><span class='red'>; </span><span class='red'>++I</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:57</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          const MachineOperand &amp;Op = Inst.getOperand(I);</span></pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>Op.isReg()</span><span class='red'> &amp;&amp; </span><span class='red'>!Op.isDef()</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L823' href='#L823'><span>823:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L823' href='#L823'><span>823:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              </span><span class='red'>TRI-&gt;isVectorRegister(*MRI, Op.getReg())</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L823'><span>823:15</span></a></span>) to (<span class='line-number'><a href='#L823'><span>824:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (823:15)
     Condition C2 --> (823:29)
     Condition C3 --> (824:15)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            setExpScore(&amp;Inst, TII, TRI, MRI, I, CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    } else if (TII-&gt;isFLAT(Inst)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Inst.mayStore()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        setExpScore(</span></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            &amp;Inst, TII, TRI, MRI,</span></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::data),</span></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>SIInstrInfo::isAtomicRet(Inst)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        setExpScore(</span></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            &amp;Inst, TII, TRI, MRI,</span></pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::data),</span></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre><span class='red'>    }</span> else if (TII-&gt;isMIMG(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>      if (Inst.mayStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        setExpScore(&amp;Inst, TII, TRI, MRI, 0, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>      } else <div class='tooltip'><span class='red'>if (</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>SIInstrInfo::isAtomicRet(Inst)</span><span class='tooltip-content'>0</span></div><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        setExpScore(</span></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            &amp;Inst, TII, TRI, MRI,</span></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::data),</span></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>    } else if (TII-&gt;isMTBUF(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      if (Inst.mayStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L851' href='#L851'><span>851:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>        setExpScore(&amp;Inst, TII, TRI, MRI, 0, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>    } else if (TII-&gt;isMUBUF(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      if (Inst.mayStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.6k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>        setExpScore(&amp;Inst, TII, TRI, MRI, 0, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      } else <div class='tooltip'><span class='red'>if (</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>SIInstrInfo::isAtomicRet(Inst)</span><span class='tooltip-content'>0</span></div><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L857' href='#L857'><span>857:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        setExpScore(</span></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            &amp;Inst, TII, TRI, MRI,</span></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::data),</span></pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>1.15k</span></div><div class='tooltip'>TII-&gt;isLDSDIR(Inst)<span class='tooltip-content'>1.15k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // LDSDIR instructions attach the score to the destination.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      setExpScore(</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>          &amp;Inst, TII, TRI, MRI,</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>          AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::OpName::vdst),</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>          CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>      if (TII-&gt;isEXP(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // For export the destination registers are really temps that</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // can be used as the actual source after export patching, so</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // we need to treat them like sources and set the EXP_CNT</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // score.</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>        for (unsigned I = 0, E = Inst.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>9.80k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.80k</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>          MachineOperand &amp;DefMO = Inst.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>          if (DefMO.isReg() &amp;&amp; <div class='tooltip'>DefMO.isDef()<span class='tooltip-content'>5.45k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L877' href='#L877'><span>877:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.45k</span>, <span class='None'>False</span>: <span class='covered-line'>4.34k</span>]
  Branch (<span class='line-number'><a name='L877' href='#L877'><span>877:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>              <div class='tooltip'><span class='red'>TRI-&gt;isVGPR(*MRI, DefMO.getReg())</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L877'><span>877:15</span></a></span>) to (<span class='line-number'><a href='#L877'><span>878:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (877:15)
     Condition C2 --> (877:32)
     Condition C3 --> (878:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            setRegScore(</span></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                TRI-&gt;getEncodingValue(AMDGPU::getMCReg(DefMO.getReg(), *ST)),</span></pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                EXP_CNT, CurrScore);</span></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>      for (unsigned I = 0, E = Inst.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>9.80k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.80k</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>        MachineOperand &amp;MO = Inst.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>        if (MO.isReg() &amp;&amp; <div class='tooltip'>!MO.isDef()<span class='tooltip-content'>5.45k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L887' href='#L887'><span>887:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.45k</span>, <span class='None'>False</span>: <span class='covered-line'>4.34k</span>]
  Branch (<span class='line-number'><a name='L887' href='#L887'><span>887:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.45k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>            <div class='tooltip'>TRI-&gt;isVectorRegister(*MRI, MO.getReg())<span class='tooltip-content'>5.45k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.34k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L887'><span>887:13</span></a></span>) to (<span class='line-number'><a href='#L887'><span>888:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (887:13)
     Condition C2 --> (887:27)
     Condition C3 --> (888:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>          setExpScore(&amp;Inst, TII, TRI, MRI, I, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>9.80k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if 0 // TODO: check if this is handled by MUBUF code above.</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } else if (Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORD ||</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX2 ||</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX4) {</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineOperand *MO = TII-&gt;getNamedOperand(Inst, AMDGPU::OpName::data);</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned OpNo;//TODO: find the OpNo for this operand;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegInterval Interval = getRegInterval(&amp;Inst, MRI, TRI, OpNo);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    for (int RegNo = Interval.first; RegNo &lt; Interval.second;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ++RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      setRegScore(RegNo + NUM_ALL_VGPRS, t, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>  } else /* LGKM_CNT || EXP_CNT || VS_CNT || NUM_INST_CNTS */ {</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Match the score to the destination registers.</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>    for (unsigned I = 0, E = Inst.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>1.56M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56M</span>, <span class='None'>False</span>: <span class='covered-line'>263k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>      auto &amp;Op = Inst.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>      if (!Op.isReg() || <div class='tooltip'>!Op.isDef()<span class='tooltip-content'>877k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>686k</span>, <span class='None'>False</span>: <span class='covered-line'>877k</span>]
  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>720k</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L909'><span>909:11</span></a></span>) to (<span class='line-number'><a href='#L909'><span>909:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (909:11)
     Condition C2 --> (909:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>      RegInterval Interval = getRegInterval(&amp;Inst, MRI, TRI, I);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>      if (T == LOAD_CNT || <div class='tooltip'>T == SAMPLE_CNT<span class='tooltip-content'>87.0k</span></div> || <div class='tooltip'>T == BVH_CNT<span class='tooltip-content'>86.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.0k</span>, <span class='None'>False</span>: <span class='covered-line'>87.0k</span>]
  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>86.8k</span>]
  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:47</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>86.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L912'><span>912:11</span></a></span>) to (<span class='line-number'><a href='#L912'><span>912:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (912:11)
     Condition C2 --> (912:28)
     Condition C3 --> (912:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>        if (Interval.first &gt;= NUM_ALL_VGPRS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>        if (updateVMCntOnly(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L915' href='#L915'><span>915:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.4k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // updateVMCntOnly should only leave us with VGPRs</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // MUBUF, MTBUF, MIMG, FlatGlobal, and FlatScratch only have VGPR/AGPR</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // defs. That&apos;s required for a sane index into `VgprMemTypes` below</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>59.4k</pre></td><td class='code'><pre>          assert(TRI-&gt;isVectorRegister(*MRI, Op.getReg()));</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>59.4k</pre></td><td class='code'><pre>          VmemType V = getVmemType(Inst);</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>          for (int RegNo = Interval.first; RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>103k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>59.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>            VgprVmemTypes[RegNo] |= 1 &lt;&lt; V;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>59.4k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>503k</pre></td><td class='code'><pre>      <div class='tooltip'>for (int RegNo = Interval.first; <span class='tooltip-content'>157k</span></div>RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>346k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346k</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>346k</pre></td><td class='code'><pre>        setRegScore(RegNo, T, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>346k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>    if (Inst.mayStore() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126k</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>126k</span></div><div class='tooltip'>TII-&gt;isDS(Inst)<span class='tooltip-content'>126k</span></div> || <div class='tooltip'>TII-&gt;mayWriteLDSThroughDMA(Inst)<span class='tooltip-content'>109k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L929'><span>929:9</span></a></span>) to (<span class='line-number'><a href='#L929'><span>930:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (929:9)
     Condition C2 --> (930:10)
     Condition C3 --> (930:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MUBUF and FLAT LDS DMA operations need a wait on vmcnt before LDS</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // written can be accessed. A load from LDS to VMEM does not need a wait.</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>      unsigned Slot = 0;</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      for (const auto *MemOp : Inst.memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>687</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>        if (!MemOp-&gt;isStore() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>            <div class='tooltip'>MemOp-&gt;getAddrSpace() != AMDGPUAS::LOCAL_ADDRESS<span class='tooltip-content'>17.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L935'><span>935:13</span></a></span>) to (<span class='line-number'><a href='#L935'><span>936:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (935:13)
     Condition C2 --> (936:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Comparing just AA info does not guarantee memoperands are equal</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // in general, but this is so for LDS DMA in practice.</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>        auto AAI = MemOp-&gt;getAAInfo();</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Alias scope information gives a way to definitely identify an</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // original memory object and practically produced in the module LDS</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // lowering pass. If there is no scope available we will not be able</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // to disambiguate LDS aliasing as after the module lowering all LDS</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // is squashed into a single big object. Do not attempt to use one of</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the limited LDSDMAStores for something we will not be able to use</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // anyway.</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>        if (!AAI || <div class='tooltip'>!AAI.Scope<span class='tooltip-content'>145</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4k</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L948'><span>948:13</span></a></span>) to (<span class='line-number'><a href='#L948'><span>948:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (948:13)
     Condition C2 --> (948:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>        <div class='tooltip'>for (unsigned I = 0, E = LDSDMAStores.size(); <span class='tooltip-content'>137</span></div>I != E &amp;&amp; <div class='tooltip'>!Slot<span class='tooltip-content'>227</span></div>; <div class='tooltip'>++I<span class='tooltip-content'>219</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L950'><span>950:55</span></a></span>) to (<span class='line-number'><a href='#L950'><span>950:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (950:55)
     Condition C2 --> (950:65)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>          for (const auto *MemOp : LDSDMAStores[I]-&gt;memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L951' href='#L951'><span>951:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>            if (MemOp-&gt;isStore() &amp;&amp; <div class='tooltip'>AAI == MemOp-&gt;getAAInfo()<span class='tooltip-content'>219</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L952'><span>952:17</span></a></span>) to (<span class='line-number'><a href='#L952'><span>952:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (952:17)
     Condition C2 --> (952:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>              Slot = I + 1;</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>              break;</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>        if (Slot || <div class='tooltip'>LDSDMAStores.size() == NUM_EXTRA_VGPRS - 1<span class='tooltip-content'>89</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L958'><span>958:13</span></a></span>) to (<span class='line-number'><a href='#L958'><span>958:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (958:13)
     Condition C2 --> (958:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        LDSDMAStores.push_back(&amp;Inst);</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        Slot = LDSDMAStores.size();</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>      setRegScore(SQ_MAX_PGM_VGPRS + EXTRA_VGPR_LDS + Slot, T, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>      if (Slot)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>        setRegScore(SQ_MAX_PGM_VGPRS + EXTRA_VGPR_LDS, T, CurrScore);</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>void WaitcntBrackets::print(raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  OS &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  for (auto T : inst_counter_types(MaxCounter)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    unsigned SR = getScoreRange(T);</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    switch (T) {</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    case LOAD_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;    &quot; &lt;&lt; (ST-&gt;hasExtendedWaitCounts() ? <div class='tooltip'><span class='red'>&quot;LOAD&quot;</span><span class='tooltip-content'>0</span></div> : &quot;VM&quot;) &lt;&lt; &quot;_CNT(&quot;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L978' href='#L978'><span>978:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>         &lt;&lt; SR &lt;&lt; &quot;): &quot;;</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    case DS_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;    &quot; &lt;&lt; (ST-&gt;hasExtendedWaitCounts() ? <div class='tooltip'><span class='red'>&quot;DS&quot;</span><span class='tooltip-content'>0</span></div> : &quot;LGKM&quot;) &lt;&lt; &quot;_CNT(&quot;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>         &lt;&lt; SR &lt;&lt; &quot;): &quot;;</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    case EXP_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;    EXP_CNT(&quot; &lt;&lt; SR &lt;&lt; &quot;): &quot;;</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    case STORE_CNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;    &quot; &lt;&lt; (ST-&gt;hasExtendedWaitCounts() ? <div class='tooltip'><span class='red'>&quot;STORE&quot;</span><span class='tooltip-content'>0</span></div> : &quot;VS&quot;) &lt;&lt; &quot;_CNT(&quot;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>         &lt;&lt; SR &lt;&lt; &quot;): &quot;;</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case SAMPLE_CNT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;    SAMPLE_CNT(&quot; &lt;&lt; SR &lt;&lt; &quot;): &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case BVH_CNT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;    BVH_CNT(&quot; &lt;&lt; SR &lt;&lt; &quot;): &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case KM_CNT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;    KM_CNT(&quot; &lt;&lt; SR &lt;&lt; &quot;): &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1001' href='#L1001'><span>1001:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;    UNKNOWN(&quot; &lt;&lt; SR &lt;&lt; &quot;): &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    if (SR != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Print vgpr scores.</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      unsigned LB = getScoreLB(T);</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      for (int J = 0; J &lt;= VgprUB; <div class='tooltip'>J++<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1010' href='#L1010'><span>1010:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        unsigned RegScore = getRegScore(J, T);</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        if (RegScore &lt;= LB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1012' href='#L1012'><span>1012:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        unsigned RelScore = RegScore - LB - 1;</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        if (J &lt; SQ_MAX_PGM_VGPRS + EXTRA_VGPR_LDS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1015' href='#L1015'><span>1015:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          OS &lt;&lt; RelScore &lt;&lt; &quot;:v&quot; &lt;&lt; J &lt;&lt; &quot; &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          OS &lt;&lt; RelScore &lt;&lt; &quot;:ds &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Also need to print sgpr scores for lgkm_cnt.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      if (T == SmemAccessCounter) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1022' href='#L1022'><span>1022:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>        for (int J = 0; J &lt;= SgprUB; <div class='tooltip'>J++<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1023' href='#L1023'><span>1023:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>          unsigned RegScore = getRegScore(J + NUM_ALL_VGPRS, T);</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>          if (RegScore &lt;= LB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          unsigned RelScore = RegScore - LB - 1;</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          OS &lt;&lt; RelScore &lt;&lt; &quot;:s&quot; &lt;&lt; J &lt;&lt; &quot; &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    OS &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  OS &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Simplify the waitcnt, in the sense of removing redundant counts, and return</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// whether a waitcnt instruction is needed at all.</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>void WaitcntBrackets::simplifyWaitcnt(AMDGPU::Waitcnt &amp;Wait) const {</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(LOAD_CNT, Wait.LoadCnt);</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(EXP_CNT, Wait.ExpCnt);</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(DS_CNT, Wait.DsCnt);</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(STORE_CNT, Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(SAMPLE_CNT, Wait.SampleCnt);</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(BVH_CNT, Wait.BvhCnt);</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  simplifyWaitcnt(KM_CNT, Wait.KmCnt);</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void WaitcntBrackets::simplifyWaitcnt(InstCounterType T,</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>8.40M</pre></td><td class='code'><pre>                                      unsigned &amp;Count) const {</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The number of outstanding events for this type, T, can be calculated</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // as (UB - LB). If the current Count is greater than or equal to the number</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of outstanding events, then the wait for this counter is redundant.</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>8.40M</pre></td><td class='code'><pre>  if (Count &gt;= getScoreRange(T))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.25M</span>, <span class='None'>False</span>: <span class='covered-line'>148k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>8.25M</pre></td><td class='code'><pre>    Count = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>8.40M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void WaitcntBrackets::determineWait(InstCounterType T, int RegNo,</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>                                    AMDGPU::Waitcnt &amp;Wait) const {</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>  unsigned ScoreToWait = getRegScore(RegNo, T);</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the score of src_operand falls within the bracket, we need an</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s_waitcnt instruction.</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>  const unsigned LB = getScoreLB(T);</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>  const unsigned UB = getScoreUB(T);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>  if ((UB &gt;= ScoreToWait) &amp;&amp; (ScoreToWait &gt; LB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.9M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1066'><span>1066:7</span></a></span>) to (<span class='line-number'><a href='#L1066'><span>1066:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1066:7)
     Condition C2 --> (1066:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>    if ((T == LOAD_CNT || <div class='tooltip'>T == DS_CNT<span class='tooltip-content'>136k</span></div>) &amp;&amp; <div class='tooltip'>hasPendingFlat()<span class='tooltip-content'>182k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.2k</span>, <span class='None'>False</span>: <span class='covered-line'>136k</span>]
  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>21.6k</span>]
  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.02k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>        <div class='tooltip'>!ST-&gt;hasFlatLgkmVMemCountInOrder()<span class='tooltip-content'>7.02k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1068' href='#L1068'><span>1068:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.81k</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1067'><span>1067:9</span></a></span>) to (<span class='line-number'><a href='#L1067'><span>1068:43</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1067:10)
     Condition C2 --> (1067:27)
     Condition C3 --> (1067:43)
     Condition C4 --> (1068:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  -  = F      }
  3 { T,  -,  T,  F  = F      }
  4 { T,  -,  T,  T  = T      }
  5 { F,  T,  F,  -  = F      }
  6 { F,  T,  T,  F  = F      }
  7 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If there is a pending FLAT operation, and this is a VMem or LGKM</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // waitcnt and the target can report early completion, then we need</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to force a waitcnt 0.</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>      addWait(Wait, T, 0);</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>    } else if (counterOutOfOrder(T)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>87.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Counter can get decremented out-of-order when there</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // are multiple types event in the bracket. Also emit an s_wait counter</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // with a conservative value of 0 for the counter.</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>      addWait(Wait, T, 0);</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If a counter has been maxed out avoid overflow by waiting for</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MAX(CounterType) - 1 instead.</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>      unsigned NeededWait = std::min(UB - ScoreToWait, getWaitCountMax(T) - 1);</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>      addWait(Wait, T, NeededWait);</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>void WaitcntBrackets::applyWaitcnt(const AMDGPU::Waitcnt &amp;Wait) {</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(LOAD_CNT, Wait.LoadCnt);</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(EXP_CNT, Wait.ExpCnt);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(DS_CNT, Wait.DsCnt);</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(STORE_CNT, Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(SAMPLE_CNT, Wait.SampleCnt);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(BVH_CNT, Wait.BvhCnt);</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  applyWaitcnt(KM_CNT, Wait.KmCnt);</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>9.11M</pre></td><td class='code'><pre>void WaitcntBrackets::applyWaitcnt(InstCounterType T, unsigned Count) {</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>9.11M</pre></td><td class='code'><pre>  const unsigned UB = getScoreUB(T);</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>9.11M</pre></td><td class='code'><pre>  if (Count &gt;= UB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.97M</span>, <span class='None'>False</span>: <span class='covered-line'>144k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>8.97M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  if (Count != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1101' href='#L1101'><span>1101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.50k</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>7.50k</pre></td><td class='code'><pre>    if (counterOutOfOrder(T))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>7.50k</pre></td><td class='code'><pre>    setScoreLB(T, std::max(getScoreLB(T), UB - Count));</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    setScoreLB(T, UB);</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    PendingEvents &amp;= ~WaitEventMaskForInst[T];</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Where there are multiple types of event in the bracket of a counter,</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the decrement may go out of order.</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>bool WaitcntBrackets::counterOutOfOrder(InstCounterType T) const {</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scalar memory read always can go out of order.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>  if (T == SmemAccessCounter &amp;&amp; <div class='tooltip'>hasPendingEvent(SMEM_ACCESS)<span class='tooltip-content'>127k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127k</span>, <span class='None'>False</span>: <span class='covered-line'>79.9k</span>]
  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1115'><span>1115:7</span></a></span>) to (<span class='line-number'><a href='#L1115'><span>1115:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1115:7)
     Condition C2 --> (1115:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>  return hasMixedPendingEvents(T);</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(SIInsertWaitcnts, DEBUG_TYPE, &quot;SI Insert Waitcnts&quot;, false,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      false)</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineLoopInfo)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachinePostDominatorTree)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(SIInsertWaitcnts, DEBUG_TYPE, &quot;SI Insert Waitcnts&quot;, false,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    false)</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char SIInsertWaitcnts::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::SIInsertWaitcntsID = SIInsertWaitcnts::ID;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>FunctionPass *llvm::createSIInsertWaitcntsPass() {</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  return new SIInsertWaitcnts();</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool updateOperandIfDifferent(MachineInstr &amp;MI, uint16_t OpName,</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>                                     unsigned NewEnc) {</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  int OpIdx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), OpName);</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  assert(OpIdx &gt;= 0);</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  MachineOperand &amp;MO = MI.getOperand(OpIdx);</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  if (NewEnc == MO.getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1142' href='#L1142'><span>1142:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  MO.setImm(NewEnc);</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determine if \p MI is a gfx12+ single-counter S_WAIT_*CNT instruction,</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and if so, which counter it is waiting on.</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>static std::optional&lt;InstCounterType&gt; counterTypeForInstr(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>4.19k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_LOADCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.19k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>4.19k</pre></td><td class='code'><pre>    return LOAD_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_EXPCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1155' href='#L1155'><span>1155:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>938</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>    return EXP_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_STORECNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1157' href='#L1157'><span>1157:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.66k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>    return STORE_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_SAMPLECNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.10k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>    return SAMPLE_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_BVHCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1161' href='#L1161'><span>1161:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.10k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>    return BVH_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_DSCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    return DS_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  case AMDGPU::S_WAIT_KMCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1165' href='#L1165'><span>1165:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    return KM_CNT;</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17M</span>, <span class='None'>False</span>: <span class='covered-line'>23.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    return {};</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>bool WaitcntGenerator::promoteSoftWaitCnt(MachineInstr *Waitcnt) const {</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  unsigned Opcode = SIInstrInfo::getNonSoftWaitcntOpcode(Waitcnt-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>  if (Opcode == Waitcnt-&gt;getOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1174' href='#L1174'><span>1174:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.5k</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>26.4k</pre></td><td class='code'><pre>  Waitcnt-&gt;setDesc(TII-&gt;get(Opcode));</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>26.4k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>57.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Combine consecutive S_WAITCNT and S_WAITCNT_VSCNT instructions that</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// precede \p It and follow \p OldWaitcntInstr and apply any extra waits</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from \p Wait that were added by previous passes. Currently this pass</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// conservatively assumes that these preexisting waits are required for</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// correctness.</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool WaitcntGeneratorPreGFX12::applyPreexistingWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    WaitcntBrackets &amp;ScoreBrackets, MachineInstr &amp;OldWaitcntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>    AMDGPU::Waitcnt &amp;Wait, MachineBasicBlock::instr_iterator It) const {</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  assert(isNormalMode(MaxCounter));</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  MachineInstr *WaitcntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  MachineInstr *WaitcntVsCntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  for (auto &amp;II :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1196' href='#L1196'><span>1196:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.5k</span>, <span class='None'>False</span>: <span class='covered-line'>62.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>       make_early_inc_range(make_range(OldWaitcntInstr.getIterator(), It))) {</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>    if (II.isMetaInstruction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1198' href='#L1198'><span>1198:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>65.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>    unsigned Opcode = SIInstrInfo::getNonSoftWaitcntOpcode(II.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>    bool IsSoft = Opcode != II.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update required wait count. If this is a soft waitcnt (= it was added</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by an earlier pass), it may be entirely removed.</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>    if (Opcode == AMDGPU::S_WAITCNT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      unsigned IEnc = II.getOperand(0).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      AMDGPU::Waitcnt OldWait = AMDGPU::decodeWaitcnt(IV, IEnc);</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      if (IsSoft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1209' href='#L1209'><span>1209:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.2k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>        ScoreBrackets.simplifyWaitcnt(OldWait);</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      Wait = Wait.combined(OldWait);</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Merge consecutive waitcnt of the same type by erasing multiples.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      if (WaitcntInstr || <div class='tooltip'>(<span class='tooltip-content'>61.0k</span></div><div class='tooltip'>!Wait.hasWaitExceptStoreCnt()<span class='tooltip-content'>61.0k</span></div> &amp;&amp; <div class='tooltip'>IsSoft<span class='tooltip-content'>9.06k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>323</span>, <span class='None'>False</span>: <span class='covered-line'>61.0k</span>]
  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.06k</span>, <span class='None'>False</span>: <span class='covered-line'>52.0k</span>]
  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.06k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1214'><span>1214:11</span></a></span>) to (<span class='line-number'><a href='#L1214'><span>1214:68</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1214:11)
     Condition C2 --> (1214:28)
     Condition C3 --> (1214:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>        II.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>        Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>        WaitcntInstr = &amp;II;</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      assert(Opcode == AMDGPU::S_WAITCNT_VSCNT);</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      assert(II.getOperand(0).getReg() == AMDGPU::SGPR_NULL);</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      unsigned OldVSCnt =</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>          TII-&gt;getNamedOperand(II, AMDGPU::OpName::simm16)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      if (IsSoft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1225' href='#L1225'><span>1225:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.16k</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>        ScoreBrackets.simplifyWaitcnt(InstCounterType::STORE_CNT, OldVSCnt);</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      Wait.StoreCnt = std::min(Wait.StoreCnt, OldVSCnt);</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>      if (WaitcntVsCntInstr || <div class='tooltip'>(<span class='tooltip-content'>4.17k</span></div><div class='tooltip'>!Wait.hasWaitStoreCnt()<span class='tooltip-content'>4.17k</span></div> &amp;&amp; <div class='tooltip'>IsSoft<span class='tooltip-content'>2.06k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06k</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1229'><span>1229:11</span></a></span>) to (<span class='line-number'><a href='#L1229'><span>1229:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1229:11)
     Condition C2 --> (1229:33)
     Condition C3 --> (1229:60)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>        II.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>        Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>        WaitcntVsCntInstr = &amp;II;</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  if (WaitcntInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.0k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    Modified |= updateOperandIfDifferent(*WaitcntInstr, AMDGPU::OpName::simm16,</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                                         AMDGPU::encodeWaitcnt(IV, Wait));</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    Modified |= promoteSoftWaitCnt(WaitcntInstr);</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    ScoreBrackets.applyWaitcnt(LOAD_CNT, Wait.LoadCnt);</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    ScoreBrackets.applyWaitcnt(EXP_CNT, Wait.ExpCnt);</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    ScoreBrackets.applyWaitcnt(DS_CNT, Wait.DsCnt);</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    Wait.LoadCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    Wait.ExpCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    Wait.DsCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(It == WaitcntInstr-&gt;getParent()-&gt;end()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>33</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>51.9k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                   ? dbgs()</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                         &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                         &lt;&lt; &quot;New Instr at block end: &quot; &lt;&lt; *WaitcntInstr &lt;&lt; &apos;\n&apos;</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                   : dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                            &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>                            &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *WaitcntInstr &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  if (WaitcntVsCntInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.10k</span>, <span class='None'>False</span>: <span class='covered-line'>60.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>    Modified |= updateOperandIfDifferent(*WaitcntVsCntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                                         AMDGPU::OpName::simm16, Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>    Modified |= promoteSoftWaitCnt(WaitcntVsCntInstr);</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>    ScoreBrackets.applyWaitcnt(STORE_CNT, Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>    Wait.StoreCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(It == WaitcntVsCntInstr-&gt;getParent()-&gt;end()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                   ? dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                            &lt;&lt; &quot;New Instr at block end: &quot; &lt;&lt; *WaitcntVsCntInstr</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                            &lt;&lt; &apos;\n&apos;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                   : dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                            &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                            &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *WaitcntVsCntInstr &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>62.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate S_WAITCNT and/or S_WAITCNT_VSCNT instructions for any</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// required counters in \p Wait</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool WaitcntGeneratorPreGFX12::createNewWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock &amp;Block, MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>    AMDGPU::Waitcnt Wait) {</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  assert(isNormalMode(MaxCounter));</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  const DebugLoc &amp;DL = Block.findDebugLoc(It);</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Waits for VMcnt, LKGMcnt and/or EXPcnt are encoded together into a</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // single instruction while VScnt has its own instruction.</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  if (Wait.hasWaitExceptStoreCnt()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1291' href='#L1291'><span>1291:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>    unsigned Enc = AMDGPU::encodeWaitcnt(IV, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>    [[maybe_unused]] auto SWaitInst =</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>        BuildMI(Block, It, DL, TII-&gt;get(AMDGPU::S_WAITCNT)).addImm(Enc);</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;generateWaitcnt\n&quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>208</span></div>) <div class='tooltip'>{ <span class='tooltip-content'>4</span></div><div class='tooltip'>X<span class='tooltip-content'>8</span></div>; } \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>99.5k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>               if (It != Block.instr_end()) dbgs() &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It;</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>               dbgs() &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  if (Wait.hasWaitStoreCnt()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1302' href='#L1302'><span>1302:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>1.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    assert(ST-&gt;hasVscnt());</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    [[maybe_unused]] auto SWaitInst =</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        BuildMI(Block, It, DL, TII-&gt;get(AMDGPU::S_WAITCNT_VSCNT))</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            .addReg(AMDGPU::SGPR_NULL, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            .addImm(Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;generateWaitcnt\n&quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>               if (It != Block.instr_end()) dbgs() &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It;</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>               dbgs() &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPU::Waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>WaitcntGeneratorPreGFX12::getAllZeroWaitcnt(bool IncludeVSCnt) const {</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>  return AMDGPU::Waitcnt(0, 0, 0, IncludeVSCnt &amp;&amp; <div class='tooltip'>ST-&gt;hasVscnt()<span class='tooltip-content'>176</span></div> ? <div class='tooltip'>0<span class='tooltip-content'>43</span></div> : <div class='tooltip'>~0u<span class='tooltip-content'>40.8k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1321'><span>1321:35</span></a></span>) to (<span class='line-number'><a href='#L1321'><span>1321:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1321:35)
     Condition C2 --> (1321:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPU::Waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>WaitcntGeneratorGFX12Plus::getAllZeroWaitcnt(bool IncludeVSCnt) const {</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  return AMDGPU::Waitcnt(0, 0, 0, IncludeVSCnt ? <div class='tooltip'>0<span class='tooltip-content'>10</span></div> : <div class='tooltip'>~0u<span class='tooltip-content'>1.71k</span></div>, 0, 0, 0);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1326' href='#L1326'><span>1326:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Combine consecutive S_WAIT_*CNT instructions that precede \p It and</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// follow \p OldWaitcntInstr and apply any extra waits from \p Wait that</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// were added by previous passes. Currently this pass conservatively</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// assumes that these preexisting waits are required for correctness.</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool WaitcntGeneratorGFX12Plus::applyPreexistingWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    WaitcntBrackets &amp;ScoreBrackets, MachineInstr &amp;OldWaitcntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>    AMDGPU::Waitcnt &amp;Wait, MachineBasicBlock::instr_iterator It) const {</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  assert(!isNormalMode(MaxCounter));</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  MachineInstr *CombinedLoadDsCntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  MachineInstr *CombinedStoreDsCntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  MachineInstr *WaitInstrs[NUM_EXTENDED_INST_CNTS] = {};</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  for (auto &amp;II :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>       make_early_inc_range(make_range(OldWaitcntInstr.getIterator(), It))) {</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    if (II.isMetaInstruction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    MachineInstr **UpdatableInstr;</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update required wait count. If this is a soft waitcnt (= it was added</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by an earlier pass), it may be entirely removed.</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    unsigned Opcode = SIInstrInfo::getNonSoftWaitcntOpcode(II.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    bool IsSoft = Opcode != II.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    if (Opcode == AMDGPU::S_WAIT_LOADCNT_DSCNT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1357' href='#L1357'><span>1357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      unsigned OldEnc =</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>          TII-&gt;getNamedOperand(II, AMDGPU::OpName::simm16)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      AMDGPU::Waitcnt OldWait = AMDGPU::decodeLoadcntDscnt(IV, OldEnc);</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      if (IsSoft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1361' href='#L1361'><span>1361:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>ScoreBrackets.simplifyWaitcnt(OldWait)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      Wait = Wait.combined(OldWait);</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      UpdatableInstr = &amp;CombinedLoadDsCntInstr;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    } else if (Opcode == AMDGPU::S_WAIT_STORECNT_DSCNT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1365' href='#L1365'><span>1365:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      unsigned OldEnc =</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          TII-&gt;getNamedOperand(II, AMDGPU::OpName::simm16)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      AMDGPU::Waitcnt OldWait = AMDGPU::decodeStorecntDscnt(IV, OldEnc);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (IsSoft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>ScoreBrackets.simplifyWaitcnt(OldWait)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Wait = Wait.combined(OldWait);</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      UpdatableInstr = &amp;CombinedStoreDsCntInstr;</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      std::optional&lt;InstCounterType&gt; CT = counterTypeForInstr(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      assert(CT.has_value());</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      unsigned OldCnt =</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>          TII-&gt;getNamedOperand(II, AMDGPU::OpName::simm16)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      if (IsSoft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.64k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>        ScoreBrackets.simplifyWaitcnt(CT.value(), OldCnt);</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      addWait(Wait, CT.value(), OldCnt);</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      UpdatableInstr = &amp;WaitInstrs[CT.value()];</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Merge consecutive waitcnt of the same type by erasing multiples.</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    if (!*UpdatableInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1385' href='#L1385'><span>1385:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.9k</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>      *UpdatableInstr = &amp;II;</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      II.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  if (CombinedLoadDsCntInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>3.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only keep an S_WAIT_LOADCNT_DSCNT if both counters actually need</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to be waited for. Otherwise, let the instruction be deleted so</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the appropriate single counter wait instruction can be inserted</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instead, when new S_WAIT_*CNT instructions are inserted by</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // createNewWaitcnt(). As a side effect, resetting the wait counts will</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // cause any redundant S_WAIT_LOADCNT or S_WAIT_DSCNT to be removed by</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the loop below that deals with single counter instructions.</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>    if (Wait.LoadCnt != ~0u &amp;&amp; Wait.DsCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1401'><span>1401:9</span></a></span>) to (<span class='line-number'><a href='#L1401'><span>1401:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1401:9)
     Condition C2 --> (1401:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      unsigned NewEnc = AMDGPU::encodeLoadcntDscnt(IV, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      Modified |= updateOperandIfDifferent(*CombinedLoadDsCntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                                           AMDGPU::OpName::simm16, NewEnc);</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      Modified |= promoteSoftWaitCnt(CombinedLoadDsCntInstr);</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      ScoreBrackets.applyWaitcnt(LOAD_CNT, Wait.LoadCnt);</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      ScoreBrackets.applyWaitcnt(DS_CNT, Wait.DsCnt);</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      Wait.LoadCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      Wait.DsCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(It == OldWaitcntInstr.getParent()-&gt;end()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                     ? dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                              &lt;&lt; &quot;New Instr at block end: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                              &lt;&lt; *CombinedLoadDsCntInstr &lt;&lt; &apos;\n&apos;</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                     : dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                              &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It &lt;&lt; &quot;New Instr: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                              &lt;&lt; *CombinedLoadDsCntInstr &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CombinedLoadDsCntInstr-&gt;eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Modified = true;</span></pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  if (CombinedStoreDsCntInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1424' href='#L1424'><span>1424:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Similarly for S_WAIT_STORECNT_DSCNT.</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (Wait.StoreCnt != ~0u &amp;&amp; Wait.DsCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1426' href='#L1426'><span>1426:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1426' href='#L1426'><span>1426:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1426'><span>1426:9</span></a></span>) to (<span class='line-number'><a href='#L1426'><span>1426:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1426:9)
     Condition C2 --> (1426:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      unsigned NewEnc = AMDGPU::encodeStorecntDscnt(IV, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Modified |= updateOperandIfDifferent(*CombinedStoreDsCntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                           AMDGPU::OpName::simm16, NewEnc);</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Modified |= promoteSoftWaitCnt(CombinedStoreDsCntInstr);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      ScoreBrackets.applyWaitcnt(STORE_CNT, Wait.StoreCnt);</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      ScoreBrackets.applyWaitcnt(DS_CNT, Wait.DsCnt);</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Wait.StoreCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Wait.DsCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(It == OldWaitcntInstr.getParent()-&gt;end()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                     ? dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                              &lt;&lt; &quot;New Instr at block end: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                              &lt;&lt; *CombinedStoreDsCntInstr &lt;&lt; &apos;\n&apos;</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                     : dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                              &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It &lt;&lt; &quot;New Instr: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                              &lt;&lt; *CombinedStoreDsCntInstr &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CombinedStoreDsCntInstr-&gt;eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Modified = true;</span></pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for an opportunity to convert existing S_WAIT_LOADCNT,</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // S_WAIT_STORECNT and S_WAIT_DSCNT into new S_WAIT_LOADCNT_DSCNT</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or S_WAIT_STORECNT_DSCNT. This is achieved by selectively removing</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions so that createNewWaitcnt() will create new combined</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions to replace them.</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  if (Wait.DsCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1455' href='#L1455'><span>1455:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>595</span>, <span class='None'>False</span>: <span class='covered-line'>2.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a vector of addresses in WaitInstrs pointing to instructions</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that should be removed if they are present.</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr **, 2&gt; WaitsToErase;</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If it&apos;s known that both DScnt and either LOADcnt or STOREcnt (but not</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // both) need to be waited for, ensure that there are no existing</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // individual wait count instructions for these.</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>    if (Wait.LoadCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1464' href='#L1464'><span>1464:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>      WaitsToErase.push_back(&amp;WaitInstrs[LOAD_CNT]);</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>      WaitsToErase.push_back(&amp;WaitInstrs[DS_CNT]);</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    } else if (Wait.StoreCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>      WaitsToErase.push_back(&amp;WaitInstrs[STORE_CNT]);</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>      WaitsToErase.push_back(&amp;WaitInstrs[DS_CNT]);</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>    for (MachineInstr **WI : WaitsToErase) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>720</span>, <span class='None'>False</span>: <span class='covered-line'>595</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>      if (!*WI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1473' href='#L1473'><span>1473:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>650</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>      (*WI)-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>      *WI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>24.7k</pre></td><td class='code'><pre>  for (auto CT : inst_counter_types(NUM_EXTENDED_INST_CNTS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1482' href='#L1482'><span>1482:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>24.7k</pre></td><td class='code'><pre>    if (!WaitInstrs[CT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1483' href='#L1483'><span>1483:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    unsigned NewCnt = getWait(Wait, CT);</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    if (NewCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1487' href='#L1487'><span>1487:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.35k</span>, <span class='None'>False</span>: <span class='covered-line'>7.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>      Modified |= updateOperandIfDifferent(*WaitInstrs[CT],</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                                           AMDGPU::OpName::simm16, NewCnt);</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>      Modified |= promoteSoftWaitCnt(WaitInstrs[CT]);</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>      ScoreBrackets.applyWaitcnt(CT, NewCnt);</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>      setNoWait(Wait, CT);</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(It == OldWaitcntInstr.getParent()-&gt;end()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.35k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                     ? dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                              &lt;&lt; &quot;New Instr at block end: &quot; &lt;&lt; *WaitInstrs[CT]</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                              &lt;&lt; &apos;\n&apos;</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                     : dbgs() &lt;&lt; &quot;applyPreexistingWaitcnt\n&quot;</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                              &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>                              &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *WaitInstrs[CT] &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>      WaitInstrs[CT]-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate S_WAIT_*CNT instructions for any required counters in \p Wait</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool WaitcntGeneratorGFX12Plus::createNewWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock &amp;Block, MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>    AMDGPU::Waitcnt Wait) {</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  assert(ST);</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  assert(!isNormalMode(MaxCounter));</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  const DebugLoc &amp;DL = Block.findDebugLoc(It);</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for opportunities to use combined wait instructions.</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  if (Wait.DsCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1522' href='#L1522'><span>1522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>46.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    MachineInstr *SWaitInst = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    if (Wait.LoadCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>565</span>, <span class='None'>False</span>: <span class='covered-line'>632</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>565</pre></td><td class='code'><pre>      unsigned Enc = AMDGPU::encodeLoadcntDscnt(IV, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>565</pre></td><td class='code'><pre>      SWaitInst = BuildMI(Block, It, DL, TII-&gt;get(AMDGPU::S_WAIT_LOADCNT_DSCNT))</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>565</pre></td><td class='code'><pre>                      .addImm(Enc);</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>565</pre></td><td class='code'><pre>      Wait.LoadCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>565</pre></td><td class='code'><pre>      Wait.DsCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    } else if (Wait.StoreCnt != ~0u) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      unsigned Enc = AMDGPU::encodeStorecntDscnt(IV, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      SWaitInst =</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>          BuildMI(Block, It, DL, TII-&gt;get(AMDGPU::S_WAIT_STORECNT_DSCNT))</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>              .addImm(Enc);</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      Wait.StoreCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      Wait.DsCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    if (SWaitInst) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;generateWaitcnt\n&quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>700</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>                 if (It != Block.instr_end()) dbgs() &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It;</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>                 dbgs() &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generate an instruction for any remaining counter that needs</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // waiting for.</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>  for (auto CT : inst_counter_types(NUM_EXTENDED_INST_CNTS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1556' href='#L1556'><span>1556:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>337k</span>, <span class='None'>False</span>: <span class='covered-line'>48.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>    unsigned Count = getWait(Wait, CT);</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>    if (Count == ~0u)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330k</span>, <span class='None'>False</span>: <span class='covered-line'>6.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>    [[maybe_unused]] auto SWaitInst =</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>        BuildMI(Block, It, DL, TII-&gt;get(instrsForExtendedCounterTypes[CT]))</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>            .addImm(Count);</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;generateWaitcnt\n&quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.49k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>               if (It != Block.instr_end()) dbgs() &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; *It;</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>               dbgs() &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>static bool readsVCCZ(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>  return (Opc == AMDGPU::S_CBRANCH_VCCNZ || <div class='tooltip'>Opc == AMDGPU::S_CBRANCH_VCCZ<span class='tooltip-content'>1.82M</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1577' href='#L1577'><span>1577:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>678</span>, <span class='None'>False</span>: <span class='covered-line'>1.82M</span>]
  Branch (<span class='line-number'><a name='L1577' href='#L1577'><span>1577:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>603</span>, <span class='None'>False</span>: <span class='covered-line'>1.82M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>         <div class='tooltip'>!MI.getOperand(1).isUndef()<span class='tooltip-content'>1.28k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1578' href='#L1578'><span>1578:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1577'><span>1577:10</span></a></span>) to (<span class='line-number'><a href='#L1577'><span>1578:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1577:11)
     Condition C2 --> (1577:45)
     Condition C3 --> (1578:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  T  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>1.82M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the callee inserts an s_waitcnt 0 on function entry.</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>static bool callWaitsOnFunctionEntry(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Currently all conventions wait, but this may not always be the case.</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: If IPRA is enabled, and the callee is isSafeForNoCSROpt, it may make</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // senses to omit the wait and do it in the caller.</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the callee is expected to wait for any outstanding waits</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// before returning.</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>static bool callWaitsOnFunctionReturn(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  Generate s_waitcnt instruction to be placed before cur_Inst.</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  Instructions of a given type are returned in order,</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  but instructions of different types can complete out of order.</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  We rely on this in-order completion</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  and simply assign a score to the memory access instructions.</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  We keep track of the active &quot;score bracket&quot; to determine</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  if an access of a memory read requires an s_waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  and if so what the value of each counter is.</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  The &quot;score bracket&quot; is bound by the lower bound and upper bound</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  scores (*_score_LB and *_score_ub respectively).</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  If FlushVmCnt is true, that means that we want to generate a s_waitcnt to</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  flush the vmcnt counter here.</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::generateWaitcntInstBefore(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 MachineInstr *OldWaitcntInstr,</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>                                                 bool FlushVmCnt) {</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  setForceEmitWaitcnt();</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  if (MI.isMetaInstruction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.24k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>6.24k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  AMDGPU::Waitcnt Wait;</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This should have already been handled by the memory legalizer.</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Removing this currently doesn&apos;t affect any lit tests, but we need to</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // verify that nothing was relying on this. The number of buffer invalidates</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // being handled here should not be expanded.</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (MI.getOpcode() == AMDGPU::BUFFER_WBINVL1 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>746</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::BUFFER_WBINVL1_SC<span class='tooltip-content'>1.16M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1624' href='#L1624'><span>1624:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::BUFFER_WBINVL1_VOL<span class='tooltip-content'>1.16M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1625' href='#L1625'><span>1625:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.64k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::BUFFER_GL0_INV<span class='tooltip-content'>1.16M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::BUFFER_GL1_INV<span class='tooltip-content'>1.16M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1627' href='#L1627'><span>1627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1623'><span>1623:7</span></a></span>) to (<span class='line-number'><a href='#L1623'><span>1627:47</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1623:7)
     Condition C2 --> (1624:7)
     Condition C3 --> (1625:7)
     Condition C4 --> (1626:7)
     Condition C5 --> (1627:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>8.13k</pre></td><td class='code'><pre>    Wait.LoadCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>8.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All waits must be resolved at call return.</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NOTE: this could be improved with knowledge of all call sites or</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   with knowledge of the called routines.</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (MI.getOpcode() == AMDGPU::SI_RETURN_TO_EPILOG ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::SI_RETURN<span class='tooltip-content'>1.15M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1635' href='#L1635'><span>1635:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == AMDGPU::S_SETPC_B64_return<span class='tooltip-content'>1.15M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1636' href='#L1636'><span>1636:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.12M</span></div><div class='tooltip'>MI.isReturn()<span class='tooltip-content'>1.12M</span></div> &amp;&amp; <div class='tooltip'>MI.isCall()<span class='tooltip-content'>56.1k</span></div> &amp;&amp; <div class='tooltip'>!callWaitsOnFunctionEntry(MI)<span class='tooltip-content'>158</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='None'>False</span>: <span class='covered-line'>55.9k</span>]
  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1634'><span>1634:7</span></a></span>) to (<span class='line-number'><a href='#L1634'><span>1637:70</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1634:7)
     Condition C2 --> (1635:7)
     Condition C3 --> (1636:7)
     Condition C4 --> (1637:8)
     Condition C5 --> (1637:25)
     Condition C6 --> (1637:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  -,  -  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  T,  F,  -  = F      }
  4 { F,  F,  T,  -,  -,  -  = T      }
  5 { F,  F,  F,  T,  T,  F  = F      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>39.3k</pre></td><td class='code'><pre>    Wait = Wait.combined(WCG-&gt;getAllZeroWaitcnt(/*IncludeVSCnt=*/false));</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>39.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Identify S_ENDPGM instructions which may have to wait for outstanding VMEM</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stores. In this case it can be useful to send a message to explicitly</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // release all VGPRs before the stores have completed, but it is only safe to</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // do this if:</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * there are no outstanding scratch stores</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * we are not in Dynamic VGPR mode</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>  else if (MI.getOpcode() == AMDGPU::S_ENDPGM ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1646' href='#L1646'><span>1646:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>           <div class='tooltip'>MI.getOpcode() == AMDGPU::S_ENDPGM_SAVED<span class='tooltip-content'>1.07M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1647' href='#L1647'><span>1647:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1646'><span>1646:12</span></a></span>) to (<span class='line-number'><a href='#L1646'><span>1647:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1646:12)
     Condition C2 --> (1647:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    if (ST-&gt;getGeneration() &gt;= AMDGPUSubtarget::GFX11 &amp;&amp; <div class='tooltip'>!OptNone<span class='tooltip-content'>12.8k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1648' href='#L1648'><span>1648:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>43.1k</span>]
  Branch (<span class='line-number'><a name='L1648' href='#L1648'><span>1648:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>        <div class='tooltip'>ScoreBrackets.getScoreRange(STORE_CNT) != 0<span class='tooltip-content'>12.7k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1649' href='#L1649'><span>1649:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.73k</span>, <span class='None'>False</span>: <span class='covered-line'>4.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>        <div class='tooltip'>!ScoreBrackets.hasPendingEvent(SCRATCH_WRITE_ACCESS)<span class='tooltip-content'>8.73k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1650' href='#L1650'><span>1650:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.38k</span>, <span class='None'>False</span>: <span class='covered-line'>2.35k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1648'><span>1648:9</span></a></span>) to (<span class='line-number'><a href='#L1648'><span>1650:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1648:9)
     Condition C2 --> (1648:58)
     Condition C3 --> (1649:9)
     Condition C4 --> (1650:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>      ReleaseVGPRInsts.insert(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Resolve vm waits before gs-done.</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>  else if ((MI.getOpcode() == AMDGPU::S_SENDMSG ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1654' href='#L1654'><span>1654:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>            <div class='tooltip'>MI.getOpcode() == AMDGPU::S_SENDMSGHALT<span class='tooltip-content'>1.07M</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1655' href='#L1655'><span>1655:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>           <div class='tooltip'>ST-&gt;hasLegacyGeometry()<span class='tooltip-content'>133</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1656' href='#L1656'><span>1656:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>           ((MI.getOperand(0).getImm() &amp; AMDGPU::SendMsg::ID_MASK_PreGFX11_) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1657' href='#L1657'><span>1657:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>            AMDGPU::SendMsg::ID_GS_DONE_PreGFX11)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1654'><span>1654:12</span></a></span>) to (<span class='line-number'><a href='#L1654'><span>1658:50</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1654:13)
     Condition C2 --> (1655:13)
     Condition C3 --> (1656:12)
     Condition C4 --> (1657:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  -  = F      }
  3 { T,  -,  T,  F  = F      }
  4 { T,  -,  T,  T  = T      }
  5 { F,  T,  T,  F  = F      }
  6 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    Wait.LoadCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if 0 // TODO: the following blocks of logic when we have fence.</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  else if (MI.getOpcode() == SC_FENCE) {</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const unsigned int group_size =</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      context-&gt;shader_info-&gt;GetMaxThreadGroupSize();</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // group_size == 0 means thread group size is unknown at compile time</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const bool group_is_multi_wave =</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (group_size == 0 || group_size &gt; target_info-&gt;GetWaveFrontSize());</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const bool fence_is_global = !((SCInstInternalMisc*)Inst)-&gt;IsGroupFence();</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    for (unsigned int i = 0; i &lt; Inst-&gt;NumSrcOperands(); i++) {</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SCRegType src_type = Inst-&gt;GetSrcType(i);</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      switch (src_type) {</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_LDS:</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          if (group_is_multi_wave ||</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            context-&gt;OptFlagIsOn(OPT_R1100_LDSMEM_FENCE_CHICKEN_BIT)) {</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(DS_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               ScoreBrackets-&gt;getScoreUB(DS_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // LDS may have to wait for VMcnt after buffer load to LDS</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            if (target_info-&gt;HasBufferLoadToLDS()) {</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LOAD_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 ScoreBrackets-&gt;getScoreUB(LOAD_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_GDS:</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          if (group_is_multi_wave || fence_is_global) {</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(DS_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              ScoreBrackets-&gt;getScoreUB(DS_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_UAV:</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_TFBUF:</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_RING:</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_SCATTER:</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          if (group_is_multi_wave || fence_is_global) {</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LOAD_CNT,</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              ScoreBrackets-&gt;getScoreUB(LOAD_CNT));</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        case SCMEM_SCRATCH:</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        default:</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Export &amp; GDS instructions do not read the EXEC mask until after the export</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is granted (which can occur well after the instruction is issued).</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The shader program must flush all EXP operations on the export-count</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // before overwriting the EXEC mask.</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>    if (MI.modifiesRegister(AMDGPU::EXEC, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Export and GDS are tracked individually, either may trigger a waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for EXEC.</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>      if (ScoreBrackets.hasPendingEvent(EXP_GPR_LOCK) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1723' href='#L1723'><span>1723:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>          ScoreBrackets.hasPendingEvent(EXP_PARAM_ACCESS) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1724' href='#L1724'><span>1724:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>          ScoreBrackets.hasPendingEvent(EXP_POS_ACCESS) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1725' href='#L1725'><span>1725:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>          ScoreBrackets.hasPendingEvent(GDS_GPR_LOCK)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1723'><span>1723:11</span></a></span>) to (<span class='line-number'><a href='#L1723'><span>1726:54</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1723:11)
     Condition C2 --> (1724:11)
     Condition C3 --> (1725:11)
     Condition C4 --> (1726:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { F,  F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Wait.ExpCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>    if (MI.isCall() &amp;&amp; <div class='tooltip'>callWaitsOnFunctionEntry(MI)<span class='tooltip-content'>2.97k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1731' href='#L1731'><span>1731:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
  Branch (<span class='line-number'><a name='L1731' href='#L1731'><span>1731:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1731'><span>1731:9</span></a></span>) to (<span class='line-number'><a href='#L1731'><span>1731:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1731:9)
     Condition C2 --> (1731:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The function is going to insert a wait on everything in its prolog.</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This still needs to be careful if the call target is a load (e.g. a GOT</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // load). We also need to check WAW dependency with saved PC.</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      Wait = AMDGPU::Waitcnt();</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      int CallAddrOpIdx =</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>          AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      if (MI.getOperand(CallAddrOpIdx).isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1740' href='#L1740'><span>1740:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>        RegInterval CallAddrOpInterval =</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>            ScoreBrackets.getRegInterval(&amp;MI, MRI, TRI, CallAddrOpIdx);</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>        for (int RegNo = CallAddrOpInterval.first;</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>             RegNo &lt; CallAddrOpInterval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>5.94k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1745' href='#L1745'><span>1745:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>2.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>          ScoreBrackets.determineWait(SmemAccessCounter, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>        int RtnAddrOpIdx =</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>          AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::dst);</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>        if (RtnAddrOpIdx != -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1750' href='#L1750'><span>1750:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.81k</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>          RegInterval RtnAddrOpInterval =</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>              ScoreBrackets.getRegInterval(&amp;MI, MRI, TRI, RtnAddrOpIdx);</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>          for (int RegNo = RtnAddrOpInterval.first;</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>8.43k</pre></td><td class='code'><pre>               RegNo &lt; RtnAddrOpInterval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>5.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.62k</span>, <span class='None'>False</span>: <span class='covered-line'>2.81k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>5.62k</pre></td><td class='code'><pre>            ScoreBrackets.determineWait(SmemAccessCounter, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>1.06M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should not be relying on memoperands.</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Look at the source operands of every instruction to see if</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // any of them results from a previous memory operation that affects</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // its current usage. If so, an s_waitcnt instruction needs to be</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // emitted.</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the source operand was defined by a load, add the s_waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction.</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Two cases are handled for destination operands:</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 1) If the destination operand was defined by a load, add the s_waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction to guarantee the right WAW order.</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 2) If a destination operand that was used by a recent export/store ins,</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // add s_waitcnt on exp_cnt to guarantee the WAR order.</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>1.06M</pre></td><td class='code'><pre>      for (const MachineMemOperand *Memop : MI.memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1774' href='#L1774'><span>1774:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>252k</pre></td><td class='code'><pre>        const Value *Ptr = Memop-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>252k</pre></td><td class='code'><pre>        if (Memop-&gt;isStore() &amp;&amp; <div class='tooltip'>SLoadAddresses.count(Ptr)<span class='tooltip-content'>117k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1776' href='#L1776'><span>1776:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
  Branch (<span class='line-number'><a name='L1776' href='#L1776'><span>1776:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1776'><span>1776:13</span></a></span>) to (<span class='line-number'><a href='#L1776'><span>1776:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1776:13)
     Condition C2 --> (1776:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          addWait(Wait, SmemAccessCounter, 0);</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          if (PDT-&gt;dominates(MI.getParent(), SLoadAddresses.find(Ptr)-&gt;second))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1778' href='#L1778'><span>1778:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>            SLoadAddresses.erase(Ptr);</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>252k</pre></td><td class='code'><pre>        unsigned AS = Memop-&gt;getAddrSpace();</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>252k</pre></td><td class='code'><pre>        if (AS != AMDGPUAS::LOCAL_ADDRESS &amp;&amp; <div class='tooltip'>AS != AMDGPUAS::FLAT_ADDRESS<span class='tooltip-content'>225k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1782' href='#L1782'><span>1782:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225k</span>, <span class='None'>False</span>: <span class='covered-line'>26.6k</span>]
  Branch (<span class='line-number'><a name='L1782' href='#L1782'><span>1782:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210k</span>, <span class='None'>False</span>: <span class='covered-line'>15.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1782'><span>1782:13</span></a></span>) to (<span class='line-number'><a href='#L1782'><span>1782:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1782:13)
     Condition C2 --> (1782:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // No need to wait before load from VMEM to LDS.</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>        if (TII-&gt;mayWriteLDSThroughDMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189</span>, <span class='None'>False</span>: <span class='covered-line'>42.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // LOAD_CNT is only relevant to vgpr or LDS.</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>        unsigned RegNo = SQ_MAX_PGM_VGPRS + EXTRA_VGPR_LDS;</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>        bool FoundAliasingStore = false;</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Only objects with alias scope info were added to LDSDMAScopes array.</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // In the absense of the scope info we will not be able to disambiguate</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // aliasing here. There is no need to try searching for a corresponding</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // store slot. This is conservatively correct because in that case we</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // will produce a wait using the first (general) LDS DMA wait slot which</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // will wait on all of them anyway.</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>        if (Ptr &amp;&amp; <div class='tooltip'>Memop-&gt;getAAInfo()<span class='tooltip-content'>40.8k</span></div> &amp;&amp; <div class='tooltip'>Memop-&gt;getAAInfo().Scope<span class='tooltip-content'>198</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>41.8k</span>]
  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20k</span>]
  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1797'><span>1797:13</span></a></span>) to (<span class='line-number'><a href='#L1797'><span>1797:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1797:13)
     Condition C2 --> (1797:20)
     Condition C3 --> (1797:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>          const auto &amp;LDSDMAStores = ScoreBrackets.getLDSDMAStores();</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>520</pre></td><td class='code'><pre>          for (unsigned I = 0, E = LDSDMAStores.size(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>330</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1799' href='#L1799'><span>1799:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>            if (MI.mayAlias(AA, *LDSDMAStores[I], true)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1800' href='#L1800'><span>1800:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>              FoundAliasingStore = true;</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>              ScoreBrackets.determineWait(LOAD_CNT, RegNo + I + 1, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>        if (!FoundAliasingStore)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1806' href='#L1806'><span>1806:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.0k</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>          ScoreBrackets.determineWait(LOAD_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>        if (Memop-&gt;isStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1808' href='#L1808'><span>1808:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>11.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>          ScoreBrackets.determineWait(EXP_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Loop over use and def operands.</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>6.15M</pre></td><td class='code'><pre>      for (unsigned I = 0, E = MI.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>5.09M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1814' href='#L1814'><span>1814:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09M</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>5.09M</pre></td><td class='code'><pre>        MachineOperand &amp;Op = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>5.09M</pre></td><td class='code'><pre>        if (!Op.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1816' href='#L1816'><span>1816:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43M</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='covered-line'><pre>1.43M</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If the instruction does not read tied source, skip the operand.</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>        if (Op.isTied() &amp;&amp; <div class='tooltip'>Op.isUse()<span class='tooltip-content'>38.2k</span></div> &amp;&amp; <div class='tooltip'>TII-&gt;doesNotReadTiedSource(MI)<span class='tooltip-content'>19.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1820' href='#L1820'><span>1820:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.62M</span>]
  Branch (<span class='line-number'><a name='L1820' href='#L1820'><span>1820:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
  Branch (<span class='line-number'><a name='L1820' href='#L1820'><span>1820:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1820'><span>1820:13</span></a></span>) to (<span class='line-number'><a href='#L1820'><span>1820:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1820:13)
     Condition C2 --> (1820:28)
     Condition C3 --> (1820:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>        RegInterval Interval = ScoreBrackets.getRegInterval(&amp;MI, MRI, TRI, I);</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>        const bool IsVGPR = TRI-&gt;isVectorRegister(*MRI, Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>9.33M</pre></td><td class='code'><pre>        for (int RegNo = Interval.first; RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>5.67M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.67M</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>5.67M</pre></td><td class='code'><pre>          if (IsVGPR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1827' href='#L1827'><span>1827:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88M</span>, <span class='None'>False</span>: <span class='covered-line'>3.78M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // RAW always needs an s_waitcnt. WAW needs an s_waitcnt unless the</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // previous write and this write are the same type of VMEM</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // instruction, in which case they&apos;re guaranteed to write their</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // results in order anyway.</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>            if (Op.isUse() || <div class='tooltip'>!updateVMCntOnly(MI)<span class='tooltip-content'>818k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06M</span>, <span class='None'>False</span>: <span class='covered-line'>818k</span>]
  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>                ScoreBrackets.hasOtherPendingVmemTypes(RegNo,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1833' href='#L1833'><span>1833:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>                                                       getVmemType(MI))) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1832'><span>1832:17</span></a></span>) to (<span class='line-number'><a href='#L1832'><span>1834:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1832:17)
     Condition C2 --> (1832:31)
     Condition C3 --> (1833:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>              ScoreBrackets.determineWait(LOAD_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>              ScoreBrackets.determineWait(SAMPLE_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>              ScoreBrackets.determineWait(BVH_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>              ScoreBrackets.clearVgprVmemTypes(RegNo);</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>            if (Op.isDef() || <div class='tooltip'>ScoreBrackets.hasPendingEvent(EXP_LDS_ACCESS)<span class='tooltip-content'>1.06M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1840' href='#L1840'><span>1840:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>818k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
  Branch (<span class='line-number'><a name='L1840' href='#L1840'><span>1840:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1840'><span>1840:17</span></a></span>) to (<span class='line-number'><a href='#L1840'><span>1840:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1840:17)
     Condition C2 --> (1840:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>818k</pre></td><td class='code'><pre>              ScoreBrackets.determineWait(EXP_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>818k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>            ScoreBrackets.determineWait(DS_CNT, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>3.78M</pre></td><td class='code'><pre>          } else {</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>3.78M</pre></td><td class='code'><pre>            ScoreBrackets.determineWait(SmemAccessCounter, RegNo, Wait);</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>3.78M</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>5.67M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>1.06M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The subtarget may have an implicit S_WAITCNT 0 before barriers. If it does</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // not, we need to ensure the subtarget is capable of backing off barrier</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions in case there are any outstanding memory operations that may</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cause an exception. Otherwise, insert an explicit S_WAITCNT 0 here.</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (MI.getOpcode() == AMDGPU::S_BARRIER &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1856' href='#L1856'><span>1856:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      <div class='tooltip'>!ST-&gt;hasAutoWaitcntBeforeBarrier()<span class='tooltip-content'>137</span></div> &amp;&amp; <div class='tooltip'>!ST-&gt;supportsBackOffBarrier()<span class='tooltip-content'>135</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1857' href='#L1857'><span>1857:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1857' href='#L1857'><span>1857:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1856'><span>1856:7</span></a></span>) to (<span class='line-number'><a href='#L1856'><span>1857:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1856:7)
     Condition C2 --> (1857:7)
     Condition C3 --> (1857:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    Wait = Wait.combined(WCG-&gt;getAllZeroWaitcnt(/*IncludeVSCnt=*/true));</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Remove this work-around, enable the assert for Bug 457939</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //       after fixing the scheduler. Also, the Shader Compiler code is</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //       independent of target.</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (readsVCCZ(MI) &amp;&amp; <div class='tooltip'>ST-&gt;hasReadVCCZBug()<span class='tooltip-content'>1.19k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1864' href='#L1864'><span>1864:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
  Branch (<span class='line-number'><a name='L1864' href='#L1864'><span>1864:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>482</span>, <span class='None'>False</span>: <span class='covered-line'>708</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1864'><span>1864:7</span></a></span>) to (<span class='line-number'><a href='#L1864'><span>1864:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1864:7)
     Condition C2 --> (1864:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>482</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(SMEM_ACCESS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1865' href='#L1865'><span>1865:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>460</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      Wait.DsCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>482</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Verify that the wait is actually needed.</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  ScoreBrackets.simplifyWaitcnt(Wait);</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitZeroWaitcnts)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Wait = WCG-&gt;getAllZeroWaitcnt(/*IncludeVSCnt=*/false);</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[LOAD_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1876' href='#L1876'><span>1876:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Wait.LoadCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[EXP_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1878' href='#L1878'><span>1878:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Wait.ExpCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[DS_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1880' href='#L1880'><span>1880:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Wait.DsCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[SAMPLE_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Wait.SampleCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[BVH_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1884' href='#L1884'><span>1884:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Wait.BvhCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (ForceEmitWaitcnt[KM_CNT])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1886' href='#L1886'><span>1886:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Wait.KmCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (FlushVmCnt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1889' href='#L1889'><span>1889:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(LOAD_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1890' href='#L1890'><span>1890:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Wait.LoadCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(SAMPLE_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1892' href='#L1892'><span>1892:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Wait.SampleCnt = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(BVH_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1894' href='#L1894'><span>1894:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Wait.BvhCnt = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  return generateWaitcnt(Wait, MI.getIterator(), *MI.getParent(), ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>                         OldWaitcntInstr);</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::generateWaitcnt(AMDGPU::Waitcnt Wait,</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineBasicBlock::instr_iterator It,</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       WaitcntBrackets &amp;ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>                                       MachineInstr *OldWaitcntInstr) {</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  if (OldWaitcntInstr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1909' href='#L1909'><span>1909:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to merge the required wait with preexisting waitcnt instructions.</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Also erase redundant waitcnt.</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>66.5k</pre></td><td class='code'><pre>    Modified =</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>66.5k</pre></td><td class='code'><pre>        WCG-&gt;applyPreexistingWaitcnt(ScoreBrackets, *OldWaitcntInstr, Wait, It);</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Any counts that could have been applied to any existing waitcnt</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions will have been done so, now deal with any remaining.</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  ScoreBrackets.applyWaitcnt(Wait);</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ExpCnt can be merged into VINTERP.</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  if (Wait.ExpCnt != ~0u &amp;&amp; <div class='tooltip'>It != Block.instr_end()<span class='tooltip-content'>4.89k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.27M</span>]
  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.89k</span>, <span class='None'>False</span>: <span class='covered-line'>1.27M</span>]
  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.89k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>      <div class='tooltip'>SIInstrInfo::isVINTERP(*It)<span class='tooltip-content'>4.89k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1921' href='#L1921'><span>1921:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>4.86k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1920'><span>1920:7</span></a></span>) to (<span class='line-number'><a href='#L1920'><span>1921:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1920:7)
     Condition C2 --> (1920:29)
     Condition C3 --> (1921:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    MachineOperand *WaitExp =</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        TII-&gt;getNamedOperand(*It, AMDGPU::OpName::waitexp);</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    if (Wait.ExpCnt &lt; WaitExp-&gt;getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1924' href='#L1924'><span>1924:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      WaitExp-&gt;setImm(Wait.ExpCnt);</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    Wait.ExpCnt = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;generateWaitcnt\n&quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                      &lt;&lt; &quot;Update Instr: &quot; &lt;&lt; *It);</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  if (WCG-&gt;createNewWaitcnt(Block, It, Wait))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1934' href='#L1934'><span>1934:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is a flat memory operation. Check to see if it has memory tokens other</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// than LDS. Other address spaces supported by flat memory operations involve</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// global memory.</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>79.1k</pre></td><td class='code'><pre>bool SIInsertWaitcnts::mayAccessVMEMThroughFlat(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>79.1k</pre></td><td class='code'><pre>  assert(TII-&gt;isFLAT(MI));</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All flat instructions use the VMEM counter.</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>79.1k</pre></td><td class='code'><pre>  assert(TII-&gt;usesVM_CNT(MI));</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are no memory operands then conservatively assume the flat</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operation may access VMEM.</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>79.1k</pre></td><td class='code'><pre>  if (MI.memoperands_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1951' href='#L1951'><span>1951:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>78.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if any memory operand specifies an address space that involves VMEM.</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Flat operations only supported FLAT, LOCAL (LDS), or address spaces</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // involving VMEM such as GLOBAL, CONSTANT, PRIVATE (SCRATCH), etc. The REGION</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (GDS) address space is not supported by flat operations. Therefore, simply</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // return true unless only the LDS address space is found.</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>  for (const MachineMemOperand *Memop : MI.memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1959' href='#L1959'><span>1959:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.9k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>    unsigned AS = Memop-&gt;getAddrSpace();</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>    assert(AS != AMDGPUAS::REGION_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>    if (AS != AMDGPUAS::LOCAL_ADDRESS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1962' href='#L1962'><span>1962:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.9k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>78.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is a flat memory operation. Check to see if it has memory tokens for</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// either LDS or FLAT.</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>bool SIInsertWaitcnts::mayAccessLDSThroughFlat(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>  assert(TII-&gt;isFLAT(MI));</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Flat instruction such as SCRATCH and GLOBAL do not use the lgkm counter.</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>  if (!TII-&gt;usesLGKM_CNT(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1975' href='#L1975'><span>1975:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.1k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If in tgsplit mode then there can be no use of LDS.</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>  if (ST-&gt;isTgSplitEnabled())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1979' href='#L1979'><span>1979:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>27.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are no memory operands then conservatively assume the flat</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operation may access LDS.</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  if (MI.memoperands_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if any memory operand specifies an address space that involves LDS.</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const MachineMemOperand *Memop : MI.memoperands())<span class='tooltip-content'>27.5k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1988' href='#L1988'><span>1988:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.6k</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>    unsigned AS = Memop-&gt;getAddrSpace();</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>    if (AS == AMDGPUAS::LOCAL_ADDRESS || <div class='tooltip'>AS == AMDGPUAS::FLAT_ADDRESS<span class='tooltip-content'>27.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1990' href='#L1990'><span>1990:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
  Branch (<span class='line-number'><a name='L1990' href='#L1990'><span>1990:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1990'><span>1990:9</span></a></span>) to (<span class='line-number'><a href='#L1990'><span>1990:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1990:9)
     Condition C2 --> (1990:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>27.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is a flat memory operation. Check to see if it has memory tokens for</pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// either scratch or FLAT.</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::mayAccessScratchThroughFlat(</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>    const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>  assert(TII-&gt;isFLAT(MI));</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SCRATCH instructions always access scratch.</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>  if (TII-&gt;isFLATScratch(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2004' href='#L2004'><span>2004:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.49k</span>, <span class='None'>False</span>: <span class='covered-line'>15.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // GLOBAL instructions never access scratch.</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  if (TII-&gt;isFLATGlobal(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2008' href='#L2008'><span>2008:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are no memory operands then conservatively assume the flat</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operation may access scratch.</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>3.57k</pre></td><td class='code'><pre>  if (MI.memoperands_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2013' href='#L2013'><span>2013:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if any memory operand specifies an address space that involves scratch.</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  return any_of(MI.memoperands(), [](const MachineMemOperand *Memop) {</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>    unsigned AS = Memop-&gt;getAddrSpace();</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>    return AS == AMDGPUAS::PRIVATE_ADDRESS || AS == AMDGPUAS::FLAT_ADDRESS;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2019' href='#L2019'><span>2019:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
  Branch (<span class='line-number'><a name='L2019' href='#L2019'><span>2019:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.56k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2019'><span>2019:12</span></a></span>) to (<span class='line-number'><a href='#L2019'><span>2019:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2019:12)
     Condition C2 --> (2019:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>3.57k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>static bool isCacheInvOrWBInst(MachineInstr &amp;Inst) {</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>  auto Opc = Inst.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>  return Opc == AMDGPU::GLOBAL_INV || <div class='tooltip'>Opc == AMDGPU::GLOBAL_WB<span class='tooltip-content'>76.2k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>76.2k</span>]
  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>76.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == AMDGPU::GLOBAL_WBINV<span class='tooltip-content'>76.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2026' href='#L2026'><span>2026:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>76.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2025'><span>2025:10</span></a></span>) to (<span class='line-number'><a href='#L2025'><span>2026:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2025:10)
     Condition C2 --> (2025:39)
     Condition C3 --> (2026:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIInsertWaitcnts::updateEventWaitcntAfter(MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>                                               WaitcntBrackets *ScoreBrackets) {</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now look at the instruction opcode. If it is a memory access</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction, update the upper-bound of the appropriate counter&apos;s</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bracket and the destination operand scores.</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Use the (TSFlags &amp; SIInstrFlags::DS_CNT) property everywhere.</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  if (TII-&gt;isDS(Inst) &amp;&amp; <div class='tooltip'>TII-&gt;usesLGKM_CNT(Inst)<span class='tooltip-content'>24.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2036' href='#L2036'><span>2036:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
  Branch (<span class='line-number'><a name='L2036' href='#L2036'><span>2036:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2036'><span>2036:7</span></a></span>) to (<span class='line-number'><a href='#L2036'><span>2036:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2036:7)
     Condition C2 --> (2036:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>24.2k</pre></td><td class='code'><pre>    if (TII-&gt;isAlwaysGDS(Inst.getOpcode()) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2037' href='#L2037'><span>2037:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507</span>, <span class='None'>False</span>: <span class='covered-line'>23.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>24.2k</pre></td><td class='code'><pre>        <div class='tooltip'>TII-&gt;hasModifiersSet(Inst, AMDGPU::OpName::gds)<span class='tooltip-content'>23.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2038' href='#L2038'><span>2038:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>23.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2037'><span>2037:9</span></a></span>) to (<span class='line-number'><a href='#L2037'><span>2038:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2037:9)
     Condition C2 --> (2038:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, GDS_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, GDS_GPR_LOCK, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, LDS_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  } else if (TII-&gt;isFLAT(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2044' href='#L2044'><span>2044:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Track this properly.</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>    if (isCacheInvOrWBInst(Inst))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2046' href='#L2046'><span>2046:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>76.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    assert(Inst.mayLoadOrStore());</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    int FlatASCount = 0;</pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    if (mayAccessVMEMThroughFlat(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2053' href='#L2053'><span>2053:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>      ++FlatASCount;</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, getVmemWaitEventType(Inst),</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>                                   Inst);</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    if (mayAccessLDSThroughFlat(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2059' href='#L2059'><span>2059:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.1k</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>      ++FlatASCount;</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, LDS_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A Flat memory operation must access at least one address space.</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    assert(FlatASCount);</pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a flat memory operation that access both VMEM and LDS, so note it</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // - it will require that both the VM and LGKM be flushed to zero if it is</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // pending when a VM or LGKM dependency occurs.</pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>    if (FlatASCount &gt; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2070' href='#L2070'><span>2070:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.1k</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;setPendingFlat();</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>  } else if (SIInstrInfo::isVMEM(Inst) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2072' href='#L2072'><span>2072:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89.7k</span>, <span class='None'>False</span>: <span class='covered-line'>981k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>             <div class='tooltip'>!llvm::AMDGPU::getMUBUFIsBufferInv(Inst.getOpcode())<span class='tooltip-content'>89.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2073' href='#L2073'><span>2073:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79.5k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2072'><span>2072:14</span></a></span>) to (<span class='line-number'><a href='#L2072'><span>2073:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2072:14)
     Condition C2 --> (2073:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>79.5k</pre></td><td class='code'><pre>    ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, getVmemWaitEventType(Inst),</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>79.5k</pre></td><td class='code'><pre>                                 Inst);</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>79.5k</pre></td><td class='code'><pre>    if (ST-&gt;vmemWriteNeedsExpWaitcnt() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>79.5k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>27.1k</span></div><div class='tooltip'>Inst.mayStore()<span class='tooltip-content'>27.1k</span></div> || <div class='tooltip'>SIInstrInfo::isAtomicRet(Inst)<span class='tooltip-content'>11.3k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2078' href='#L2078'><span>2078:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>11.3k</span>]
  Branch (<span class='line-number'><a name='L2078' href='#L2078'><span>2078:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2077'><span>2077:9</span></a></span>) to (<span class='line-number'><a href='#L2077'><span>2078:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2077:9)
     Condition C2 --> (2078:10)
     Condition C3 --> (2078:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, VMW_GPR_LOCK, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>  } else if (TII-&gt;isSMRD(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.5k</span>, <span class='None'>False</span>: <span class='covered-line'>921k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>    ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, SMEM_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>921k</pre></td><td class='code'><pre>  } else if (Inst.isCall()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2083' href='#L2083'><span>2083:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>918k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>    if (callWaitsOnFunctionReturn(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2084' href='#L2084'><span>2084:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Act as a wait on everything</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;applyWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>          WCG-&gt;getAllZeroWaitcnt(/*IncludeVSCnt=*/false));</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>      ScoreBrackets-&gt;setStateOnFunctionEntryOrReturn();</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // May need to way wait for anything.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ScoreBrackets-&gt;applyWaitcnt(AMDGPU::Waitcnt());</span></pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>  } else if (SIInstrInfo::isLDSDIR(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2093' href='#L2093'><span>2093:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>918k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_LDS_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>  } else if (TII-&gt;isVINTERP(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2095' href='#L2095'><span>2095:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>918k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    int64_t Imm = TII-&gt;getNamedOperand(Inst, AMDGPU::OpName::waitexp)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    ScoreBrackets-&gt;applyWaitcnt(EXP_CNT, Imm);</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>  } else if (SIInstrInfo::isEXP(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2098' href='#L2098'><span>2098:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>    unsigned Imm = TII-&gt;getNamedOperand(Inst, AMDGPU::OpName::tgt)-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>    if (Imm &gt;= AMDGPU::Exp::ET_PARAM0 &amp;&amp; <div class='tooltip'>Imm &lt;= AMDGPU::Exp::ET_PARAM31<span class='tooltip-content'>174</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>913</span>]
  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2100'><span>2100:9</span></a></span>) to (<span class='line-number'><a href='#L2100'><span>2100:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2100:9)
     Condition C2 --> (2100:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_PARAM_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>913</pre></td><td class='code'><pre>    else if (Imm &gt;= AMDGPU::Exp::ET_POS0 &amp;&amp; <div class='tooltip'>Imm &lt;= AMDGPU::Exp::ET_POS_LAST<span class='tooltip-content'>89</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2102' href='#L2102'><span>2102:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>824</span>]
  Branch (<span class='line-number'><a name='L2102' href='#L2102'><span>2102:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2102'><span>2102:14</span></a></span>) to (<span class='line-number'><a href='#L2102'><span>2102:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2102:14)
     Condition C2 --> (2102:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_POS_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_GPR_LOCK, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>917k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>917k</pre></td><td class='code'><pre>    switch (Inst.getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2107' href='#L2107'><span>2107:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>916k</span>, <span class='None'>False</span>: <span class='covered-line'>175</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    case AMDGPU::S_SENDMSG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2108' href='#L2108'><span>2108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>916k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    case AMDGPU::S_SENDMSG_RTN_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2109' href='#L2109'><span>2109:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    case AMDGPU::S_SENDMSG_RTN_B64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2110' href='#L2110'><span>2110:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    case AMDGPU::S_SENDMSGHALT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2111' href='#L2111'><span>2111:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, SQ_MESSAGE, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case AMDGPU::S_MEMTIME:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2114' href='#L2114'><span>2114:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case AMDGPU::S_MEMREALTIME:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2115' href='#L2115'><span>2115:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::S_BARRIER_SIGNAL_ISFIRST_M0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2116' href='#L2116'><span>2116:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case AMDGPU::S_BARRIER_SIGNAL_ISFIRST_IMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2117' href='#L2117'><span>2117:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case AMDGPU::S_BARRIER_LEAVE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2118' href='#L2118'><span>2118:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    case AMDGPU::S_GET_BARRIER_STATE_M0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    case AMDGPU::S_GET_BARRIER_STATE_IMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2120' href='#L2120'><span>2120:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>917k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, SMEM_ACCESS, Inst);</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>917k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>917k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool WaitcntBrackets::mergeScore(const MergeInfo &amp;M, unsigned &amp;Score,</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>                                 unsigned OtherScore) {</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>  unsigned MyShifted = Score &lt;= M.OldLB ? <div class='tooltip'>0<span class='tooltip-content'>634k</span></div> : <div class='tooltip'>Score + M.MyShift<span class='tooltip-content'>7.57k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2129' href='#L2129'><span>2129:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>634k</span>, <span class='None'>False</span>: <span class='covered-line'>7.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>  unsigned OtherShifted =</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>      OtherScore &lt;= M.OtherLB ? <div class='tooltip'>0<span class='tooltip-content'>636k</span></div> : <div class='tooltip'>OtherScore + M.OtherShift<span class='tooltip-content'>5.36k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2131' href='#L2131'><span>2131:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>636k</span>, <span class='None'>False</span>: <span class='covered-line'>5.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>  Score = std::max(MyShifted, OtherShifted);</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>  return OtherShifted &gt; MyShifted;</pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>642k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Merge the pending events and associater score brackets of \p Other into</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// this brackets status.</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns whether the merge resulted in a change that requires tighter waits</pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// (i.e. the merged brackets strictly dominate the original brackets).</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>bool WaitcntBrackets::merge(const WaitcntBrackets &amp;Other) {</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>  bool StrictDom = false;</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>  VgprUB = std::max(VgprUB, Other.VgprUB);</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>  SgprUB = std::max(SgprUB, Other.SgprUB);</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  for (auto T : inst_counter_types(MaxCounter)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2147' href='#L2147'><span>2147:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Merge event flags for this counter</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    const unsigned OldEvents = PendingEvents &amp; WaitEventMaskForInst[T];</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    const unsigned OtherEvents = Other.PendingEvents &amp; WaitEventMaskForInst[T];</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    if (OtherEvents &amp; ~OldEvents)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2151' href='#L2151'><span>2151:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>      StrictDom = true;</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    PendingEvents |= OtherEvents;</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Merge scores for this counter</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    const unsigned MyPending = ScoreUBs[T] - ScoreLBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    const unsigned OtherPending = Other.ScoreUBs[T] - Other.ScoreLBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    const unsigned NewUB = ScoreLBs[T] + std::max(MyPending, OtherPending);</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    if (NewUB &lt; ScoreLBs[T])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2159' href='#L2159'><span>2159:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;waitcnt score overflow&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    MergeInfo M;</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    M.OldLB = ScoreLBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    M.OtherLB = Other.ScoreLBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    M.MyShift = NewUB - ScoreUBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    M.OtherShift = NewUB - Other.ScoreUBs[T];</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    ScoreUBs[T] = NewUB;</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    StrictDom |= mergeScore(M, LastFlat[T], Other.LastFlat[T]);</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>    for (int J = 0; J &lt;= VgprUB; <div class='tooltip'>J++<span class='tooltip-content'>591k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2172' href='#L2172'><span>2172:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>591k</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>591k</pre></td><td class='code'><pre>      StrictDom |= mergeScore(M, VgprScores[T][J], Other.VgprScores[T][J]);</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    if (T == SmemAccessCounter) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2175' href='#L2175'><span>2175:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.51k</span>, <span class='None'>False</span>: <span class='covered-line'>13.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>      for (int J = 0; J &lt;= SgprUB; <div class='tooltip'>J++<span class='tooltip-content'>32.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2176' href='#L2176'><span>2176:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>32.5k</pre></td><td class='code'><pre>        StrictDom |= mergeScore(M, SgprScores[J], Other.SgprScores[J]);</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>151k</pre></td><td class='code'><pre>  for (int J = 0; J &lt;= VgprUB; <div class='tooltip'>J++<span class='tooltip-content'>147k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2181' href='#L2181'><span>2181:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>    unsigned char NewVmemTypes = VgprVmemTypes[J] | Other.VgprVmemTypes[J];</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>    StrictDom |= NewVmemTypes != VgprVmemTypes[J];</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>    VgprVmemTypes[J] = NewVmemTypes;</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>  return StrictDom;</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>static bool isWaitInstr(MachineInstr &amp;Inst) {</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  unsigned Opcode = SIInstrInfo::getNonSoftWaitcntOpcode(Inst.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  return Opcode == AMDGPU::S_WAITCNT ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2192' href='#L2192'><span>2192:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>1.18M</span></div><div class='tooltip'>Opcode == AMDGPU::S_WAITCNT_VSCNT<span class='tooltip-content'>1.18M</span></div> &amp;&amp; <div class='tooltip'>Inst.getOperand(0).isReg()<span class='tooltip-content'>4.18k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2193' href='#L2193'><span>2193:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.18k</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
  Branch (<span class='line-number'><a name='L2193' href='#L2193'><span>2193:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>          <div class='tooltip'>Inst.getOperand(0).getReg() == AMDGPU::SGPR_NULL<span class='tooltip-content'>4.18k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2194' href='#L2194'><span>2194:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::S_WAIT_LOADCNT_DSCNT<span class='tooltip-content'>1.18M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2195' href='#L2195'><span>2195:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::S_WAIT_STORECNT_DSCNT<span class='tooltip-content'>1.18M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2196' href='#L2196'><span>2196:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>         <div class='tooltip'>counterTypeForInstr(Opcode).has_value()<span class='tooltip-content'>1.18M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2197' href='#L2197'><span>2197:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Generate s_waitcnt instructions where needed.</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::insertWaitcntInBlock(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineBasicBlock &amp;Block,</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                            WaitcntBrackets &amp;ScoreBrackets) {</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>72</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>10</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;*** Block&quot; &lt;&lt; Block.getNumber() &lt;&lt; &quot; ***&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    ScoreBrackets.dump();</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Track the correctness of vccz through this basic block. There are two</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reasons why it might be incorrect; see ST-&gt;hasReadVCCZBug() and</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ST-&gt;partialVCCWritesUpdateVCCZ().</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  bool VCCZCorrect = true;</pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  if (ST-&gt;hasReadVCCZBug()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2215' href='#L2215'><span>2215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='None'>False</span>: <span class='covered-line'>82.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vccz could be incorrect at a basic block boundary if a predecessor wrote</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to vcc and then issued an smem load.</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>    VCCZCorrect = false;</pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>82.9k</pre></td><td class='code'><pre>  } else if (!ST-&gt;partialVCCWritesUpdateVCCZ()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2219' href='#L2219'><span>2219:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.7k</span>, <span class='None'>False</span>: <span class='covered-line'>39.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vccz could be incorrect at a basic block boundary if a predecessor wrote</pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to vcc_lo or vcc_hi.</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    VCCZCorrect = false;</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Walk over the instructions.</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  MachineInstr *OldWaitcntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  for (MachineBasicBlock::instr_iterator Iter = Block.instr_begin(),</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                         E = Block.instr_end();</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>       Iter != E;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2230' href='#L2230'><span>2230:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25M</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>    MachineInstr &amp;Inst = *Iter;</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track pre-existing waitcnts that were added in earlier iterations or by</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the memory legalizer.</pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>    if (isWaitInstr(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2235' href='#L2235'><span>2235:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='covered-line'><pre>77.6k</pre></td><td class='code'><pre>      if (!OldWaitcntInstr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2236' href='#L2236'><span>2236:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.5k</span>, <span class='None'>False</span>: <span class='covered-line'>11.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>66.5k</pre></td><td class='code'><pre>        OldWaitcntInstr = &amp;Inst;</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='covered-line'><pre>77.6k</pre></td><td class='code'><pre>      ++Iter;</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>77.6k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>77.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    bool FlushVmCnt = Block.getFirstTerminator() == Inst &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2242' href='#L2242'><span>2242:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>                      <div class='tooltip'>isPreheaderToFlush(Block, ScoreBrackets)<span class='tooltip-content'>104k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2243' href='#L2243'><span>2243:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2242'><span>2242:23</span></a></span>) to (<span class='line-number'><a href='#L2242'><span>2243:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2242:23)
     Condition C2 --> (2243:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generate an s_waitcnt instruction to be placed before Inst, if needed.</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    Modified |= generateWaitcntInstBefore(Inst, ScoreBrackets, OldWaitcntInstr,</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>                                          FlushVmCnt);</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    OldWaitcntInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Restore vccz if it&apos;s not known to be correct already.</pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    bool RestoreVCCZ = !VCCZCorrect &amp;&amp; <div class='tooltip'>readsVCCZ(Inst)<span class='tooltip-content'>657k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>657k</span>, <span class='None'>False</span>: <span class='covered-line'>515k</span>]
  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>657k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2251'><span>2251:24</span></a></span>) to (<span class='line-number'><a href='#L2251'><span>2251:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2251:24)
     Condition C2 --> (2251:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t examine operands unless we need to track vccz correctness.</pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (ST-&gt;hasReadVCCZBug() || <div class='tooltip'>!ST-&gt;partialVCCWritesUpdateVCCZ()<span class='tooltip-content'>819k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2254' href='#L2254'><span>2254:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>352k</span>, <span class='None'>False</span>: <span class='covered-line'>819k</span>]
  Branch (<span class='line-number'><a name='L2254' href='#L2254'><span>2254:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='None'>False</span>: <span class='covered-line'>319k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2254'><span>2254:9</span></a></span>) to (<span class='line-number'><a href='#L2254'><span>2254:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2254:9)
     Condition C2 --> (2254:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>      if (Inst.definesRegister(AMDGPU::VCC_LO) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2255' href='#L2255'><span>2255:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>852k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>          <div class='tooltip'>Inst.definesRegister(AMDGPU::VCC_HI)<span class='tooltip-content'>852k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2256' href='#L2256'><span>2256:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>852k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2255'><span>2255:11</span></a></span>) to (<span class='line-number'><a href='#L2255'><span>2256:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2255:11)
     Condition C2 --> (2256:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Up to gfx9, writes to vcc_lo and vcc_hi don&apos;t update vccz.</pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        if (!ST-&gt;partialVCCWritesUpdateVCCZ())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2258' href='#L2258'><span>2258:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          VCCZCorrect = false;</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>852k</pre></td><td class='code'><pre>      } else if (Inst.definesRegister(AMDGPU::VCC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2260' href='#L2260'><span>2260:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.6k</span>, <span class='None'>False</span>: <span class='covered-line'>805k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // There is a hardware bug on CI/SI where SMRD instruction may corrupt</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // vccz bit, so when we detect that an instruction may read from a</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // corrupt vccz bit, we need to:</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // 1. Insert s_waitcnt lgkm(0) to wait for all outstanding SMRD</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //    operations to complete.</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // 2. Restore the correct value of vccz by writing the current value</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //    of vcc back to vcc.</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>        if (ST-&gt;hasReadVCCZBug() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2268' href='#L2268'><span>2268:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.9k</span>, <span class='None'>False</span>: <span class='covered-line'>25.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>            <div class='tooltip'>ScoreBrackets.hasPendingEvent(SMEM_ACCESS)<span class='tooltip-content'>21.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2269' href='#L2269'><span>2269:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>483</span>, <span class='None'>False</span>: <span class='covered-line'>21.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2268'><span>2268:13</span></a></span>) to (<span class='line-number'><a href='#L2268'><span>2269:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2268:13)
     Condition C2 --> (2269:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Writes to vcc while there&apos;s an outstanding smem read may get</pre></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // clobbered as soon as any read completes.</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>483</pre></td><td class='code'><pre>          VCCZCorrect = false;</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Writes to vcc will fix any incorrect value in vccz.</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>          VCCZCorrect = true;</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (TII-&gt;isSMRD(Inst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2280' href='#L2280'><span>2280:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>      for (const MachineMemOperand *Memop : Inst.memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2281' href='#L2281'><span>2281:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.3k</span>, <span class='None'>False</span>: <span class='covered-line'>70.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // No need to handle invariant loads when avoiding WAR conflicts, as</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // there cannot be a vector store to the same memory location.</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>        if (!Memop-&gt;isInvariant()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>66.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>          const Value *Ptr = Memop-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>          SLoadAddresses.insert(std::pair(Ptr, Inst.getParent()));</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>      if (ST-&gt;hasReadVCCZBug()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2289' href='#L2289'><span>2289:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>51.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // This smem read could complete and clobber vccz at any time.</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>        VCCZCorrect = false;</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    updateEventWaitcntAfter(Inst, &amp;ScoreBrackets);</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if 0 // TODO: implement resource type check controlled by options with ub = LB.</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this instruction generates a S_SETVSKIP because it is an</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // indexed resource, and we are on Tahiti, then it will also force</pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // an S_WAITCNT vmcnt(0)</pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (RequireCheckResourceType(Inst, context)) {</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Force the score to as if an S_WAITCNT vmcnt(0) is emitted.</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ScoreBrackets-&gt;setScoreLB(LOAD_CNT,</pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ScoreBrackets-&gt;getScoreUB(LOAD_CNT));</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (ST-&gt;isPreciseMemoryEnabled() &amp;&amp; <div class='tooltip'>Inst.mayLoadOrStore()<span class='tooltip-content'>861</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2308' href='#L2308'><span>2308:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>861</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
  Branch (<span class='line-number'><a name='L2308' href='#L2308'><span>2308:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>681</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2308'><span>2308:9</span></a></span>) to (<span class='line-number'><a href='#L2308'><span>2308:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2308:9)
     Condition C2 --> (2308:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>      AMDGPU::Waitcnt Wait = WCG-&gt;getAllZeroWaitcnt(</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>          Inst.mayStore() &amp;&amp; <div class='tooltip'>!SIInstrInfo::isAtomicRet(Inst)<span class='tooltip-content'>93</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2310' href='#L2310'><span>2310:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
  Branch (<span class='line-number'><a name='L2310' href='#L2310'><span>2310:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2310'><span>2310:11</span></a></span>) to (<span class='line-number'><a href='#L2310'><span>2310:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2310:11)
     Condition C2 --> (2310:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>      ScoreBrackets.simplifyWaitcnt(Wait);</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>      Modified |= generateWaitcnt(Wait, std::next(Inst.getIterator()), Block,</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>                                  ScoreBrackets, /*OldWaitcntInstr=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2.11k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>41</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.11k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>2.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      Inst.print(dbgs());</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>      ScoreBrackets.dump();</pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Remove this work-around after fixing the scheduler and enable the</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // assert above.</pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    if (RestoreVCCZ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2323' href='#L2323'><span>2323:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Restore the vccz bit.  Any time a value is written to vcc, the vcc</pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // bit is updated, so we can restore the bit by reading the value of</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // vcc and then writing it back to the register.</pre></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      BuildMI(Block, Inst, Inst.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>              TII-&gt;get(ST-&gt;isWave32() ? <div class='tooltip'><span class='red'>AMDGPU::S_MOV_B32</span><span class='tooltip-content'>0</span></div> : AMDGPU::S_MOV_B64),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2328' href='#L2328'><span>2328:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>              TRI-&gt;getVCC())</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>          .addReg(TRI-&gt;getVCC());</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      VCCZCorrect = true;</pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>    ++Iter;</pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>1.17M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Flush the LOADcnt, SAMPLEcnt and BVHcnt counters at the end of the block if</pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // needed.</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  AMDGPU::Waitcnt Wait;</pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  if (Block.getFirstTerminator() == Block.end() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2341' href='#L2341'><span>2341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
  Branch (<span class='line-number'><a name='L2341' href='#L2341'><span>2341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.66k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      <div class='tooltip'>isPreheaderToFlush(Block, ScoreBrackets)<span class='tooltip-content'>5.66k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2342' href='#L2342'><span>2342:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>5.65k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2341'><span>2341:7</span></a></span>) to (<span class='line-number'><a href='#L2341'><span>2342:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2341:7)
     Condition C2 --> (2342:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(LOAD_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2343' href='#L2343'><span>2343:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      Wait.LoadCnt = 0;</pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(SAMPLE_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2345' href='#L2345'><span>2345:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Wait.SampleCnt = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (ScoreBrackets.hasPendingEvent(BVH_CNT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2347' href='#L2347'><span>2347:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Wait.BvhCnt = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Combine or remove any redundant waitcnts at the end of the block.</pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  Modified |= generateWaitcnt(Wait, Block.instr_end(), Block, ScoreBrackets,</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                              OldWaitcntInstr);</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if the given machine basic block is a preheader of a loop in</pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// which we want to flush the vmcnt counter, and false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::isPreheaderToFlush(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                          WaitcntBrackets &amp;ScoreBrackets) {</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  auto [Iterator, IsInserted] = PreheadersToFlush.try_emplace(&amp;MBB, false);</pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  if (!IsInserted)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2363' href='#L2363'><span>2363:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>757</span>, <span class='None'>False</span>: <span class='covered-line'>108k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='covered-line'><pre>757</pre></td><td class='code'><pre>    return Iterator-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  MachineBasicBlock *Succ = MBB.getSingleSuccessor();</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  if (!Succ)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2367' href='#L2367'><span>2367:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>6.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>  MachineLoop *Loop = MLI-&gt;getLoopFor(Succ);</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='covered-line'><pre>6.02k</pre></td><td class='code'><pre>  if (!Loop)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2371' href='#L2371'><span>2371:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.92k</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  if (Loop-&gt;getLoopPreheader() == &amp;MBB &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2374' href='#L2374'><span>2374:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>      <div class='tooltip'>shouldFlushVmCnt(Loop, ScoreBrackets)<span class='tooltip-content'>2.83k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2375' href='#L2375'><span>2375:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>2.81k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2374'><span>2374:7</span></a></span>) to (<span class='line-number'><a href='#L2374'><span>2375:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2374:7)
     Condition C2 --> (2375:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    Iterator-&gt;second = true;</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='covered-line'><pre>38.4k</pre></td><td class='code'><pre>bool SIInsertWaitcnts::isVMEMOrFlatVMEM(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='covered-line'><pre>38.4k</pre></td><td class='code'><pre>  return SIInstrInfo::isVMEM(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2384' href='#L2384'><span>2384:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32k</span>, <span class='None'>False</span>: <span class='covered-line'>36.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='covered-line'><pre>38.4k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>36.0k</span></div><div class='tooltip'>SIInstrInfo::isFLAT(MI)<span class='tooltip-content'>36.0k</span></div> &amp;&amp; <div class='tooltip'>mayAccessVMEMThroughFlat(MI)<span class='tooltip-content'>2.97k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2385' href='#L2385'><span>2385:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>33.1k</span>]
  Branch (<span class='line-number'><a name='L2385' href='#L2385'><span>2385:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2384'><span>2384:10</span></a></span>) to (<span class='line-number'><a href='#L2384'><span>2385:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2384:10)
     Condition C2 --> (2385:11)
     Condition C3 --> (2385:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='covered-line'><pre>38.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if it is better to flush the vmcnt counter in the preheader of</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the given loop. We currently decide to flush in two situations:</pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 1. The loop contains vmem store(s), no vmem load and at least one use of a</pre></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    vgpr containing a value that is loaded outside of the loop. (Only on</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    targets with no vscnt counter).</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 2. The loop contains vmem load(s), but the loaded values are not used in the</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    loop, and at least one use of a vgpr containing a value that is loaded</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    outside of the loop.</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIInsertWaitcnts::shouldFlushVmCnt(MachineLoop *ML,</pre></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>                                        WaitcntBrackets &amp;Brackets) {</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  bool HasVMemLoad = false;</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  bool HasVMemStore = false;</pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  bool UsesVgprLoadedOutside = false;</pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  DenseSet&lt;Register&gt; VgprUse;</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  DenseSet&lt;Register&gt; VgprDef;</pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : ML-&gt;blocks()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2404' href='#L2404'><span>2404:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='covered-line'><pre>26.0k</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : *MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2405' href='#L2405'><span>2405:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='covered-line'><pre>26.0k</pre></td><td class='code'><pre>      if (isVMEMOrFlatVMEM(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2406' href='#L2406'><span>2406:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.29k</span>, <span class='None'>False</span>: <span class='covered-line'>22.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>        if (MI.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2407' href='#L2407'><span>2407:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>          HasVMemLoad = true;</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>        if (MI.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2409' href='#L2409'><span>2409:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55k</span>, <span class='None'>False</span>: <span class='covered-line'>731</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>          HasVMemStore = true;</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>      for (unsigned I = 0; I &lt; MI.getNumOperands(); <div class='tooltip'>I++<span class='tooltip-content'>98.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2412' href='#L2412'><span>2412:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100k</span>, <span class='None'>False</span>: <span class='covered-line'>24.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>        MachineOperand &amp;Op = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>        if (!Op.isReg() || <div class='tooltip'>!TRI-&gt;isVectorRegister(*MRI, Op.getReg())<span class='tooltip-content'>80.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2414' href='#L2414'><span>2414:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.0k</span>, <span class='None'>False</span>: <span class='covered-line'>80.5k</span>]
  Branch (<span class='line-number'><a name='L2414' href='#L2414'><span>2414:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.2k</span>, <span class='None'>False</span>: <span class='covered-line'>30.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2414'><span>2414:13</span></a></span>) to (<span class='line-number'><a href='#L2414'><span>2414:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2414:13)
     Condition C2 --> (2414:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>        RegInterval Interval = Brackets.getRegInterval(&amp;MI, MRI, TRI, I);</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Vgpr use</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>        if (Op.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2418' href='#L2418'><span>2418:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.9k</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>          for (int RegNo = Interval.first; RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>18.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2419' href='#L2419'><span>2419:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.8k</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If we find a register that is loaded inside the loop, 1. and 2.</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // are invalidated and we can exit.</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>            if (VgprDef.contains(RegNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2422' href='#L2422'><span>2422:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>878</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>              return false;</pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>            VgprUse.insert(RegNo);</pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If at least one of Op&apos;s registers is in the score brackets, the</pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // value is likely loaded outside of the loop.</pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>            if (Brackets.getRegScore(RegNo, LOAD_CNT) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2427' href='#L2427'><span>2427:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.99k</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>                    Brackets.getScoreLB(LOAD_CNT) ||</pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>                Brackets.getRegScore(RegNo, SAMPLE_CNT) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2429' href='#L2429'><span>2429:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>                    Brackets.getScoreLB(SAMPLE_CNT) ||</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>                Brackets.getRegScore(RegNo, BVH_CNT) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2431' href='#L2431'><span>2431:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>                    Brackets.getScoreLB(BVH_CNT)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2427'><span>2427:17</span></a></span>) to (<span class='line-number'><a href='#L2427'><span>2432:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2427:17)
     Condition C2 --> (2429:17)
     Condition C3 --> (2431:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>              UsesVgprLoadedOutside = true;</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>              break;</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // VMem load vgpr def</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>        else if (isVMEMOrFlatVMEM(MI) &amp;&amp; <div class='tooltip'>MI.mayLoad()<span class='tooltip-content'>2.01k</span></div> &amp;&amp; <div class='tooltip'>Op.isDef()<span class='tooltip-content'>2.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2439' href='#L2439'><span>2439:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
  Branch (<span class='line-number'><a name='L2439' href='#L2439'><span>2439:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2439' href='#L2439'><span>2439:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2439'><span>2439:18</span></a></span>) to (<span class='line-number'><a href='#L2439'><span>2439:68</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2439:18)
     Condition C2 --> (2439:42)
     Condition C3 --> (2439:58)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>          <div class='tooltip'>for (int RegNo = Interval.first; <span class='tooltip-content'>2.01k</span></div>RegNo &lt; Interval.second; <div class='tooltip'>++RegNo<span class='tooltip-content'>1.86k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2440' href='#L2440'><span>2440:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If we find a register that is loaded inside the loop, 1. and 2.</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // are invalidated and we can exit.</pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>            if (VgprUse.contains(RegNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2443' href='#L2443'><span>2443:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>838</span>, <span class='None'>False</span>: <span class='covered-line'>1.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>              return false;</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>            VgprDef.insert(RegNo);</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>26.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  if (!ST-&gt;hasVscnt() &amp;&amp; <div class='tooltip'>HasVMemStore<span class='tooltip-content'>732</span></div> &amp;&amp; <div class='tooltip'>!HasVMemLoad<span class='tooltip-content'>80</span></div> &amp;&amp; <div class='tooltip'>UsesVgprLoadedOutside<span class='tooltip-content'>75</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2450' href='#L2450'><span>2450:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>732</span>, <span class='None'>False</span>: <span class='covered-line'>390</span>]
  Branch (<span class='line-number'><a name='L2450' href='#L2450'><span>2450:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>652</span>]
  Branch (<span class='line-number'><a name='L2450' href='#L2450'><span>2450:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L2450' href='#L2450'><span>2450:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2450'><span>2450:7</span></a></span>) to (<span class='line-number'><a href='#L2450'><span>2450:79</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2450:7)
     Condition C2 --> (2450:26)
     Condition C3 --> (2450:42)
     Condition C4 --> (2450:58)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  return HasVMemLoad &amp;&amp; <div class='tooltip'>UsesVgprLoadedOutside<span class='tooltip-content'>117</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2452' href='#L2452'><span>2452:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>999</span>]
  Branch (<span class='line-number'><a name='L2452' href='#L2452'><span>2452:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2452'><span>2452:10</span></a></span>) to (<span class='line-number'><a href='#L2452'><span>2452:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2452:10)
     Condition C2 --> (2452:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>bool SIInsertWaitcnts::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  ST = &amp;MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  TII = ST-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  PDT = &amp;getAnalysis&lt;MachinePostDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (auto AAR = getAnalysisIfAvailable&lt;AAResultsWrapperPass&gt;())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2463' href='#L2463'><span>2463:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.8k</span>, <span class='None'>False</span>: <span class='covered-line'>613</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>94.8k</pre></td><td class='code'><pre>    AA = &amp;AAR-&gt;getAAResults();</pre></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  AMDGPU::IsaVersion IV = AMDGPU::getIsaVersion(ST-&gt;getCPU());</pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (ST-&gt;hasExtendedWaitCounts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2468' href='#L2468'><span>2468:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.62k</span>, <span class='None'>False</span>: <span class='covered-line'>88.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    MaxCounter = NUM_EXTENDED_INST_CNTS;</pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    WCGGFX12Plus = WaitcntGeneratorGFX12Plus(ST, MaxCounter);</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    WCG = &amp;WCGGFX12Plus;</pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    MaxCounter = NUM_NORMAL_INST_CNTS;</pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    WCGPreGFX12 = WaitcntGeneratorPreGFX12(ST);</pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    WCG = &amp;WCGPreGFX12;</pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  ForceEmitZeroWaitcnts = ForceEmitZeroFlag;</pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  for (auto T : inst_counter_types())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2479' href='#L2479'><span>2479:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>668k</span>, <span class='None'>False</span>: <span class='covered-line'>95.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>    ForceEmitWaitcnt[T] = false;</pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  const unsigned *WaitEventMaskForInst = WCG-&gt;getWaitEventMask();</pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  SmemAccessCounter = eventCounter(WaitEventMaskForInst, SMEM_ACCESS);</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  OptNone = MF.getFunction().hasOptNone() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2486' href='#L2486'><span>2486:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>309</span>, <span class='None'>False</span>: <span class='covered-line'>95.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>            <div class='tooltip'>MF.getTarget().getOptLevel() == CodeGenOptLevel::None<span class='tooltip-content'>95.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2487' href='#L2487'><span>2487:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364</span>, <span class='None'>False</span>: <span class='covered-line'>94.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2486'><span>2486:13</span></a></span>) to (<span class='line-number'><a href='#L2486'><span>2487:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2486:13)
     Condition C2 --> (2487:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  HardwareLimits Limits = {};</pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (ST-&gt;hasExtendedWaitCounts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2490' href='#L2490'><span>2490:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.62k</span>, <span class='None'>False</span>: <span class='covered-line'>88.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    Limits.LoadcntMax = AMDGPU::getLoadcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    Limits.DscntMax = AMDGPU::getDscntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    Limits.LoadcntMax = AMDGPU::getVmcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>    Limits.DscntMax = AMDGPU::getLgkmcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='covered-line'><pre>88.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Limits.ExpcntMax = AMDGPU::getExpcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Limits.StorecntMax = AMDGPU::getStorecntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Limits.SamplecntMax = AMDGPU::getSamplecntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Limits.BvhcntMax = AMDGPU::getBvhcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Limits.KmcntMax = AMDGPU::getKmcntBitMask(IV);</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  unsigned NumVGPRsMax = ST-&gt;getAddressableNumVGPRs();</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  unsigned NumSGPRsMax = ST-&gt;getAddressableNumSGPRs();</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  assert(NumVGPRsMax &lt;= SQ_MAX_PGM_VGPRS);</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  assert(NumSGPRsMax &lt;= SQ_MAX_PGM_SGPRS);</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  RegisterEncoding Encoding = {};</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Encoding.VGPR0 =</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>      TRI-&gt;getEncodingValue(AMDGPU::VGPR0) &amp; AMDGPU::HWEncoding::REG_IDX_MASK;</pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Encoding.VGPRL = Encoding.VGPR0 + NumVGPRsMax - 1;</pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Encoding.SGPR0 =</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>      TRI-&gt;getEncodingValue(AMDGPU::SGPR0) &amp; AMDGPU::HWEncoding::REG_IDX_MASK;</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  Encoding.SGPRL = Encoding.SGPR0 + NumSGPRsMax - 1;</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  BlockInfos.clear();</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;EntryBB = MF.front();</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = EntryBB.begin();</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (!MFI-&gt;isEntryFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2522' href='#L2522'><span>2522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.2k</span>, <span class='None'>False</span>: <span class='covered-line'>67.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Wait for any outstanding memory operations that the input registers may</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // depend on. We can&apos;t track them and it&apos;s better to do the wait after the</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // costly call sequence.</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Could insert earlier and schedule more liberally with operations</pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that only use caller preserved registers.</pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator E = EntryBB.end();</pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>         I != E &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>28.3k</span></div><div class='tooltip'>I-&gt;isPHI()<span class='tooltip-content'>28.3k</span></div> || <div class='tooltip'>I-&gt;isMetaInstruction()<span class='tooltip-content'>28.3k</span></div>); <div class='tooltip'>++I<span class='tooltip-content'>132</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2530' href='#L2530'><span>2530:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.3k</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L2530' href='#L2530'><span>2530:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.3k</span>]
  Branch (<span class='line-number'><a name='L2530' href='#L2530'><span>2530:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>28.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2530'><span>2530:10</span></a></span>) to (<span class='line-number'><a href='#L2530'><span>2530:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2530:10)
     Condition C2 --> (2530:21)
     Condition C3 --> (2530:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>      ;</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    if (ST-&gt;hasExtendedWaitCounts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2533' href='#L2533'><span>2533:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>      BuildMI(EntryBB, I, DebugLoc(), TII-&gt;get(AMDGPU::S_WAIT_LOADCNT_DSCNT))</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>          .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>      for (auto CT : inst_counter_types(NUM_EXTENDED_INST_CNTS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2536' href='#L2536'><span>2536:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26k</span>, <span class='None'>False</span>: <span class='covered-line'>467</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>        if (CT == LOAD_CNT || <div class='tooltip'>CT == DS_CNT<span class='tooltip-content'>2.80k</span></div> || <div class='tooltip'>CT == STORE_CNT<span class='tooltip-content'>2.33k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2537' href='#L2537'><span>2537:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>2.80k</span>]
  Branch (<span class='line-number'><a name='L2537' href='#L2537'><span>2537:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>2.33k</span>]
  Branch (<span class='line-number'><a name='L2537' href='#L2537'><span>2537:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>1.86k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2537'><span>2537:13</span></a></span>) to (<span class='line-number'><a href='#L2537'><span>2537:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2537:13)
     Condition C2 --> (2537:31)
     Condition C3 --> (2537:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>        BuildMI(EntryBB, I, DebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>                TII-&gt;get(instrsForExtendedCounterTypes[CT]))</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>      BuildMI(EntryBB, I, DebugLoc(), TII-&gt;get(AMDGPU::S_WAITCNT)).addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    auto NonKernelInitialState = std::make_unique&lt;WaitcntBrackets&gt;(</pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>        ST, MaxCounter, Limits, Encoding, WaitEventMaskForInst,</pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>        SmemAccessCounter);</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    NonKernelInitialState-&gt;setStateOnFunctionEntryOrReturn();</pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    BlockInfos[&amp;EntryBB].Incoming = std::move(NonKernelInitialState);</pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep iterating over the blocks in reverse post order, inserting and</pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // updating s_waitcnt where needed, until a fix point is reached.</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  for (auto *MBB : ReversePostOrderTraversal&lt;MachineFunction *&gt;(&amp;MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2559' href='#L2559'><span>2559:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>95.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    BlockInfos.insert({MBB, BlockInfo()});</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  std::unique_ptr&lt;WaitcntBrackets&gt; Brackets;</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  bool Repeat;</pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>96.0k</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='covered-line'><pre>96.0k</pre></td><td class='code'><pre>    Repeat = false;</pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    for (auto BII = BlockInfos.begin(), BIE = BlockInfos.end(); BII != BIE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2567' href='#L2567'><span>2567:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>96.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>         ++BII) {</pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      MachineBasicBlock *MBB = BII-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      BlockInfo &amp;BI = BII-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      if (!BI.Dirty)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67k</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      if (BI.Incoming) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2574' href='#L2574'><span>2574:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.8k</span>, <span class='None'>False</span>: <span class='covered-line'>72.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='covered-line'><pre>36.8k</pre></td><td class='code'><pre>        if (!Brackets)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2575' href='#L2575'><span>2575:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='covered-line'><pre>34.1k</pre></td><td class='code'><pre>          Brackets = std::make_unique&lt;WaitcntBrackets&gt;(*BI.Incoming);</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='covered-line'><pre>2.64k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='covered-line'><pre>2.64k</pre></td><td class='code'><pre>          *Brackets = *BI.Incoming;</pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>        if (!Brackets)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2580' href='#L2580'><span>2580:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>          Brackets = std::make_unique&lt;WaitcntBrackets&gt;(</pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>              ST, MaxCounter, Limits, Encoding, WaitEventMaskForInst,</pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>              SmemAccessCounter);</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>          *Brackets = WaitcntBrackets(ST, MaxCounter, Limits, Encoding,</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>                                      WaitEventMaskForInst, SmemAccessCounter);</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      Modified |= insertWaitcntInBlock(MF, *MBB, *Brackets);</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      BI.Dirty = false;</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      if (Brackets-&gt;hasPendingEvent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2592' href='#L2592'><span>2592:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.0k</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='covered-line'><pre>84.0k</pre></td><td class='code'><pre>        BlockInfo *MoveBracketsToSucc = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='covered-line'><pre>84.0k</pre></td><td class='code'><pre>        for (MachineBasicBlock *Succ : MBB-&gt;successors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2594' href='#L2594'><span>2594:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='None'>False</span>: <span class='covered-line'>84.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          auto SuccBII = BlockInfos.find(Succ);</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          BlockInfo &amp;SuccBI = SuccBII-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          if (!SuccBI.Incoming) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2597' href='#L2597'><span>2597:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.23k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>            SuccBI.Dirty = true;</pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>            if (SuccBII &lt;= BII)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2599' href='#L2599'><span>2599:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>7.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>              Repeat = true;</pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>            if (!MoveBracketsToSucc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2601' href='#L2601'><span>2601:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>              MoveBracketsToSucc = &amp;SuccBI;</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>            } else {</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>              SuccBI.Incoming = std::make_unique&lt;WaitcntBrackets&gt;(*Brackets);</pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>          } else <div class='tooltip'>if (<span class='tooltip-content'>4.51k</span></div><div class='tooltip'>SuccBI.Incoming-&gt;merge(*Brackets)<span class='tooltip-content'>4.51k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2606' href='#L2606'><span>2606:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>770</span>, <span class='None'>False</span>: <span class='covered-line'>3.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>            SuccBI.Dirty = true;</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>            if (SuccBII &lt;= BII)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2608' href='#L2608'><span>2608:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>301</span>, <span class='None'>False</span>: <span class='covered-line'>469</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>              Repeat = true;</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='covered-line'><pre>84.0k</pre></td><td class='code'><pre>        if (MoveBracketsToSucc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2612' href='#L2612'><span>2612:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>78.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>          MoveBracketsToSucc-&gt;Incoming = std::move(Brackets);</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>84.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='covered-line'><pre>96.0k</pre></td><td class='code'><pre>  } while (Repeat);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2616' href='#L2616'><span>2616:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578</span>, <span class='None'>False</span>: <span class='covered-line'>95.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (ST-&gt;hasScalarStores()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2618' href='#L2618'><span>2618:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='None'>False</span>: <span class='covered-line'>45.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    SmallVector&lt;MachineBasicBlock *, 4&gt; EndPgmBlocks;</pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    bool HaveScalarStores = false;</pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2622' href='#L2622'><span>2622:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.9k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='covered-line'><pre>700k</pre></td><td class='code'><pre>      for (MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2623' href='#L2623'><span>2623:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700k</span>, <span class='None'>False</span>: <span class='covered-line'>56.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='covered-line'><pre>700k</pre></td><td class='code'><pre>        if (!HaveScalarStores &amp;&amp; <div class='tooltip'>TII-&gt;isScalarStore(MI)<span class='tooltip-content'>700k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2624' href='#L2624'><span>2624:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700k</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L2624' href='#L2624'><span>2624:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>700k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2624'><span>2624:13</span></a></span>) to (<span class='line-number'><a href='#L2624'><span>2624:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2624:13)
     Condition C2 --> (2624:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          HaveScalarStores = true;</pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='covered-line'><pre>700k</pre></td><td class='code'><pre>        if (MI.getOpcode() == AMDGPU::S_ENDPGM ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2627' href='#L2627'><span>2627:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.5k</span>, <span class='None'>False</span>: <span class='covered-line'>671k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='covered-line'><pre>700k</pre></td><td class='code'><pre>            <div class='tooltip'>MI.getOpcode() == AMDGPU::SI_RETURN_TO_EPILOG<span class='tooltip-content'>671k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2628' href='#L2628'><span>2628:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.14k</span>, <span class='None'>False</span>: <span class='covered-line'>665k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2627'><span>2627:13</span></a></span>) to (<span class='line-number'><a href='#L2627'><span>2628:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2627:13)
     Condition C2 --> (2628:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='covered-line'><pre>34.6k</pre></td><td class='code'><pre>          EndPgmBlocks.push_back(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='covered-line'><pre>700k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    if (HaveScalarStores) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2633' href='#L2633'><span>2633:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If scalar writes are used, the cache must be flushed or else the next</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // wave to reuse the same scratch memory can be clobbered.</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Insert s_dcache_wb at wave termination points if there were any scalar</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // stores, and only if the cache hasn&apos;t already been flushed. This could</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // be improved by looking across blocks for flushes in postdominating</pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // blocks from the stores but an explicitly requested flush is probably</pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // very rare.</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      for (MachineBasicBlock *MBB : EndPgmBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2642' href='#L2642'><span>2642:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        bool SeenDCacheWB = false;</pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        for (MachineBasicBlock::iterator I = MBB-&gt;begin(), E = MBB-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>             I != E; <div class='tooltip'>++I<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2646' href='#L2646'><span>2646:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          if (I-&gt;getOpcode() == AMDGPU::S_DCACHE_WB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2647' href='#L2647'><span>2647:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            SeenDCacheWB = true;</pre></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>          else if (TII-&gt;isScalarStore(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2649' href='#L2649'><span>2649:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>            SeenDCacheWB = false;</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // FIXME: It would be better to insert this before a waitcnt if any.</pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          if ((I-&gt;getOpcode() == AMDGPU::S_ENDPGM ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2653' href='#L2653'><span>2653:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>               <div class='tooltip'>I-&gt;getOpcode() == AMDGPU::SI_RETURN_TO_EPILOG<span class='tooltip-content'>11</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2654' href='#L2654'><span>2654:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>              <div class='tooltip'>!SeenDCacheWB<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2655' href='#L2655'><span>2655:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2653'><span>2653:15</span></a></span>) to (<span class='line-number'><a href='#L2653'><span>2655:28</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2653:16)
     Condition C2 --> (2654:16)
     Condition C3 --> (2655:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>            Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>            BuildMI(*MBB, I, I-&gt;getDebugLoc(), TII-&gt;get(AMDGPU::S_DCACHE_WB));</pre></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert DEALLOC_VGPR messages before previously identified S_ENDPGM</pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  for (MachineInstr *MI : ReleaseVGPRInsts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2666' href='#L2666'><span>2666:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.38k</span>, <span class='None'>False</span>: <span class='covered-line'>95.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>    if (ST-&gt;requiresNopBeforeDeallocVGPRs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2667' href='#L2667'><span>2667:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.38k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>      BuildMI(*MI-&gt;getParent(), MI, DebugLoc(), TII-&gt;get(AMDGPU::S_NOP))</pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>          .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>    BuildMI(*MI-&gt;getParent(), MI, DebugLoc(), TII-&gt;get(AMDGPU::S_SENDMSG))</pre></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>        .addImm(AMDGPU::SendMsg::ID_DEALLOC_VGPRS_GFX11Plus);</pre></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>    Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>6.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  ReleaseVGPRInsts.clear();</pre></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>