This repository contains examples and sample short projects that can be used to learn basic concepts of functional verification using SystemVerilog

