

================================================================
== Vitis HLS Report for 'nondf_kernel_2mm_x0'
================================================================
* Date:           Sun Sep 18 20:02:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   165225|   165225|  0.551 ms|  0.551 ms|  165225|  165225|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_2mm_x0_loop_1     |     5216|     5216|       163|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_2    |      161|      161|         5|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x0_loop_3     |   134208|   134208|      4194|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_4    |     4192|     4192|       131|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x0_loop_5  |      128|      128|         8|          -|          -|    16|        no|
        |- nondf_kernel_2mm_x0_loop_6     |    23616|    23616|       738|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_7    |      736|      736|        23|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x0_loop_8  |       20|       20|         5|          -|          -|     4|        no|
        |- nondf_kernel_2mm_x0_loop_9     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_10   |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 77 
72 --> 73 
73 --> 74 71 
74 --> 75 
75 --> 76 
76 --> 72 
77 --> 78 88 
78 --> 79 77 
79 --> 80 87 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 79 
87 --> 78 
88 --> 89 96 
89 --> 90 88 
90 --> 91 
91 --> 92 89 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 91 
96 --> 97 
97 --> 98 96 
98 --> 97 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%xout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xout"   --->   Operation 99 'read' 'xout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_V_0 = alloca i64 1" [./dut.cpp:21]   --->   Operation 100 'alloca' 'tmp_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i64 1" [./dut.cpp:21]   --->   Operation 101 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V_2 = alloca i64 1" [./dut.cpp:21]   --->   Operation 102 'alloca' 'tmp_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_V_3 = alloca i64 1" [./dut.cpp:21]   --->   Operation 103 'alloca' 'tmp_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_4 = alloca i64 1" [./dut.cpp:21]   --->   Operation 104 'alloca' 'tmp_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V_5 = alloca i64 1" [./dut.cpp:21]   --->   Operation 105 'alloca' 'tmp_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_6 = alloca i64 1" [./dut.cpp:21]   --->   Operation 106 'alloca' 'tmp_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_V_7 = alloca i64 1" [./dut.cpp:21]   --->   Operation 107 'alloca' 'tmp_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%A_V_0 = alloca i64 1" [./dut.cpp:22]   --->   Operation 108 'alloca' 'A_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%A_V_1 = alloca i64 1" [./dut.cpp:22]   --->   Operation 109 'alloca' 'A_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%B_V_0 = alloca i64 1" [./dut.cpp:23]   --->   Operation 110 'alloca' 'B_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%B_V_1 = alloca i64 1" [./dut.cpp:23]   --->   Operation 111 'alloca' 'B_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%C_V_0 = alloca i64 1" [./dut.cpp:24]   --->   Operation 112 'alloca' 'C_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%C_V_1 = alloca i64 1" [./dut.cpp:24]   --->   Operation 113 'alloca' 'C_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%C_V_2 = alloca i64 1" [./dut.cpp:24]   --->   Operation 114 'alloca' 'C_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%C_V_3 = alloca i64 1" [./dut.cpp:24]   --->   Operation 115 'alloca' 'C_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%C_V_4 = alloca i64 1" [./dut.cpp:24]   --->   Operation 116 'alloca' 'C_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%C_V_5 = alloca i64 1" [./dut.cpp:24]   --->   Operation 117 'alloca' 'C_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%C_V_6 = alloca i64 1" [./dut.cpp:24]   --->   Operation 118 'alloca' 'C_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%C_V_7 = alloca i64 1" [./dut.cpp:24]   --->   Operation 119 'alloca' 'C_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%D_input_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 120 'alloca' 'D_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%D_output_V = alloca i64 1" [./dut.cpp:26]   --->   Operation 121 'alloca' 'D_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %xout_read, i32 6, i32 63" [./dut.cpp:28]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i58 %trunc_ln" [./dut.cpp:28]   --->   Operation 123 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln28" [./dut.cpp:28]   --->   Operation 124 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 126 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 127 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 128 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 129 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 130 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 131 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 132 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 133 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 134 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 135 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 136 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 137 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 138 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 139 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 140 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 141 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 142 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 143 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 144 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 145 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 146 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 147 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 148 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 149 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 150 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 151 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 152 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 153 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 154 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 155 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 156 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 157 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 158 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 159 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 160 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 161 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 162 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 163 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 164 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 165 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 166 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 167 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 168 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 169 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 170 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 171 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 172 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 173 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 174 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 175 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 176 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 177 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 178 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 179 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 180 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 181 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 182 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 183 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 184 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 185 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 186 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 187 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 188 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 189 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 190 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 191 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 192 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 193 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_1050, i32 0, i32 0, void @empty_1979, i32 64, i32 0, void @empty_496, void @empty_1079, void @empty_1979, i32 16, i32 16, i32 16, i32 16, void @empty_1979, void @empty_1979"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_V_0, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:22]   --->   Operation 195 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V_0, i512 %A_V_1, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:23]   --->   Operation 196 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V_0, i512 %B_V_1, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:24]   --->   Operation 197 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_V_0, i32 %C_V_1, i32 %C_V_2, i32 %C_V_3, i32 %C_V_4, i32 %C_V_5, i32 %C_V_6, i32 %C_V_7, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:25]   --->   Operation 198 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_input_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:25]   --->   Operation 199 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_output_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:26]   --->   Operation 200 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 201 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 201 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 202 [1/1] (0.38ns)   --->   "%br_ln28 = br void" [./dut.cpp:28]   --->   Operation 202 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>

State 71 <SV = 70> <Delay = 0.70>
ST_71 : Operation 203 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln28, void, i6 0, void" [./dut.cpp:28]   --->   Operation 203 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 204 [1/1] (0.70ns)   --->   "%add_ln28 = add i6 %i, i6 1" [./dut.cpp:28]   --->   Operation 204 'add' 'add_ln28' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i6 %i" [./dut.cpp:34]   --->   Operation 205 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln34, i5 0" [./dut.cpp:28]   --->   Operation 206 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 207 [1/1] (0.61ns)   --->   "%icmp_ln28 = icmp_eq  i6 %i, i6 32" [./dut.cpp:28]   --->   Operation 207 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split18, void %.preheader1.preheader" [./dut.cpp:28]   --->   Operation 209 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_841" [./dut.cpp:28]   --->   Operation 210 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i6 %i" [./dut.cpp:32]   --->   Operation 211 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i, i32 1, i32 4" [./dut.cpp:32]   --->   Operation 212 'partselect' 'lshr_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 0" [./dut.cpp:32]   --->   Operation 213 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %i" [./dut.cpp:33]   --->   Operation 214 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 215 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 3, i32 4" [./dut.cpp:33]   --->   Operation 215 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %lshr_ln6, i5 0" [./dut.cpp:33]   --->   Operation 216 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 217 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 217 'br' 'br_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_71 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln39 = br void %.preheader1" [./dut.cpp:39]   --->   Operation 218 'br' 'br_ln39' <Predicate = (icmp_ln28)> <Delay = 0.38>

State 72 <SV = 71> <Delay = 0.70>
ST_72 : Operation 219 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln29, void %.split16100114128220, i6 0, void %.split18" [./dut.cpp:29]   --->   Operation 219 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 220 [1/1] (0.70ns)   --->   "%add_ln29 = add i6 %j, i6 1" [./dut.cpp:29]   --->   Operation 220 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 221 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_eq  i6 %j, i6 32" [./dut.cpp:29]   --->   Operation 221 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %j" [./dut.cpp:32]   --->   Operation 222 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %j" [./dut.cpp:32]   --->   Operation 223 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %j" [./dut.cpp:32]   --->   Operation 224 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 225 [1/1] (0.71ns)   --->   "%add_ln32 = add i9 %tmp_s, i9 %zext_ln32_2" [./dut.cpp:32]   --->   Operation 225 'add' 'add_ln32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i9 %add_ln32" [./dut.cpp:32]   --->   Operation 226 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 227 [1/1] (0.00ns)   --->   "%B_V_0_addr_2 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln32_3" [./dut.cpp:32]   --->   Operation 227 'getelementptr' 'B_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 228 [1/1] (0.00ns)   --->   "%B_V_1_addr_2 = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln32_3" [./dut.cpp:32]   --->   Operation 228 'getelementptr' 'B_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 229 [1/1] (0.70ns)   --->   "%add_ln33 = add i7 %tmp_9, i7 %zext_ln32_1" [./dut.cpp:33]   --->   Operation 229 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %add_ln33" [./dut.cpp:33]   --->   Operation 230 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 231 [1/1] (0.00ns)   --->   "%C_V_0_addr_2 = getelementptr i32 %C_V_0, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 231 'getelementptr' 'C_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 232 [1/1] (0.00ns)   --->   "%C_V_1_addr_2 = getelementptr i32 %C_V_1, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 232 'getelementptr' 'C_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 233 [1/1] (0.00ns)   --->   "%C_V_2_addr_2 = getelementptr i32 %C_V_2, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 233 'getelementptr' 'C_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 234 [1/1] (0.00ns)   --->   "%C_V_3_addr_2 = getelementptr i32 %C_V_3, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 234 'getelementptr' 'C_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 235 [1/1] (0.00ns)   --->   "%C_V_4_addr_2 = getelementptr i32 %C_V_4, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 235 'getelementptr' 'C_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 236 [1/1] (0.00ns)   --->   "%C_V_5_addr_2 = getelementptr i32 %C_V_5, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 236 'getelementptr' 'C_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 237 [1/1] (0.00ns)   --->   "%C_V_6_addr_2 = getelementptr i32 %C_V_6, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 237 'getelementptr' 'C_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 238 [1/1] (0.00ns)   --->   "%C_V_7_addr_2 = getelementptr i32 %C_V_7, i64 0, i64 %zext_ln33" [./dut.cpp:33]   --->   Operation 238 'getelementptr' 'C_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 239 [1/1] (0.72ns)   --->   "%add_ln34 = add i10 %tmp_cast, i10 %zext_ln32" [./dut.cpp:34]   --->   Operation 239 'add' 'add_ln34' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %add_ln34" [./dut.cpp:34]   --->   Operation 240 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 241 [1/1] (0.00ns)   --->   "%D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln34" [./dut.cpp:34]   --->   Operation 241 'getelementptr' 'D_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 242 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 242 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split16, void" [./dut.cpp:29]   --->   Operation 243 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 244 [1/1] (2.43ns)   --->   "%gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr" [./dut.cpp:30]   --->   Operation 244 'read' 'gmem_A_addr_read' <Predicate = (!icmp_ln29)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i512 %gmem_A_addr_read" [./dut.cpp:30]   --->   Operation 245 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_73 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 246 'br' 'br_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.19>
ST_74 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_465" [./dut.cpp:29]   --->   Operation 247 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %j" [./dut.cpp:30]   --->   Operation 248 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %j, i32 3, i32 4" [./dut.cpp:30]   --->   Operation 249 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 %lshr_ln7" [./dut.cpp:30]   --->   Operation 250 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %tmp_10" [./dut.cpp:30]   --->   Operation 251 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_V_0_addr = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 252 'getelementptr' 'tmp_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_V_1_addr = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 253 'getelementptr' 'tmp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_V_2_addr = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 254 'getelementptr' 'tmp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_V_3_addr = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 255 'getelementptr' 'tmp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_V_4_addr = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 256 'getelementptr' 'tmp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_V_5_addr = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 257 'getelementptr' 'tmp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_V_6_addr = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 258 'getelementptr' 'tmp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_V_7_addr = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln30" [./dut.cpp:30]   --->   Operation 259 'getelementptr' 'tmp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 260 [1/1] (0.63ns)   --->   "%switch_ln30 = switch i3 %trunc_ln30, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [./dut.cpp:30]   --->   Operation 260 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.63>
ST_74 : Operation 261 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_6_addr" [./dut.cpp:30]   --->   Operation 261 'store' 'store_ln30' <Predicate = (trunc_ln30 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 262 'br' 'br_ln30' <Predicate = (trunc_ln30 == 6)> <Delay = 0.00>
ST_74 : Operation 263 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_5_addr" [./dut.cpp:30]   --->   Operation 263 'store' 'store_ln30' <Predicate = (trunc_ln30 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 264 'br' 'br_ln30' <Predicate = (trunc_ln30 == 5)> <Delay = 0.00>
ST_74 : Operation 265 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_4_addr" [./dut.cpp:30]   --->   Operation 265 'store' 'store_ln30' <Predicate = (trunc_ln30 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 266 'br' 'br_ln30' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_74 : Operation 267 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_3_addr" [./dut.cpp:30]   --->   Operation 267 'store' 'store_ln30' <Predicate = (trunc_ln30 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 268 'br' 'br_ln30' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_74 : Operation 269 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_2_addr" [./dut.cpp:30]   --->   Operation 269 'store' 'store_ln30' <Predicate = (trunc_ln30 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 270 'br' 'br_ln30' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_74 : Operation 271 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_1_addr" [./dut.cpp:30]   --->   Operation 271 'store' 'store_ln30' <Predicate = (trunc_ln30 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 272 'br' 'br_ln30' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_74 : Operation 273 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_0_addr" [./dut.cpp:30]   --->   Operation 273 'store' 'store_ln30' <Predicate = (trunc_ln30 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 274 'br' 'br_ln30' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_74 : Operation 275 [1/1] (1.19ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i7 %tmp_V_7_addr" [./dut.cpp:30]   --->   Operation 275 'store' 'store_ln30' <Predicate = (trunc_ln30 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split16100" [./dut.cpp:30]   --->   Operation 276 'br' 'br_ln30' <Predicate = (trunc_ln30 == 7)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 1.20>
ST_75 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %j" [./dut.cpp:31]   --->   Operation 277 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %j, i32 1, i32 4" [./dut.cpp:31]   --->   Operation 278 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 %lshr_ln9" [./dut.cpp:31]   --->   Operation 279 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %tmp_12" [./dut.cpp:31]   --->   Operation 280 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 281 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln31" [./dut.cpp:31]   --->   Operation 281 'getelementptr' 'A_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_1_addr = getelementptr i512 %A_V_1, i64 0, i64 %zext_ln31" [./dut.cpp:31]   --->   Operation 282 'getelementptr' 'A_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln31, void %branch16, void %branch17" [./dut.cpp:31]   --->   Operation 283 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 284 [1/1] (1.20ns)   --->   "%store_ln31 = store i512 %gmem_A_addr_read, i9 %A_V_0_addr" [./dut.cpp:31]   --->   Operation 284 'store' 'store_ln31' <Predicate = (!trunc_ln31)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_75 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split16100114" [./dut.cpp:31]   --->   Operation 285 'br' 'br_ln31' <Predicate = (!trunc_ln31)> <Delay = 0.00>
ST_75 : Operation 286 [1/1] (1.20ns)   --->   "%store_ln31 = store i512 %gmem_A_addr_read, i9 %A_V_1_addr" [./dut.cpp:31]   --->   Operation 286 'store' 'store_ln31' <Predicate = (trunc_ln31)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_75 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split16100114" [./dut.cpp:31]   --->   Operation 287 'br' 'br_ln31' <Predicate = (trunc_ln31)> <Delay = 0.00>
ST_75 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln32, void %branch18, void %branch19" [./dut.cpp:32]   --->   Operation 288 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 289 [1/1] (1.20ns)   --->   "%store_ln32 = store i512 %gmem_A_addr_read, i9 %B_V_0_addr_2" [./dut.cpp:32]   --->   Operation 289 'store' 'store_ln32' <Predicate = (!trunc_ln32)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_75 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split16100114128" [./dut.cpp:32]   --->   Operation 290 'br' 'br_ln32' <Predicate = (!trunc_ln32)> <Delay = 0.00>
ST_75 : Operation 291 [1/1] (1.20ns)   --->   "%store_ln32 = store i512 %gmem_A_addr_read, i9 %B_V_1_addr_2" [./dut.cpp:32]   --->   Operation 291 'store' 'store_ln32' <Predicate = (trunc_ln32)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_75 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split16100114128" [./dut.cpp:32]   --->   Operation 292 'br' 'br_ln32' <Predicate = (trunc_ln32)> <Delay = 0.00>
ST_75 : Operation 293 [1/1] (0.63ns)   --->   "%switch_ln33 = switch i3 %trunc_ln33, void %branch27, i3 0, void %branch20, i3 1, void %branch21, i3 2, void %branch22, i3 3, void %branch23, i3 4, void %branch24, i3 5, void %branch25, i3 6, void %branch26" [./dut.cpp:33]   --->   Operation 293 'switch' 'switch_ln33' <Predicate = true> <Delay = 0.63>
ST_75 : Operation 294 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_6_addr_2" [./dut.cpp:33]   --->   Operation 294 'store' 'store_ln33' <Predicate = (trunc_ln33 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 295 'br' 'br_ln33' <Predicate = (trunc_ln33 == 6)> <Delay = 0.00>
ST_75 : Operation 296 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_5_addr_2" [./dut.cpp:33]   --->   Operation 296 'store' 'store_ln33' <Predicate = (trunc_ln33 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 297 'br' 'br_ln33' <Predicate = (trunc_ln33 == 5)> <Delay = 0.00>
ST_75 : Operation 298 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_4_addr_2" [./dut.cpp:33]   --->   Operation 298 'store' 'store_ln33' <Predicate = (trunc_ln33 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 299 'br' 'br_ln33' <Predicate = (trunc_ln33 == 4)> <Delay = 0.00>
ST_75 : Operation 300 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_3_addr_2" [./dut.cpp:33]   --->   Operation 300 'store' 'store_ln33' <Predicate = (trunc_ln33 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 301 'br' 'br_ln33' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_2_addr_2" [./dut.cpp:33]   --->   Operation 302 'store' 'store_ln33' <Predicate = (trunc_ln33 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 303 'br' 'br_ln33' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_75 : Operation 304 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_1_addr_2" [./dut.cpp:33]   --->   Operation 304 'store' 'store_ln33' <Predicate = (trunc_ln33 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 305 'br' 'br_ln33' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_0_addr_2" [./dut.cpp:33]   --->   Operation 306 'store' 'store_ln33' <Predicate = (trunc_ln33 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 307 'br' 'br_ln33' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_75 : Operation 308 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i7 %C_V_7_addr_2" [./dut.cpp:33]   --->   Operation 308 'store' 'store_ln33' <Predicate = (trunc_ln33 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split16100114128220" [./dut.cpp:33]   --->   Operation 309 'br' 'br_ln33' <Predicate = (trunc_ln33 == 7)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 1.20>
ST_76 : Operation 310 [1/1] (1.20ns)   --->   "%store_ln34 = store i32 %trunc_ln30_1, i10 %D_input_V_addr" [./dut.cpp:34]   --->   Operation 310 'store' 'store_ln34' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 311 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 71> <Delay = 0.70>
ST_77 : Operation 312 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln39, void, i6 0, void %.preheader1.preheader" [./dut.cpp:39]   --->   Operation 312 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 313 [1/1] (0.70ns)   --->   "%add_ln39 = add i6 %i_4, i6 1" [./dut.cpp:39]   --->   Operation 313 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 314 [1/1] (0.61ns)   --->   "%icmp_ln39 = icmp_eq  i6 %i_4, i6 32" [./dut.cpp:39]   --->   Operation 314 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split14, void %.preheader37.preheader" [./dut.cpp:39]   --->   Operation 316 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1296" [./dut.cpp:19]   --->   Operation 317 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_77 : Operation 318 [1/1] (0.38ns)   --->   "%br_ln40 = br void" [./dut.cpp:40]   --->   Operation 318 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_77 : Operation 319 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader37"   --->   Operation 319 'br' 'br_ln215' <Predicate = (icmp_ln39)> <Delay = 0.38>

State 78 <SV = 72> <Delay = 0.70>
ST_78 : Operation 320 [1/1] (0.00ns)   --->   "%j_4 = phi i6 %add_ln40, void, i6 0, void %.split14" [./dut.cpp:40]   --->   Operation 320 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 321 [1/1] (0.70ns)   --->   "%add_ln40 = add i6 %j_4, i6 1" [./dut.cpp:40]   --->   Operation 321 'add' 'add_ln40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %j_4" [./dut.cpp:40]   --->   Operation 322 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 323 [1/1] (0.61ns)   --->   "%icmp_ln40 = icmp_eq  i6 %j_4, i6 32" [./dut.cpp:40]   --->   Operation 323 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 324 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 324 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split12, void" [./dut.cpp:40]   --->   Operation 325 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_706"   --->   Operation 326 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %j_4" [./dut.cpp:42]   --->   Operation 327 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 328 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %j_4, i32 3, i32 4" [./dut.cpp:42]   --->   Operation 328 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_4, i2 %lshr_ln8" [./dut.cpp:42]   --->   Operation 329 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %tmp_11" [./dut.cpp:42]   --->   Operation 330 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_V_0_addr_3 = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 331 'getelementptr' 'tmp_V_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_V_1_addr_3 = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 332 'getelementptr' 'tmp_V_1_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_V_2_addr_3 = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 333 'getelementptr' 'tmp_V_2_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_V_3_addr_3 = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 334 'getelementptr' 'tmp_V_3_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_V_4_addr_3 = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 335 'getelementptr' 'tmp_V_4_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_V_5_addr_3 = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 336 'getelementptr' 'tmp_V_5_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_V_6_addr_3 = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 337 'getelementptr' 'tmp_V_6_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_V_7_addr_3 = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln42" [./dut.cpp:42]   --->   Operation 338 'getelementptr' 'tmp_V_7_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_78 : Operation 339 [1/1] (0.38ns)   --->   "%br_ln43 = br void" [./dut.cpp:43]   --->   Operation 339 'br' 'br_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_78 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 340 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 79 <SV = 73> <Delay = 1.91>
ST_79 : Operation 341 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln43, void %.split10, i6 0, void %.split12" [./dut.cpp:43]   --->   Operation 341 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 342 [1/1] (0.00ns)   --->   "%conv3_i_115 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12"   --->   Operation 342 'phi' 'conv3_i_115' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 343 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [./dut.cpp:43]   --->   Operation 343 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 344 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 344 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp, void %.split10, void" [./dut.cpp:43]   --->   Operation 345 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 346 [1/1] (0.70ns)   --->   "%add_ln43 = add i6 %k, i6 2" [./dut.cpp:43]   --->   Operation 346 'add' 'add_ln43' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 347 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %k, i32 1, i32 4"   --->   Operation 347 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i_4, i4 %lshr_ln1"   --->   Operation 348 'bitconcatenate' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i10 %tmp_13"   --->   Operation 349 'zext' 'zext_ln215_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 350 [1/1] (0.00ns)   --->   "%A_V_0_addr_2 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln215_5"   --->   Operation 350 'getelementptr' 'A_V_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 351 [1/1] (0.00ns)   --->   "%A_V_1_addr_2 = getelementptr i512 %A_V_1, i64 0, i64 %zext_ln215_5"   --->   Operation 351 'getelementptr' 'A_V_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln1, i5 0"   --->   Operation 352 'bitconcatenate' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 353 [1/1] (0.71ns)   --->   "%add_ln215_3 = add i9 %tmp_14, i9 %zext_ln40"   --->   Operation 353 'add' 'add_ln215_3' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i9 %add_ln215_3"   --->   Operation 354 'zext' 'zext_ln215_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 355 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln215_10"   --->   Operation 355 'getelementptr' 'B_V_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 356 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln215_10"   --->   Operation 356 'getelementptr' 'B_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 357 [2/2] (1.20ns)   --->   "%A_V_0_load = load i9 %A_V_0_addr_2"   --->   Operation 357 'load' 'A_V_0_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 358 [2/2] (1.20ns)   --->   "%B_V_0_load = load i9 %B_V_0_addr"   --->   Operation 358 'load' 'B_V_0_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 359 [2/2] (1.20ns)   --->   "%A_V_1_load = load i9 %A_V_1_addr_2"   --->   Operation 359 'load' 'A_V_1_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 360 [2/2] (1.20ns)   --->   "%B_V_1_load = load i9 %B_V_1_addr"   --->   Operation 360 'load' 'B_V_1_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i512 %conv3_i_115" [./dut.cpp:43]   --->   Operation 361 'trunc' 'trunc_ln43' <Predicate = (tmp)> <Delay = 0.00>
ST_79 : Operation 362 [1/1] (0.63ns)   --->   "%switch_ln691 = switch i3 %trunc_ln42, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6"   --->   Operation 362 'switch' 'switch_ln691' <Predicate = (tmp)> <Delay = 0.63>
ST_79 : Operation 363 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_6_addr_3"   --->   Operation 363 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 364 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 6)> <Delay = 0.00>
ST_79 : Operation 365 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_5_addr_3"   --->   Operation 365 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 366 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 5)> <Delay = 0.00>
ST_79 : Operation 367 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_4_addr_3"   --->   Operation 367 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 368 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 4)> <Delay = 0.00>
ST_79 : Operation 369 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_3_addr_3"   --->   Operation 369 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 370 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 3)> <Delay = 0.00>
ST_79 : Operation 371 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_2_addr_3"   --->   Operation 371 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 372 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 2)> <Delay = 0.00>
ST_79 : Operation 373 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_1_addr_3"   --->   Operation 373 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 374 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 1)> <Delay = 0.00>
ST_79 : Operation 375 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_0_addr_3"   --->   Operation 375 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 376 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 0)> <Delay = 0.00>
ST_79 : Operation 377 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i7 %tmp_V_7_addr_3"   --->   Operation 377 'store' 'store_ln691' <Predicate = (tmp & trunc_ln42 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_79 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 378 'br' 'br_ln691' <Predicate = (tmp & trunc_ln42 == 7)> <Delay = 0.00>

State 80 <SV = 74> <Delay = 1.20>
ST_80 : Operation 379 [1/2] (1.20ns)   --->   "%A_V_0_load = load i9 %A_V_0_addr_2"   --->   Operation 379 'load' 'A_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 380 [1/2] (1.20ns)   --->   "%B_V_0_load = load i9 %B_V_0_addr"   --->   Operation 380 'load' 'B_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 381 [1/2] (1.20ns)   --->   "%A_V_1_load = load i9 %A_V_1_addr_2"   --->   Operation 381 'load' 'A_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 382 [1/2] (1.20ns)   --->   "%B_V_1_load = load i9 %B_V_1_addr"   --->   Operation 382 'load' 'B_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 81 <SV = 75> <Delay = 2.15>
ST_81 : Operation 383 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 383 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 384 [5/5] (2.15ns)   --->   "%mul_ln691_2 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 384 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 76> <Delay = 2.15>
ST_82 : Operation 385 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 385 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 386 [4/5] (2.15ns)   --->   "%mul_ln691_2 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 386 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 77> <Delay = 2.15>
ST_83 : Operation 387 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 387 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 388 [3/5] (2.15ns)   --->   "%mul_ln691_2 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 388 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 78> <Delay = 2.15>
ST_84 : Operation 389 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 389 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 390 [2/5] (2.15ns)   --->   "%mul_ln691_2 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 390 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 79> <Delay = 2.15>
ST_85 : Operation 391 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 391 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 392 [1/5] (2.15ns)   --->   "%mul_ln691_2 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 392 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 80> <Delay = 2.38>
ST_86 : Operation 393 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1411" [./dut.cpp:19]   --->   Operation 393 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_2 = add i512 %mul_ln691, i512 %mul_ln691_2"   --->   Operation 394 'add' 'add_ln691_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_86 : Operation 395 [1/1] (2.38ns) (root node of TernaryAdder)   --->   "%add_ln691 = add i512 %conv3_i_115, i512 %add_ln691_2"   --->   Operation 395 'add' 'add_ln691' <Predicate = true> <Delay = 2.38> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_86 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 87 <SV = 74> <Delay = 0.00>
ST_87 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 397 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 88 <SV = 72> <Delay = 0.70>
ST_88 : Operation 398 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln46, void, i6 0, void %.preheader37.preheader" [./dut.cpp:46]   --->   Operation 398 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 399 [1/1] (0.70ns)   --->   "%add_ln46 = add i6 %i_5, i6 1" [./dut.cpp:46]   --->   Operation 399 'add' 'add_ln46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i6 %i_5"   --->   Operation 400 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_25_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0" [./dut.cpp:46]   --->   Operation 401 'bitconcatenate' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 402 [1/1] (0.61ns)   --->   "%icmp_ln46 = icmp_eq  i6 %i_5, i6 32" [./dut.cpp:46]   --->   Operation 402 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 403 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 403 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split8, void %.preheader.preheader" [./dut.cpp:46]   --->   Operation 404 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1410" [./dut.cpp:19]   --->   Operation 405 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_88 : Operation 406 [1/1] (0.38ns)   --->   "%br_ln47 = br void" [./dut.cpp:47]   --->   Operation 406 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.38>
ST_88 : Operation 407 [1/1] (0.38ns)   --->   "%br_ln58 = br void %.preheader" [./dut.cpp:58]   --->   Operation 407 'br' 'br_ln58' <Predicate = (icmp_ln46)> <Delay = 0.38>

State 89 <SV = 73> <Delay = 1.92>
ST_89 : Operation 408 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln47, void, i6 0, void %.split8" [./dut.cpp:47]   --->   Operation 408 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 409 [1/1] (0.70ns)   --->   "%add_ln47 = add i6 %j_5, i6 1" [./dut.cpp:47]   --->   Operation 409 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_5"   --->   Operation 410 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i6 %j_5"   --->   Operation 411 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 412 [1/1] (0.72ns)   --->   "%add_ln215 = add i10 %tmp_25_cast, i10 %zext_ln215_8"   --->   Operation 412 'add' 'add_ln215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i10 %add_ln215"   --->   Operation 413 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 414 [1/1] (0.00ns)   --->   "%D_input_V_addr_2 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_9"   --->   Operation 414 'getelementptr' 'D_input_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 415 [1/1] (0.00ns)   --->   "%D_output_V_addr_2 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_9" [./dut.cpp:52]   --->   Operation 415 'getelementptr' 'D_output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 416 [1/1] (0.61ns)   --->   "%icmp_ln47 = icmp_eq  i6 %j_5, i6 32" [./dut.cpp:47]   --->   Operation 416 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 417 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 417 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split6, void" [./dut.cpp:47]   --->   Operation 418 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 419 [2/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_2" [./dut.cpp:49]   --->   Operation 419 'load' 'sum' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader37"   --->   Operation 420 'br' 'br_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 90 <SV = 74> <Delay = 1.20>
ST_90 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1409" [./dut.cpp:19]   --->   Operation 421 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 422 [1/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_2" [./dut.cpp:49]   --->   Operation 422 'load' 'sum' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 423 [1/1] (0.38ns)   --->   "%br_ln50 = br void" [./dut.cpp:50]   --->   Operation 423 'br' 'br_ln50' <Predicate = true> <Delay = 0.38>

State 91 <SV = 75> <Delay = 1.90>
ST_91 : Operation 424 [1/1] (0.00ns)   --->   "%k_2 = phi i6 %add_ln50, void %.split4, i6 0, void %.split6" [./dut.cpp:50]   --->   Operation 424 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 425 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_4, void %.split4, i32 %sum, void %.split6"   --->   Operation 425 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_2, i32 5" [./dut.cpp:50]   --->   Operation 426 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 427 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 427 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %tmp_6, void %.split4, void" [./dut.cpp:50]   --->   Operation 428 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 429 [1/1] (0.70ns)   --->   "%add_ln50 = add i6 %k_2, i6 8" [./dut.cpp:50]   --->   Operation 429 'add' 'add_ln50' <Predicate = (!tmp_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 430 [1/1] (0.00ns)   --->   "%lshr_ln215_2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %k_2, i32 3, i32 4"   --->   Operation 430 'partselect' 'lshr_ln215_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_5, i2 %lshr_ln215_2"   --->   Operation 431 'bitconcatenate' 'tmp_15' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %tmp_15"   --->   Operation 432 'zext' 'zext_ln215_7' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_V_0_addr_4 = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln215_7"   --->   Operation 433 'getelementptr' 'tmp_V_0_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_V_1_addr_4 = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln215_7"   --->   Operation 434 'getelementptr' 'tmp_V_1_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_V_2_addr_4 = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln215_7"   --->   Operation 435 'getelementptr' 'tmp_V_2_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_V_3_addr_4 = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln215_7"   --->   Operation 436 'getelementptr' 'tmp_V_3_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_V_4_addr_4 = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln215_7"   --->   Operation 437 'getelementptr' 'tmp_V_4_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_V_5_addr_4 = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln215_7"   --->   Operation 438 'getelementptr' 'tmp_V_5_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_V_6_addr_4 = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln215_7"   --->   Operation 439 'getelementptr' 'tmp_V_6_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_V_7_addr_4 = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln215_7"   --->   Operation 440 'getelementptr' 'tmp_V_7_addr_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %lshr_ln215_2, i5 0"   --->   Operation 441 'bitconcatenate' 'tmp_16' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 442 [1/1] (0.70ns)   --->   "%add_ln215_4 = add i7 %tmp_16, i7 %zext_ln215"   --->   Operation 442 'add' 'add_ln215_4' <Predicate = (!tmp_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i7 %add_ln215_4"   --->   Operation 443 'zext' 'zext_ln215_11' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 444 [1/1] (0.00ns)   --->   "%C_V_0_addr = getelementptr i32 %C_V_0, i64 0, i64 %zext_ln215_11"   --->   Operation 444 'getelementptr' 'C_V_0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 445 [1/1] (0.00ns)   --->   "%C_V_1_addr = getelementptr i32 %C_V_1, i64 0, i64 %zext_ln215_11"   --->   Operation 445 'getelementptr' 'C_V_1_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 446 [1/1] (0.00ns)   --->   "%C_V_2_addr = getelementptr i32 %C_V_2, i64 0, i64 %zext_ln215_11"   --->   Operation 446 'getelementptr' 'C_V_2_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 447 [1/1] (0.00ns)   --->   "%C_V_3_addr = getelementptr i32 %C_V_3, i64 0, i64 %zext_ln215_11"   --->   Operation 447 'getelementptr' 'C_V_3_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 448 [1/1] (0.00ns)   --->   "%C_V_4_addr = getelementptr i32 %C_V_4, i64 0, i64 %zext_ln215_11"   --->   Operation 448 'getelementptr' 'C_V_4_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 449 [1/1] (0.00ns)   --->   "%C_V_5_addr = getelementptr i32 %C_V_5, i64 0, i64 %zext_ln215_11"   --->   Operation 449 'getelementptr' 'C_V_5_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 450 [1/1] (0.00ns)   --->   "%C_V_6_addr = getelementptr i32 %C_V_6, i64 0, i64 %zext_ln215_11"   --->   Operation 450 'getelementptr' 'C_V_6_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 451 [1/1] (0.00ns)   --->   "%C_V_7_addr = getelementptr i32 %C_V_7, i64 0, i64 %zext_ln215_11"   --->   Operation 451 'getelementptr' 'C_V_7_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_91 : Operation 452 [2/2] (1.19ns)   --->   "%tmp_V_0_load = load i7 %tmp_V_0_addr_4" [./dut.cpp:51]   --->   Operation 452 'load' 'tmp_V_0_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 453 [2/2] (1.19ns)   --->   "%C_V_0_load = load i7 %C_V_0_addr" [./dut.cpp:51]   --->   Operation 453 'load' 'C_V_0_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 454 [2/2] (1.19ns)   --->   "%tmp_V_1_load = load i7 %tmp_V_1_addr_4" [./dut.cpp:51]   --->   Operation 454 'load' 'tmp_V_1_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 455 [2/2] (1.19ns)   --->   "%C_V_1_load = load i7 %C_V_1_addr" [./dut.cpp:51]   --->   Operation 455 'load' 'C_V_1_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 456 [2/2] (1.19ns)   --->   "%tmp_V_2_load = load i7 %tmp_V_2_addr_4" [./dut.cpp:51]   --->   Operation 456 'load' 'tmp_V_2_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 457 [2/2] (1.19ns)   --->   "%C_V_2_load = load i7 %C_V_2_addr" [./dut.cpp:51]   --->   Operation 457 'load' 'C_V_2_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 458 [2/2] (1.19ns)   --->   "%tmp_V_3_load = load i7 %tmp_V_3_addr_4" [./dut.cpp:51]   --->   Operation 458 'load' 'tmp_V_3_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 459 [2/2] (1.19ns)   --->   "%C_V_3_load = load i7 %C_V_3_addr" [./dut.cpp:51]   --->   Operation 459 'load' 'C_V_3_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 460 [2/2] (1.19ns)   --->   "%tmp_V_4_load = load i7 %tmp_V_4_addr_4" [./dut.cpp:51]   --->   Operation 460 'load' 'tmp_V_4_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 461 [2/2] (1.19ns)   --->   "%C_V_4_load = load i7 %C_V_4_addr" [./dut.cpp:51]   --->   Operation 461 'load' 'C_V_4_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 462 [2/2] (1.19ns)   --->   "%tmp_V_5_load = load i7 %tmp_V_5_addr_4" [./dut.cpp:51]   --->   Operation 462 'load' 'tmp_V_5_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 463 [2/2] (1.19ns)   --->   "%C_V_5_load = load i7 %C_V_5_addr" [./dut.cpp:51]   --->   Operation 463 'load' 'C_V_5_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 464 [2/2] (1.19ns)   --->   "%tmp_V_6_load = load i7 %tmp_V_6_addr_4" [./dut.cpp:51]   --->   Operation 464 'load' 'tmp_V_6_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 465 [2/2] (1.19ns)   --->   "%C_V_6_load = load i7 %C_V_6_addr" [./dut.cpp:51]   --->   Operation 465 'load' 'C_V_6_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 466 [2/2] (1.19ns)   --->   "%tmp_V_7_load = load i7 %tmp_V_7_addr_4" [./dut.cpp:51]   --->   Operation 466 'load' 'tmp_V_7_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 467 [2/2] (1.19ns)   --->   "%C_V_7_load = load i7 %C_V_7_addr" [./dut.cpp:51]   --->   Operation 467 'load' 'C_V_7_load' <Predicate = (!tmp_6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 468 [1/1] (1.20ns)   --->   "%store_ln52 = store i32 %sum_3, i10 %D_output_V_addr_2" [./dut.cpp:52]   --->   Operation 468 'store' 'store_ln52' <Predicate = (tmp_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 469 'br' 'br_ln0' <Predicate = (tmp_6)> <Delay = 0.00>

State 92 <SV = 76> <Delay = 1.19>
ST_92 : Operation 470 [1/2] (1.19ns)   --->   "%tmp_V_0_load = load i7 %tmp_V_0_addr_4" [./dut.cpp:51]   --->   Operation 470 'load' 'tmp_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 471 [1/2] (1.19ns)   --->   "%C_V_0_load = load i7 %C_V_0_addr" [./dut.cpp:51]   --->   Operation 471 'load' 'C_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 472 [1/2] (1.19ns)   --->   "%tmp_V_1_load = load i7 %tmp_V_1_addr_4" [./dut.cpp:51]   --->   Operation 472 'load' 'tmp_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 473 [1/2] (1.19ns)   --->   "%C_V_1_load = load i7 %C_V_1_addr" [./dut.cpp:51]   --->   Operation 473 'load' 'C_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 474 [1/2] (1.19ns)   --->   "%tmp_V_2_load = load i7 %tmp_V_2_addr_4" [./dut.cpp:51]   --->   Operation 474 'load' 'tmp_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 475 [1/2] (1.19ns)   --->   "%C_V_2_load = load i7 %C_V_2_addr" [./dut.cpp:51]   --->   Operation 475 'load' 'C_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 476 [1/2] (1.19ns)   --->   "%tmp_V_3_load = load i7 %tmp_V_3_addr_4" [./dut.cpp:51]   --->   Operation 476 'load' 'tmp_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 477 [1/2] (1.19ns)   --->   "%C_V_3_load = load i7 %C_V_3_addr" [./dut.cpp:51]   --->   Operation 477 'load' 'C_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 478 [1/2] (1.19ns)   --->   "%tmp_V_4_load = load i7 %tmp_V_4_addr_4" [./dut.cpp:51]   --->   Operation 478 'load' 'tmp_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 479 [1/2] (1.19ns)   --->   "%C_V_4_load = load i7 %C_V_4_addr" [./dut.cpp:51]   --->   Operation 479 'load' 'C_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 480 [1/2] (1.19ns)   --->   "%tmp_V_5_load = load i7 %tmp_V_5_addr_4" [./dut.cpp:51]   --->   Operation 480 'load' 'tmp_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 481 [1/2] (1.19ns)   --->   "%C_V_5_load = load i7 %C_V_5_addr" [./dut.cpp:51]   --->   Operation 481 'load' 'C_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 482 [1/2] (1.19ns)   --->   "%tmp_V_6_load = load i7 %tmp_V_6_addr_4" [./dut.cpp:51]   --->   Operation 482 'load' 'tmp_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 483 [1/2] (1.19ns)   --->   "%C_V_6_load = load i7 %C_V_6_addr" [./dut.cpp:51]   --->   Operation 483 'load' 'C_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 484 [1/2] (1.19ns)   --->   "%tmp_V_7_load = load i7 %tmp_V_7_addr_4" [./dut.cpp:51]   --->   Operation 484 'load' 'tmp_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 485 [1/2] (1.19ns)   --->   "%C_V_7_load = load i7 %C_V_7_addr" [./dut.cpp:51]   --->   Operation 485 'load' 'C_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 93 <SV = 77> <Delay = 2.29>
ST_93 : Operation 486 [2/2] (2.29ns)   --->   "%mul_ln51 = mul i32 %C_V_0_load, i32 %tmp_V_0_load" [./dut.cpp:51]   --->   Operation 486 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 487 [2/2] (2.29ns)   --->   "%mul_ln51_1 = mul i32 %C_V_1_load, i32 %tmp_V_1_load" [./dut.cpp:51]   --->   Operation 487 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 488 [2/2] (2.29ns)   --->   "%mul_ln51_2 = mul i32 %C_V_2_load, i32 %tmp_V_2_load" [./dut.cpp:51]   --->   Operation 488 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 489 [2/2] (2.29ns)   --->   "%mul_ln51_3 = mul i32 %C_V_3_load, i32 %tmp_V_3_load" [./dut.cpp:51]   --->   Operation 489 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 490 [2/2] (2.29ns)   --->   "%mul_ln51_4 = mul i32 %C_V_4_load, i32 %tmp_V_4_load" [./dut.cpp:51]   --->   Operation 490 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 491 [2/2] (2.29ns)   --->   "%mul_ln51_5 = mul i32 %C_V_5_load, i32 %tmp_V_5_load" [./dut.cpp:51]   --->   Operation 491 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 492 [2/2] (2.29ns)   --->   "%mul_ln51_6 = mul i32 %C_V_6_load, i32 %tmp_V_6_load" [./dut.cpp:51]   --->   Operation 492 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 493 [2/2] (2.29ns)   --->   "%mul_ln51_7 = mul i32 %C_V_7_load, i32 %tmp_V_7_load" [./dut.cpp:51]   --->   Operation 493 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 78> <Delay = 2.29>
ST_94 : Operation 494 [1/2] (2.29ns)   --->   "%mul_ln51 = mul i32 %C_V_0_load, i32 %tmp_V_0_load" [./dut.cpp:51]   --->   Operation 494 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 495 [1/2] (2.29ns)   --->   "%mul_ln51_1 = mul i32 %C_V_1_load, i32 %tmp_V_1_load" [./dut.cpp:51]   --->   Operation 495 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 496 [1/2] (2.29ns)   --->   "%mul_ln51_2 = mul i32 %C_V_2_load, i32 %tmp_V_2_load" [./dut.cpp:51]   --->   Operation 496 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 497 [1/2] (2.29ns)   --->   "%mul_ln51_3 = mul i32 %C_V_3_load, i32 %tmp_V_3_load" [./dut.cpp:51]   --->   Operation 497 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 498 [1/2] (2.29ns)   --->   "%mul_ln51_4 = mul i32 %C_V_4_load, i32 %tmp_V_4_load" [./dut.cpp:51]   --->   Operation 498 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 499 [1/2] (2.29ns)   --->   "%mul_ln51_5 = mul i32 %C_V_5_load, i32 %tmp_V_5_load" [./dut.cpp:51]   --->   Operation 499 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 500 [1/2] (2.29ns)   --->   "%mul_ln51_6 = mul i32 %C_V_6_load, i32 %tmp_V_6_load" [./dut.cpp:51]   --->   Operation 500 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 501 [1/2] (2.29ns)   --->   "%mul_ln51_7 = mul i32 %C_V_7_load, i32 %tmp_V_7_load" [./dut.cpp:51]   --->   Operation 501 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 79> <Delay = 2.34>
ST_95 : Operation 502 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1378" [./dut.cpp:49]   --->   Operation 502 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51 = add i32 %mul_ln51, i32 %mul_ln51_1" [./dut.cpp:51]   --->   Operation 503 'add' 'add_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 504 [1/1] (0.88ns)   --->   "%add_ln51_1 = add i32 %mul_ln51_2, i32 %mul_ln51_3" [./dut.cpp:51]   --->   Operation 504 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 505 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln51_2 = add i32 %add_ln51_1, i32 %add_ln51" [./dut.cpp:51]   --->   Operation 505 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_3 = add i32 %mul_ln51_4, i32 %mul_ln51_5" [./dut.cpp:51]   --->   Operation 506 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 507 [1/1] (0.88ns)   --->   "%add_ln51_4 = add i32 %mul_ln51_6, i32 %mul_ln51_7" [./dut.cpp:51]   --->   Operation 507 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 508 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln51_5 = add i32 %add_ln51_4, i32 %add_ln51_3" [./dut.cpp:51]   --->   Operation 508 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_6 = add i32 %add_ln51_5, i32 %add_ln51_2" [./dut.cpp:51]   --->   Operation 509 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 510 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_4 = add i32 %sum_3, i32 %add_ln51_6" [./dut.cpp:51]   --->   Operation 510 'add' 'sum_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 511 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 96 <SV = 73> <Delay = 0.70>
ST_96 : Operation 512 [1/1] (0.00ns)   --->   "%i_6 = phi i6 %add_ln56, void, i6 0, void %.preheader.preheader" [./dut.cpp:56]   --->   Operation 512 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 513 [1/1] (0.70ns)   --->   "%add_ln56 = add i6 %i_6, i6 1" [./dut.cpp:56]   --->   Operation 513 'add' 'add_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i6 %i_6" [./dut.cpp:58]   --->   Operation 514 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_30_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln58, i5 0" [./dut.cpp:56]   --->   Operation 515 'bitconcatenate' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 516 [1/1] (0.61ns)   --->   "%icmp_ln56 = icmp_eq  i6 %i_6, i6 32" [./dut.cpp:56]   --->   Operation 516 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 517 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 517 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split2, void" [./dut.cpp:56]   --->   Operation 518 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 519 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1367" [./dut.cpp:56]   --->   Operation 519 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_96 : Operation 520 [1/1] (0.38ns)   --->   "%br_ln57 = br void" [./dut.cpp:57]   --->   Operation 520 'br' 'br_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_96 : Operation 521 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [./dut.cpp:61]   --->   Operation 521 'ret' 'ret_ln61' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 97 <SV = 74> <Delay = 1.92>
ST_97 : Operation 522 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln57, void %.split, i6 0, void %.split2" [./dut.cpp:57]   --->   Operation 522 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 523 [1/1] (0.70ns)   --->   "%add_ln57 = add i6 %j_6, i6 1" [./dut.cpp:57]   --->   Operation 523 'add' 'add_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %j_6" [./dut.cpp:58]   --->   Operation 524 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 525 [1/1] (0.72ns)   --->   "%add_ln58 = add i10 %tmp_30_cast, i10 %zext_ln58" [./dut.cpp:58]   --->   Operation 525 'add' 'add_ln58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i10 %add_ln58" [./dut.cpp:58]   --->   Operation 526 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 527 [1/1] (0.00ns)   --->   "%D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln58_1" [./dut.cpp:58]   --->   Operation 527 'getelementptr' 'D_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 528 [1/1] (0.61ns)   --->   "%icmp_ln57 = icmp_eq  i6 %j_6, i6 32" [./dut.cpp:57]   --->   Operation 528 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 529 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 529 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split, void" [./dut.cpp:57]   --->   Operation 530 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 531 [2/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:58]   --->   Operation 531 'load' 'D_output_V_load' <Predicate = (!icmp_ln57)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 532 'br' 'br_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 98 <SV = 75> <Delay = 2.40>
ST_98 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1366" [./dut.cpp:57]   --->   Operation 533 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 534 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln58_1" [./dut.cpp:58]   --->   Operation 534 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 535 [1/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:58]   --->   Operation 535 'load' 'D_output_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 536 [1/1] (1.20ns)   --->   "%store_ln58 = store i32 %D_output_V_load, i10 %xin_addr" [./dut.cpp:58]   --->   Operation 536 'store' 'store_ln58' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 537 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read on port 'xout' [5]  (0 ns)
	'getelementptr' operation ('gmem_A_addr', ./dut.cpp:28) [36]  (0 ns)
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [37]  (2.43 ns)

 <State 71>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:28) with incoming values : ('add_ln28', ./dut.cpp:28) [40]  (0 ns)
	'add' operation ('add_ln28', ./dut.cpp:28) [41]  (0.706 ns)

 <State 72>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [57]  (0 ns)
	'add' operation ('add_ln29', ./dut.cpp:29) [58]  (0.706 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem_A' (./dut.cpp:30) [96]  (2.43 ns)

 <State 74>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_V_6_addr', ./dut.cpp:30) [94]  (0 ns)
	'store' operation ('store_ln30', ./dut.cpp:30) of variable 'trunc_ln30_1', ./dut.cpp:30 on array 'tmp.V[6]', ./dut.cpp:21 [100]  (1.2 ns)

 <State 75>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_0_addr', ./dut.cpp:31) [128]  (0 ns)
	'store' operation ('store_ln31', ./dut.cpp:31) of variable 'gmem_A_addr_read', ./dut.cpp:30 on array 'A.V[0]', ./dut.cpp:22 [132]  (1.2 ns)

 <State 76>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln34', ./dut.cpp:34) of variable 'trunc_ln30_1', ./dut.cpp:30 on array 'D_input.V', ./dut.cpp:25 [172]  (1.2 ns)

 <State 77>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:39) with incoming values : ('add_ln39', ./dut.cpp:39) [179]  (0 ns)
	'add' operation ('add_ln39', ./dut.cpp:39) [180]  (0.706 ns)

 <State 78>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:40) with incoming values : ('add_ln40', ./dut.cpp:40) [188]  (0 ns)
	'add' operation ('add_ln40', ./dut.cpp:40) [189]  (0.706 ns)

 <State 79>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:43) with incoming values : ('add_ln43', ./dut.cpp:43) [210]  (0 ns)
	'add' operation ('add_ln215_3') [224]  (0.715 ns)
	'getelementptr' operation ('B_V_0_addr') [226]  (0 ns)
	'load' operation ('B_V_0_load') on array 'B.V[0]', ./dut.cpp:23 [229]  (1.2 ns)

 <State 80>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_V_0_load') on array 'A.V[0]', ./dut.cpp:22 [228]  (1.2 ns)

 <State 81>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [230]  (2.16 ns)

 <State 82>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [230]  (2.16 ns)

 <State 83>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [230]  (2.16 ns)

 <State 84>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [230]  (2.16 ns)

 <State 85>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [230]  (2.16 ns)

 <State 86>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln691_2') [234]  (0 ns)
	'add' operation ('add_ln691') [235]  (2.38 ns)

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:46) with incoming values : ('add_ln46', ./dut.cpp:46) [271]  (0 ns)
	'add' operation ('add_ln46', ./dut.cpp:46) [272]  (0.706 ns)

 <State 89>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:47) with incoming values : ('add_ln47', ./dut.cpp:47) [282]  (0 ns)
	'add' operation ('add_ln215') [286]  (0.725 ns)
	'getelementptr' operation ('D_input_V_addr_2') [288]  (0 ns)
	'load' operation ('sum', ./dut.cpp:49) on array 'D_input.V', ./dut.cpp:25 [295]  (1.2 ns)

 <State 90>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum', ./dut.cpp:49) on array 'D_input.V', ./dut.cpp:25 [295]  (1.2 ns)

 <State 91>: 1.9ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:50) with incoming values : ('add_ln50', ./dut.cpp:50) [298]  (0 ns)
	'add' operation ('add_ln215_4') [318]  (0.706 ns)
	'getelementptr' operation ('C_V_0_addr') [320]  (0 ns)
	'load' operation ('C_V_0_load', ./dut.cpp:51) on array 'C.V[0]', ./dut.cpp:24 [329]  (1.2 ns)

 <State 92>: 1.2ns
The critical path consists of the following:
	'load' operation ('tmp_V_0_load', ./dut.cpp:51) on array 'tmp.V[0]', ./dut.cpp:21 [328]  (1.2 ns)

 <State 93>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln51', ./dut.cpp:51) [330]  (2.29 ns)

 <State 94>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln51', ./dut.cpp:51) [330]  (2.29 ns)

 <State 95>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln51_1', ./dut.cpp:51) [353]  (0.88 ns)
	'add' operation ('add_ln51_2', ./dut.cpp:51) [354]  (0.731 ns)
	'add' operation ('add_ln51_6', ./dut.cpp:51) [358]  (0 ns)
	'add' operation ('sum', ./dut.cpp:51) [359]  (0.731 ns)

 <State 96>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:56) with incoming values : ('add_ln56', ./dut.cpp:56) [369]  (0 ns)
	'add' operation ('add_ln56', ./dut.cpp:56) [370]  (0.706 ns)

 <State 97>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:57) with incoming values : ('add_ln57', ./dut.cpp:57) [380]  (0 ns)
	'add' operation ('add_ln58', ./dut.cpp:58) [383]  (0.725 ns)
	'getelementptr' operation ('D_output_V_addr', ./dut.cpp:58) [385]  (0 ns)
	'load' operation ('D_output_V_load', ./dut.cpp:58) on array 'D_output.V', ./dut.cpp:26 [392]  (1.2 ns)

 <State 98>: 2.4ns
The critical path consists of the following:
	'load' operation ('D_output_V_load', ./dut.cpp:58) on array 'D_output.V', ./dut.cpp:26 [392]  (1.2 ns)
	'store' operation ('store_ln58', ./dut.cpp:58) of variable 'D_output_V_load', ./dut.cpp:58 on array 'xin' [393]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
