strict digraph "" {
	node [label="\N"];
	"16:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f96952c8110>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f96952c8150>",
		fillcolor=turquoise,
		label="20:BL
b_rptr <= b_rptr_next;
g_rptr <= g_rptr_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96952c11d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f96952c1390>]",
		style=filled,
		typ=Block];
	"16:IF" -> "20:BL"	 [cond="['rrst_n']",
		label="!((!rrst_n))",
		lineno=16];
	"16:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f96952c1510>",
		fillcolor=turquoise,
		label="16:BL
b_rptr <= 0;
g_rptr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96952c1550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f96952c1690>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	 [cond="['rrst_n']",
		label="(!rrst_n)",
		lineno=16];
	"15:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f96952c1850>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['rclk', 'rrst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_rptr_next', 'rrst_n', 'g_rptr_next']"];
	"15:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f96952c19d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "15:BL"	 [cond="[]",
		lineno=None];
	"15:BL" -> "16:IF"	 [cond="[]",
		lineno=None];
	"Leaf_15:AL"	 [def_var="['b_rptr', 'g_rptr']",
		label="Leaf_15:AL"];
	"20:BL" -> "Leaf_15:AL"	 [cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_15:AL"	 [cond="[]",
		lineno=None];
}
