

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry1119_proc7'
================================================================
* Date:           Sun Oct  2 18:57:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1206|  18.000 ns|  21.708 us|    1|  1206|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_insert_point_fu_291  |insert_point  |        7|     1204|   0.126 us|  21.672 us|    7|  1204|       no|
        |grp_find_region_fu_326   |find_region   |        2|      116|  36.000 ns|   2.088 us|    2|   116|       no|
        |grp_writeOutcome_fu_352  |writeOutcome  |       15|       15|   0.270 us|   0.270 us|   15|    15|       no|
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        2|       17|         2|          -|          -|  1 ~ 8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 7 
2 --> 7 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 5 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %copyInputAOV_in, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read311"   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 13 'read' 'p_read_11' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 14 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 15 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 16 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 17 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read315 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 18 'read' 'p_read315' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 19 'read' 'p_read214' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 20 'read' 'p_read113' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 21 'read' 'p_read12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%copyInputAOV_in_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %copyInputAOV_in"   --->   Operation 22 'read' 'copyInputAOV_in_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%switch_ln552 = switch i8 %p_read12, void %if.end31, i8 2, void %land.lhs.true, i8 3, void %if.then21" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 28 'switch' 'switch_ln552' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i8 %p_read214" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 29 'trunc' 'trunc_ln556' <Predicate = (p_read12 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (7.73ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 30 'call' 'call_ln556' <Predicate = (p_read12 == 3)> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %p_read113"   --->   Operation 31 'zext' 'zext_ln587' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 32 'getelementptr' 'errorInTask_addr' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 33 'load' 'errorInTask_load' <Predicate = (p_read12 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 34 'call' 'call_ln556' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln559 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:559]   --->   Operation 35 'br' 'br_ln559' <Predicate = true> <Delay = 1.58>

State 3 <SV = 1> <Delay = 3.91>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 36 'trunc' 'trunc_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 37 'trunc' 'trunc_ln552_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 38 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln552 = br i1 %errorInTask_load, void %if.then, void %if.end31" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 39 'br' 'br_ln552' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 41 'getelementptr' 'n_regions_V_addr' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 42 'load' 'n_regions_V_load' <Predicate = (!errorInTask_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 43 'store' 'store_ln74' <Predicate = (!errorInTask_load)> <Delay = 1.58>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 44 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 45 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.73>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln74 = icmp_eq  i4 %i_1, i4 8" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 47 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %i_1, i4 1" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 49 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.i.split.i, void %lor.rhs.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 50 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i4 %i_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'mux' 'p_x_assign' <Predicate = (!icmp_ln74)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 52 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'bitcast' 'bitcast_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 55 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 56 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 57 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 59 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [2/2] (5.07ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 60 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 7.99>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 61 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 62 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 63 'or' 'or_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 64 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 65 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76_1 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 66 'or' 'or_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%and_ln76 = and i1 %or_ln76, i1 %or_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 67 'and' 'and_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln76_2 = or i1 %and_ln76, i1 %cmp_i_i_i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 68 'or' 'or_ln76_2' <Predicate = (!icmp_ln74)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76_2, void %for.inc.i.i, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 69 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 71 'br' 'br_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln74 & or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 73 [1/2] (0.00ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 73 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i1, i32 31" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln527 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 75 'br' 'br_ln527' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%error = phi i1 %tmp, void %lor.rhs.i, i1 1, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 76 'phi' 'error' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_8, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 77 'call' 'call_ln554' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_8, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 78 'call' 'call_ln554' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln555 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:555]   --->   Operation 79 'br' 'br_ln555' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 1.58>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%copyInputAOV_copy_1 = phi i1 0, void %run_test.exit, i1 %copyInputAOV_in_read, void %newFuncRoot, i1 0, void %if.then21, i1 %copyInputAOV_in_read, void %land.lhs.true"   --->   Operation 80 'phi' 'copyInputAOV_copy_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %copyInputAOV_out, i1 %copyInputAOV_copy_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copyInputAOV_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ copyInputAOV_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_read311]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
p_read_8                   (read                  ) [ 00111111]
p_read_9                   (read                  ) [ 00111111]
p_read_10                  (read                  ) [ 00111111]
p_read_11                  (read                  ) [ 00111111]
p_read_12                  (read                  ) [ 00111111]
p_read_13                  (read                  ) [ 00111111]
p_read_14                  (read                  ) [ 00111111]
p_read_15                  (read                  ) [ 00111111]
p_read315                  (read                  ) [ 00111111]
p_read214                  (read                  ) [ 00111111]
p_read113                  (read                  ) [ 00111111]
p_read12                   (read                  ) [ 01111111]
copyInputAOV_in_read       (read                  ) [ 01111111]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
switch_ln552               (switch                ) [ 01111111]
trunc_ln556                (trunc                 ) [ 00100000]
zext_ln587                 (zext                  ) [ 00010000]
errorInTask_addr           (getelementptr         ) [ 00010000]
call_ln556                 (call                  ) [ 00000000]
br_ln559                   (br                    ) [ 01110001]
trunc_ln552                (trunc                 ) [ 00001110]
trunc_ln552_1              (trunc                 ) [ 00001111]
errorInTask_load           (load                  ) [ 00011111]
br_ln552                   (br                    ) [ 01111111]
i                          (alloca                ) [ 00011110]
n_regions_V_addr           (getelementptr         ) [ 00001000]
store_ln74                 (store                 ) [ 00000000]
n_regions_V_load           (load                  ) [ 00000110]
br_ln74                    (br                    ) [ 00000000]
i_1                        (load                  ) [ 00000000]
icmp_ln74                  (icmp                  ) [ 00000110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
add_ln74                   (add                   ) [ 00000010]
br_ln74                    (br                    ) [ 00000000]
p_x_assign                 (mux                   ) [ 00000010]
bitcast_ln76               (bitcast               ) [ 00000000]
tmp_1                      (partselect            ) [ 00000000]
trunc_ln76                 (trunc                 ) [ 00000000]
icmp_ln76                  (icmp                  ) [ 00000010]
icmp_ln76_1                (icmp                  ) [ 00000010]
specloopname_ln74          (specloopname          ) [ 00000000]
cmp_i_i_i                  (fcmp                  ) [ 00000000]
or_ln76                    (or                    ) [ 00000000]
tmp_2                      (fcmp                  ) [ 00000000]
tmp_4                      (fcmp                  ) [ 00000000]
or_ln76_1                  (or                    ) [ 00000000]
and_ln76                   (and                   ) [ 00000000]
or_ln76_2                  (or                    ) [ 00000110]
br_ln76                    (br                    ) [ 00000000]
store_ln74                 (store                 ) [ 00000000]
br_ln74                    (br                    ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
tmp_i1                     (call                  ) [ 00000000]
tmp                        (bitselect             ) [ 00000000]
br_ln527                   (br                    ) [ 00000000]
error                      (phi                   ) [ 00000001]
call_ln554                 (call                  ) [ 00000000]
br_ln555                   (br                    ) [ 00000000]
copyInputAOV_copy_1        (phi                   ) [ 00000001]
write_ln0                  (write                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="errorInTask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="copyInputAOV_in">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_in"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="copyInputAOV_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read311">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read311"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="toScheduler">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outcomeInRam">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="n_regions_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insert_point"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_8_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_9_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_10_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_11_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_12_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_13_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_14_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_15_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read315_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read315/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read214_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read214/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read113_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read113/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read12_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="copyInputAOV_in_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="copyInputAOV_in_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="errorInTask_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="errorInTask_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="n_regions_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="1"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_V_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_regions_V_load/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="error_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="error_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="copyInputAOV_copy_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="4"/>
<pin id="276" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="copyInputAOV_copy_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="copyInputAOV_copy_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="5"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="1" slack="4"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="1" slack="5"/>
<pin id="286" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="copyInputAOV_copy_1/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_insert_point_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="0" index="3" bw="32" slack="0"/>
<pin id="296" dir="0" index="4" bw="32" slack="0"/>
<pin id="297" dir="0" index="5" bw="32" slack="0"/>
<pin id="298" dir="0" index="6" bw="32" slack="0"/>
<pin id="299" dir="0" index="7" bw="32" slack="0"/>
<pin id="300" dir="0" index="8" bw="8" slack="0"/>
<pin id="301" dir="0" index="9" bw="32" slack="0"/>
<pin id="302" dir="0" index="10" bw="32" slack="0"/>
<pin id="303" dir="0" index="11" bw="32" slack="0"/>
<pin id="304" dir="0" index="12" bw="32" slack="0"/>
<pin id="305" dir="0" index="13" bw="32" slack="0"/>
<pin id="306" dir="0" index="14" bw="32" slack="0"/>
<pin id="307" dir="0" index="15" bw="32" slack="0"/>
<pin id="308" dir="0" index="16" bw="32" slack="0"/>
<pin id="309" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln556/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_find_region_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="2"/>
<pin id="330" dir="0" index="3" bw="32" slack="0"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="0" index="5" bw="32" slack="0"/>
<pin id="333" dir="0" index="6" bw="32" slack="0"/>
<pin id="334" dir="0" index="7" bw="32" slack="0"/>
<pin id="335" dir="0" index="8" bw="8" slack="1"/>
<pin id="336" dir="0" index="9" bw="32" slack="3"/>
<pin id="337" dir="0" index="10" bw="32" slack="3"/>
<pin id="338" dir="0" index="11" bw="32" slack="3"/>
<pin id="339" dir="0" index="12" bw="32" slack="3"/>
<pin id="340" dir="0" index="13" bw="32" slack="3"/>
<pin id="341" dir="0" index="14" bw="32" slack="3"/>
<pin id="342" dir="0" index="15" bw="32" slack="3"/>
<pin id="343" dir="0" index="16" bw="32" slack="3"/>
<pin id="344" dir="1" index="17" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_writeOutcome_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="3"/>
<pin id="356" dir="0" index="3" bw="8" slack="4"/>
<pin id="357" dir="0" index="4" bw="8" slack="4"/>
<pin id="358" dir="0" index="5" bw="16" slack="4"/>
<pin id="359" dir="0" index="6" bw="1" slack="0"/>
<pin id="360" dir="0" index="7" bw="8" slack="0"/>
<pin id="361" dir="0" index="8" bw="288" slack="0"/>
<pin id="362" dir="0" index="9" bw="32" slack="4"/>
<pin id="363" dir="0" index="10" bw="32" slack="4"/>
<pin id="364" dir="0" index="11" bw="32" slack="4"/>
<pin id="365" dir="0" index="12" bw="32" slack="4"/>
<pin id="366" dir="0" index="13" bw="32" slack="4"/>
<pin id="367" dir="0" index="14" bw="32" slack="4"/>
<pin id="368" dir="0" index="15" bw="32" slack="4"/>
<pin id="369" dir="0" index="16" bw="32" slack="4"/>
<pin id="370" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln554/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln556_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln587_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln552_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln552_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln74_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_1_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="2"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln74_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln74_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_x_assign_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="3"/>
<pin id="430" dir="0" index="2" bw="32" slack="3"/>
<pin id="431" dir="0" index="3" bw="32" slack="3"/>
<pin id="432" dir="0" index="4" bw="32" slack="3"/>
<pin id="433" dir="0" index="5" bw="32" slack="3"/>
<pin id="434" dir="0" index="6" bw="32" slack="3"/>
<pin id="435" dir="0" index="7" bw="32" slack="3"/>
<pin id="436" dir="0" index="8" bw="32" slack="3"/>
<pin id="437" dir="0" index="9" bw="4" slack="0"/>
<pin id="438" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_x_assign/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln76_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln76_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln76_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln76_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="23" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln76_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln76_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln76_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln76_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln74_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="0" index="1" bw="4" slack="3"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_read_8_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="4"/>
<pin id="511" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_read_9_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_read_10_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_read_11_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_read_12_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_read_13_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_read_14_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_read_15_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_read315_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read315 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_read214_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="4"/>
<pin id="580" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read214 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_read113_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="1"/>
<pin id="585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read113 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_read12_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="5"/>
<pin id="592" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read12 "/>
</bind>
</comp>

<comp id="594" class="1005" name="copyInputAOV_in_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="5"/>
<pin id="596" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="copyInputAOV_in_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="trunc_ln556_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="1"/>
<pin id="602" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="605" class="1005" name="zext_ln587_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln587 "/>
</bind>
</comp>

<comp id="610" class="1005" name="errorInTask_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="trunc_ln552_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="2"/>
<pin id="617" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln552 "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln552_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="3"/>
<pin id="622" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln552_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="errorInTask_load_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="4"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="errorInTask_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="636" class="1005" name="n_regions_V_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="1"/>
<pin id="638" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="n_regions_V_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_load "/>
</bind>
</comp>

<comp id="646" class="1005" name="icmp_ln74_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln74_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_x_assign_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln76_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln76_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="86" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="146" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="98" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="98" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="140" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="277"><net_src comp="144" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="288"><net_src comp="144" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="274" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="290"><net_src comp="278" pin="8"/><net_sink comp="230" pin=2"/></net>

<net id="310"><net_src comp="96" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="291" pin=5"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="291" pin=6"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="291" pin=7"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="291" pin=8"/></net>

<net id="318"><net_src comp="200" pin="2"/><net_sink comp="291" pin=9"/></net>

<net id="319"><net_src comp="194" pin="2"/><net_sink comp="291" pin=10"/></net>

<net id="320"><net_src comp="188" pin="2"/><net_sink comp="291" pin=11"/></net>

<net id="321"><net_src comp="182" pin="2"/><net_sink comp="291" pin=12"/></net>

<net id="322"><net_src comp="176" pin="2"/><net_sink comp="291" pin=13"/></net>

<net id="323"><net_src comp="170" pin="2"/><net_sink comp="291" pin=14"/></net>

<net id="324"><net_src comp="164" pin="2"/><net_sink comp="291" pin=15"/></net>

<net id="325"><net_src comp="158" pin="2"/><net_sink comp="291" pin=16"/></net>

<net id="345"><net_src comp="130" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="371"><net_src comp="142" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="4" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="373"><net_src comp="266" pin="4"/><net_sink comp="352" pin=6"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="352" pin=7"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="352" pin=8"/></net>

<net id="380"><net_src comp="114" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="126" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="128" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="206" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="399"><net_src comp="212" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="411"><net_src comp="100" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="102" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="412" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="110" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="439"><net_src comp="112" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="440"><net_src comp="412" pin="1"/><net_sink comp="427" pin=9"/></net>

<net id="441"><net_src comp="427" pin="10"/><net_sink comp="376" pin=0"/></net>

<net id="442"><net_src comp="427" pin="10"/><net_sink comp="381" pin=0"/></net>

<net id="443"><net_src comp="427" pin="10"/><net_sink comp="386" pin=0"/></net>

<net id="447"><net_src comp="427" pin="10"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="116" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="118" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="120" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="448" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="122" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="124" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="381" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="386" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="474" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="376" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="505"><net_src comp="136" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="326" pin="17"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="138" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="512"><net_src comp="152" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="352" pin=5"/></net>

<net id="517"><net_src comp="158" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="291" pin=16"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="326" pin=16"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="352" pin=16"/></net>

<net id="525"><net_src comp="164" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="291" pin=15"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="427" pin=7"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="326" pin=15"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="352" pin=15"/></net>

<net id="533"><net_src comp="170" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="291" pin=14"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="326" pin=14"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="352" pin=14"/></net>

<net id="541"><net_src comp="176" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="291" pin=13"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="427" pin=5"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="326" pin=13"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="352" pin=13"/></net>

<net id="549"><net_src comp="182" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="291" pin=12"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="326" pin=12"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="352" pin=12"/></net>

<net id="557"><net_src comp="188" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="291" pin=11"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="326" pin=11"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="352" pin=11"/></net>

<net id="565"><net_src comp="194" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="291" pin=10"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="326" pin=10"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="352" pin=10"/></net>

<net id="573"><net_src comp="200" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="291" pin=9"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="326" pin=9"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="352" pin=9"/></net>

<net id="581"><net_src comp="206" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="586"><net_src comp="212" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="593"><net_src comp="218" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="224" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="603"><net_src comp="391" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="608"><net_src comp="396" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="613"><net_src comp="237" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="618"><net_src comp="401" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="623"><net_src comp="404" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="628"><net_src comp="244" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="148" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="639"><net_src comp="250" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="644"><net_src comp="257" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="326" pin=8"/></net>

<net id="649"><net_src comp="415" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="421" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="658"><net_src comp="427" pin="10"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="665"><net_src comp="462" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="670"><net_src comp="468" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="474" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {6 7 }
	Port: copyInputAOV_out | {7 }
	Port: toScheduler | {6 7 }
	Port: outcomeInRam | {6 7 }
	Port: regions | {1 2 }
	Port: regions_1 | {1 2 }
	Port: regions_2 | {1 2 }
	Port: regions_3 | {1 2 }
	Port: regions_4 | {1 2 }
	Port: regions_5 | {1 2 }
	Port: n_regions_V | {1 2 }
 - Input state : 
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read1 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : errorInTask | {1 3 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read2 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read3 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read4 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read5 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read6 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read7 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read8 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read9 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read10 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : copyInputAOV_in | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read311 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_1 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_2 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_3 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_4 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_5 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : n_regions_V | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln556 : 1
		errorInTask_addr : 1
		errorInTask_load : 2
	State 2
	State 3
		br_ln552 : 1
		n_regions_V_load : 1
		store_ln74 : 1
	State 4
	State 5
		icmp_ln74 : 1
		add_ln74 : 1
		br_ln74 : 2
		p_x_assign : 1
		cmp_i_i_i : 2
		bitcast_ln76 : 2
		tmp_1 : 3
		trunc_ln76 : 3
		icmp_ln76 : 4
		icmp_ln76_1 : 4
		tmp_2 : 2
		tmp_4 : 2
	State 6
		or_ln76_1 : 1
		and_ln76 : 1
		or_ln76_2 : 1
		br_ln76 : 1
		tmp : 1
		error : 2
		call_ln554 : 3
	State 7
		copyInputAOV_copy_1 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_insert_point_fu_291     |    0    |    27   | 173.245 |   9110  |   9667  |    0    |
|   call   |      grp_find_region_fu_326      |    0    |    14   | 74.3392 |   3438  |   4222  |    0    |
|          |      grp_writeOutcome_fu_352     |    0    |    0    |  7.9029 |   933   |   176   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |         p_x_assign_fu_427        |    0    |    0    |    0    |    0    |    42   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln74_fu_415         |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |         icmp_ln76_fu_462         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln76_1_fu_468        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |          add_ln74_fu_421         |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          or_ln76_fu_474          |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |         or_ln76_1_fu_478         |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln76_2_fu_490         |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |          and_ln76_fu_484         |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_read_8_read_fu_152       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_9_read_fu_158       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_10_read_fu_164      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_11_read_fu_170      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_12_read_fu_176      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_13_read_fu_182      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       p_read_14_read_fu_188      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_15_read_fu_194      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read315_read_fu_200      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read214_read_fu_206      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read113_read_fu_212      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read12_read_fu_218       |    0    |    0    |    0    |    0    |    0    |    0    |
|          | copyInputAOV_in_read_read_fu_224 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |      write_ln0_write_fu_230      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |            grp_fu_376            |    0    |    0    |    0    |    0    |    0    |    0    |
|   fcmp   |            grp_fu_381            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_386            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln556_fu_391        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln552_fu_401        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln552_1_fu_404       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln76_fu_458        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |         zext_ln587_fu_396        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|           tmp_1_fu_448           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|            tmp_fu_500            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    41   | 255.487 |  13481  |  14163  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln74_reg_650      |    4   |
| copyInputAOV_copy_1_reg_274|    1   |
|copyInputAOV_in_read_reg_594|    1   |
|  errorInTask_addr_reg_610  |    4   |
|  errorInTask_load_reg_625  |    1   |
|        error_reg_263       |    1   |
|          i_reg_629         |    4   |
|      icmp_ln74_reg_646     |    1   |
|     icmp_ln76_1_reg_667    |    1   |
|      icmp_ln76_reg_662     |    1   |
|  n_regions_V_addr_reg_636  |    6   |
|  n_regions_V_load_reg_641  |    8   |
|      p_read113_reg_583     |    8   |
|      p_read12_reg_590      |    8   |
|      p_read214_reg_578     |    8   |
|      p_read315_reg_570     |   32   |
|      p_read_10_reg_522     |   32   |
|      p_read_11_reg_530     |   32   |
|      p_read_12_reg_538     |   32   |
|      p_read_13_reg_546     |   32   |
|      p_read_14_reg_554     |   32   |
|      p_read_15_reg_562     |   32   |
|      p_read_8_reg_509      |   16   |
|      p_read_9_reg_514      |   32   |
|     p_x_assign_reg_655     |   32   |
|    trunc_ln552_1_reg_620   |    4   |
|     trunc_ln552_reg_615    |    6   |
|     trunc_ln556_reg_600    |    6   |
|     zext_ln587_reg_605     |   64   |
+----------------------------+--------+
|            Total           |   441  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_244    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_257    |  p0  |   2  |   6  |   12   ||    9    |
| grp_insert_point_fu_291 |  p2  |   2  |   6  |   12   ||    9    |
| grp_insert_point_fu_291 |  p9  |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p10 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p11 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p12 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p13 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p14 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p15 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_291 |  p16 |   2  |  32  |   64   ||    9    |
|        grp_fu_376       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_381       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_386       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   736  ||  22.232 ||   126   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   41   |   255  |  13481 |  14163 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   22   |    -   |   126  |    -   |
|  Register |    -   |    -   |    -   |   441  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |   277  |  13922 |  14289 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
