

================================================================
== Synthesis Summary Report of 'golden_transfer'
================================================================
+ General Information: 
    * Date:           Tue Jul 18 20:38:56 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        golden_transfer_hls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+--------+------------+-----------+-----+
    |               Modules              | Issue|       | Latency |  Latency  | Iteration|         |  Trip  |          |      |        |            |           |     |
    |               & Loops              | Type | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM |   DSP  |     FF     |    LUT    | URAM|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+--------+------------+-----------+-----+
    |+ golden_transfer                   |     -|  -0.39|  2211852|  2.212e+07|         -|  2211853|       -|        no|     -|  9 (4%)|  1046 (~0%)|  1123 (2%)|    -|
    | o VITIS_LOOP_48_1_VITIS_LOOP_50_2  |    II|  -7.30|  2211848|  2.212e+07|        12|        3|  737280|       yes|     -|       -|           -|          -|    -|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+------+--------+------------+-----------+-----+

