// Seed: 2058993111
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  supply0 id_3;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri1 id_3
);
  wire id_5;
  assign id_2 = id_0;
  module_0(
      id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_19(
      .id_0(id_15 - id_3[1]), .id_1(1), .id_2(1), .id_3(1)
  );
  and (
      id_13,
      id_11,
      id_17,
      id_16,
      id_24,
      id_3,
      id_1,
      id_21,
      id_12,
      id_8,
      id_22,
      id_10,
      id_14,
      id_5,
      id_15,
      id_9,
      id_23,
      id_2
  );
  assign id_13 = 1;
  initial begin
    $display(1'b0);
    return 1;
    id_18 <= id_15;
  end
  class id_20;
    logic [7:0] id_21;
    logic [7:0] id_22;
  endclass : id_23
  id_24(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1'b0 - 1),
      .id_4(id_20[1'b0]),
      .id_5(id_9),
      .id_6(1),
      .id_7(id_20),
      .id_8(1 & id_15),
      .id_9(id_7),
      .id_10(id_9),
      .id_11(1)
  ); module_0(
      id_2, id_4
  );
endmodule
