# Asynchronous-FIFO-VHDL

This implements an asynchronous FIFO. The design is based on this paper: 
remote add origin https://github.com/fma23/Kintex7-MicroBlaze-I2C-SPI-AXI4.git. 
Design was implemented on Vivado 2017
