0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/xilinx/timing_constraints_07/timing_constraints_07.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA/xilinx/training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/char_fifo/sim/char_fifo.v,1742457179,verilog,,C:/FPGA/xilinx/training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core_clk_wiz.v,,char_fifo,,,../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core,,,,,
C:/FPGA/xilinx/training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core.v,1742457163,verilog,,,,clk_core,,,../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core,,,,,
C:/FPGA/xilinx/training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core_clk_wiz.v,1742457163,verilog,,C:/FPGA/xilinx/training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core.v,,clk_core_clk_wiz,,,../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core,,,,,
