
---------- Begin Simulation Statistics ----------
final_tick                                56074795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715244                       # Number of bytes of host memory used
host_op_rate                                   152548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   715.44                       # Real time elapsed on the host
host_tick_rate                               78377693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056075                       # Number of seconds simulated
sim_ticks                                 56074795000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.121496                       # CPI: cycles per instruction
system.cpu.discardedOps                        431029                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4895705                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.891666                       # IPC: instructions per cycle
system.cpu.numCycles                        112149590                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       107253885                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94716                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28678                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659350                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818946                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076125                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062869                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835862                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134800                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35104855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35104855                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35107953                       # number of overall hits
system.cpu.dcache.overall_hits::total        35107953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65606                       # number of overall misses
system.cpu.dcache.overall_misses::total         65606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5187075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5187075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5187075000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5187075000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79101.410599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79101.410599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79064.033777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79064.033777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45149                       # number of writebacks
system.cpu.dcache.writebacks::total             45149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3940753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3940753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3942613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3942613500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81935.150532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81935.150532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81934.651593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81934.651593                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20892401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20892401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    933491000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    933491000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84037.720562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84037.720562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    841708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    841708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82918.776475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82918.776475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4253584000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4253584000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78094.699543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78094.699543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3099044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3099044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81672.012123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81672.012123                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009907                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009907                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1860500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1860500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80891.304348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80891.304348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.008397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35327292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            734.165132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.008397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141427235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141427235                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125268                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532437                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086685                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27006326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27006326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27006326                       # number of overall hits
system.cpu.icache.overall_hits::total        27006326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          515                       # number of overall misses
system.cpu.icache.overall_misses::total           515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39393000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39393000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39393000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39393000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27006841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27006841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27006841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27006841                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76491.262136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76491.262136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76491.262136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76491.262136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.icache.writebacks::total                11                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38878000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38878000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75491.262136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75491.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75491.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75491.262136                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27006326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27006326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39393000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39393000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27006841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27006841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76491.262136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76491.262136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75491.262136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75491.262136                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.917711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27006841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52440.467961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.917711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.491131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.491131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108027879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108027879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  56074795000                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread28265.numOps               109139393                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  977                       # number of demand (read+write) hits
system.l2.demand_hits::total                      986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                 977                       # number of overall hits
system.l2.overall_hits::total                     986                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47142                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47648                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             47142                       # number of overall misses
system.l2.overall_misses::total                 47648                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3860165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3898167500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3860165500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3898167500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.979696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979726                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.979696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979726                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75102.766798                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81883.787281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81811.775940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75102.766798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81883.787281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81811.775940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42001                       # number of writebacks
system.l2.writebacks::total                     42001                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3388687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3421629500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3388687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3421629500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.979675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.979675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65102.766798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71884.081797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71812.065817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65102.766798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71884.081797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71812.065817                       # average overall mshr miss latency
system.l2.replacements                          70740                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45149                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45149                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          748                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           748                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37943                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3042104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3042104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80175.645047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80175.645047                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2662674500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2662674500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70175.645047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70175.645047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75102.766798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75102.766798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65102.766798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65102.766798                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    818061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    818061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.904167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88929.340146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88929.340146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    726013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    726013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.904069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78931.615569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78931.615569                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4052.073694                       # Cycle average of tags in use
system.l2.tags.total_refs                       93951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.255425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1241.811440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.327408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2797.934845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.303177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.683090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    832436                       # Number of tag accesses
system.l2.tags.data_accesses                   832436                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     42001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000485908500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              150640                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39658                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42001                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47647                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42001                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42001                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.241819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.267085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.046307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2352     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.838929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.815313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              384     16.32%     16.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.21%     16.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1590     67.57%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              354     15.04%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3049408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2688064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     54.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   56073948500                       # Total gap between requests
system.mem_ctrls.avgGap                     625490.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3016640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2686400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 577514.371653075214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 53796719.185509286821                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47907442.193948283792                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        42001                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12228750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1448958000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1285293791750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24167.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30736.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30601504.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3017024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3049408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2688064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2688064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42001                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42001                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       577514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     53803567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         54381082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       577514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       577514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47937117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47937117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47937117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       577514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     53803567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       102318198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47641                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               41975                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2569                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               567918000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238205000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1461186750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11920.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30670.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28245                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27161                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           64.71                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        34208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   167.657624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.117906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   181.535970                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        17879     52.27%     52.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10758     31.45%     83.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1911      5.59%     89.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1088      3.18%     92.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1029      3.01%     95.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          596      1.74%     97.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          309      0.90%     98.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          381      1.11%     99.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          257      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        34208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3049024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2686400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               54.374234                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.907442                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       125678280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        66795795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173416320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     109625220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4426022640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15940616010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8109044640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28951198905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.296117                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20932504500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1872260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33270030500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       118581120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        63023565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166740420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     109484280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4426022640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15588695160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8405399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28877946225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.989778                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21706741250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1872260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  32495793750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42001                       # Transaction distribution
system.membus.trans_dist::CleanEvict              809                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37943                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37943                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       138104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 138104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5737472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5737472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47647                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           272050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          255276000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       142309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                143350                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5969152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6002816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           70740                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2688064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           119374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.240404                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.427370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  90678     75.96%     75.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28694     24.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             119374                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56074795000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           92518000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            772500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72178999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
