#  Traffic Light Controller (Verilog/SystemVerilog)

## Project Description
This project implements a Traffic Light Controller using Verilog/SystemVerilog based on a Finite State Machine (FSM).  
The controller manages traffic flow using sequential state transitions for Red, Yellow, and Green signals.

This project demonstrates RTL design, state machine implementation, and simulation verification.

---

##  Design Features
- Finite State Machine (FSM) based design
- 3-state traffic control (RED, YELLOW, GREEN)
- Synchronous design using clock and reset
- Clean modular RTL implementation
- Fully verified using a testbench

---

##  Simulation Details
- Developed and simulated using EDA Playground
- Language: SystemVerilog / Verilog
- Simulator: ModelSim / Questa / Icarus (based on configuration)
- Testbench verifies correct state transitions

---

##  Waveform Output

Below is the simulation waveform showing correct traffic signal transitions:
https://drive.google.com/file/d/1rZtF2OF_mEkCCnN-KxoTOqoJaH5qePFR/view?usp=sharing



## â–¶ï¸ How to Run

1. Open EDA Playground
2. Copy `rtl/traffic_light.sv` into Design section
3. Copy `tb/traffic_light_tb.sv` into Testbench section
4. Select SystemVerilog
5. Run simulation
6. View waveform

---

## ğŸ“Œ Folder Structure
traffic-light-controller/
â”‚â”€â”€ rtl/
â”‚ â””â”€â”€ traffic_light.sv
â”‚â”€â”€ tb/
â”‚ â””â”€â”€ traffic_light_tb.sv
â”‚â”€â”€ sim/
â”‚ â””â”€â”€ waveform.png
â”‚â”€â”€ README.md

---

## ğŸš€ Skills Demonstrated
- RTL Design
- Finite State Machine (FSM)
- Testbench Development
- Functional Verification
- Digital Design Fundamentals
 



