****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Fri Dec  9 15:04:37 2022
****************************************


  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U113/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U114/Y (INVX1)                       705440.000 2912548.000 f
  U374/Y (NAND2X1)                     918764.000 3831312.000 r
  U253/Y (AND2X1)                      2174720.000
                                                  6006032.000 r
  U254/Y (INVX1)                       715736.000 6721768.000 f
  U64/Y (AND2X1)                       2034888.000
                                                  8756656.000 f
  U65/Y (INVX1)                        -1173040.000
                                                  7583616.000 r
  U281/Y (AND2X1)                      1888544.000
                                                  9472160.000 r
  U213/Y (AND2X1)                      2181464.000
                                                  11653624.000 r
  U214/Y (INVX1)                       713540.000 12367164.000 f
  U389/Y (NAND2X1)                     1291576.000
                                                  13658740.000 r
  U55/Y (XOR2X1)                       4329308.000
                                                  17988048.000 f
  U397/Y (OR2X1)                       2061124.000
                                                  20049172.000 f
  U183/Y (AND2X1)                      2434348.000
                                                  22483520.000 f
  U184/Y (INVX1)                       -1328264.000
                                                  21155256.000 r
  U235/Y (XNOR2X1)                     5939204.000
                                                  27094460.000 r
  U236/Y (INVX1)                       820424.000 27914884.000 f
  U123/Y (NAND2X1)                     1285536.000
                                                  29200420.000 r
  U239/Y (AND2X1)                      1842198.000
                                                  31042618.000 r
  U240/Y (INVX1)                       717844.000 31760462.000 f
  U116/Y (NAND2X1)                     1285596.000
                                                  33046058.000 r
  U259/Y (AND2X1)                      1818790.000
                                                  34864848.000 r
  U260/Y (INVX1)                       708604.000 35573452.000 f
  U411/Y (OR2X1)                       2117900.000
                                                  37691352.000 f
  U415/Y (AND2X1)                      2244364.000
                                                  39935716.000 f
  U416/Y (XOR2X1)                      5227508.000
                                                  45163224.000 r
  U173/Y (AND2X1)                      1816992.000
                                                  46980216.000 r
  U174/Y (INVX1)                       716020.000 47696236.000 f
  U432/Y (NOR2X1)                      1157596.000
                                                  48853832.000 r
  U179/Y (AND2X1)                      2182248.000
                                                  51036080.000 r
  U180/Y (INVX1)                       713064.000 51749144.000 f
  U115/Y (NAND2X1)                     918872.000 52668016.000 r
  U165/Y (AND2X1)                      2174544.000
                                                  54842560.000 r
  U166/Y (INVX1)                       715568.000 55558128.000 f
  U120/Y (NAND2X1)                     1285604.000
                                                  56843732.000 r
  U181/Y (AND2X1)                      1818792.000
                                                  58662524.000 r
  U182/Y (INVX1)                       708312.000 59370836.000 f
  U437/Y (NAND2X1)                     1285644.000
                                                  60656480.000 r
  U438/Y (AND2X1)                      2578344.000
                                                  63234824.000 r
  out[0] (out)                            0.000   63234824.000 r
  data arrival time                               63234824.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -63234824.000
  ---------------------------------------------------------------
  slack (MET)                                     136765184.000


1
