
---------- Begin Simulation Statistics ----------
final_tick                               2541990744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   217559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.28                       # Real time elapsed on the host
host_tick_rate                              621569822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193495                       # Number of instructions simulated
sim_ops                                       4193495                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011981                       # Number of seconds simulated
sim_ticks                                 11980899500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.812019                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417559                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               891991                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93588                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            816098                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278829                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225961                       # Number of indirect misses.
system.cpu.branchPred.lookups                  993849                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26901                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193495                       # Number of instructions committed
system.cpu.committedOps                       4193495                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.710780                       # CPI: cycles per instruction
system.cpu.discardedOps                        200388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608228                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455055                       # DTB hits
system.cpu.dtb.data_misses                       7344                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406952                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852782                       # DTB read hits
system.cpu.dtb.read_misses                       6545                       # DTB read misses
system.cpu.dtb.write_accesses                  201276                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602273                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3431217                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1053776                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664580                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16772574                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175107                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1025998                       # ITB accesses
system.cpu.itb.fetch_acv                          788                       # ITB acv
system.cpu.itb.fetch_hits                     1019220                       # ITB hits
system.cpu.itb.fetch_misses                      6778                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.45%     47.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11064852000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8980000      0.07%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17327000      0.14%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               894038000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11985197000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903745                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947193                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 867                      
system.cpu.kern.mode_good::user                   867                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 867                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.589796                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.741977                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8062162500     67.27%     67.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3923034500     32.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23948126                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540096     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838731     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592191     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193495                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7175552                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314776                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22855457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22855457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22855457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22855457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117207.471795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117207.471795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117207.471795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117207.471795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13094489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13094489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22505960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22505960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117218.541667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117218.541667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273018                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539538810000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273018                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204564                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204564                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129151                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87531                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34191                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40924                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       263713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       263713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11237824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11237824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17940209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158420                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002771                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052569                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157981     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158420                       # Request fanout histogram
system.membus.reqLayer0.occupancy              342500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           826862034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375918750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          467177000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5635840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5635840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5635840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470402076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373271473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843673549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470402076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470402076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186114907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186114907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186114907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470402076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373271473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029788456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112675                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2020389000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4783801500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104342                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80919                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.443329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.009048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.098339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34937     42.57%     42.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24233     29.53%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9973     12.15%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4647      5.66%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2511      3.06%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.78%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.12%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.75%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2776      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82070                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.359548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.722898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1349     18.28%     18.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5546     75.15%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.88%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           101      1.37%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6568     89.00%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.07%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468      6.34%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      2.67%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.85%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9432448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7677632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10107968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7817856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11980894500                       # Total gap between requests
system.mem_ctrls.avgGap                      42775.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4993600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7677632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416796752.197111785412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370493717.938290059566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640822669.449818849564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2536762000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247039500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294585811500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28807.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32157.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411593.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314574120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167173545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560125860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309248460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5231226300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195422400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7723087005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.616625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    456815500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11124204000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271505640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144282105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492181620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316958400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5186124480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233402880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7589771445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.489284                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553632000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11027387500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11973699500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733412                       # number of overall hits
system.cpu.icache.overall_hits::total         1733412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88123                       # number of overall misses
system.cpu.icache.overall_misses::total         88123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5416504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5416504000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5416504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5416504000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1821535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1821535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1821535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1821535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61465.270134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61465.270134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61465.270134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61465.270134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87531                       # number of writebacks
system.cpu.icache.writebacks::total             87531                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5328382000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5328382000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5328382000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5328382000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048378                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60465.281482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60465.281482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60465.281482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60465.281482                       # average overall mshr miss latency
system.cpu.icache.replacements                  87531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5416504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5416504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1821535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1821535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61465.270134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61465.270134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5328382000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5328382000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60465.281482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60465.281482                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1760622                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.096131                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831401                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3731192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3731192                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315772                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105636                       # number of overall misses
system.cpu.dcache.overall_misses::total        105636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772394000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772394000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421408                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421408                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421408                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64110.663032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64110.663032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64110.663032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64110.663032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36642                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395268999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395268999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395268999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395268999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048539                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63705.090283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63705.090283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63705.090283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63705.090283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104239.130435                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104239.130435                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3305972000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3305972000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67163.155435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67163.155435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2680113000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2680113000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66967.666975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66967.666975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61447.219613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61447.219613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715155999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715155999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59198.426086                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59198.426086                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70293.791574                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70293.791574                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69293.791574                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69293.791574                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541990744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.562854                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1382458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.078399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.562854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2957285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2957285                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2740475828500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 298691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   298691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.32                       # Real time elapsed on the host
host_tick_rate                              655463276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404847                       # Number of instructions simulated
sim_ops                                      89404847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196195                       # Number of seconds simulated
sim_ticks                                196194951000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.353163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6174872                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9448467                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3514                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            282719                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9041261                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2241159                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1858992                       # Number of indirect misses.
system.cpu.branchPred.lookups                10106006                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  437790                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85465                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469801                       # Number of instructions committed
system.cpu.committedOps                      84469801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.638926                       # CPI: cycles per instruction
system.cpu.discardedOps                        780847                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049508                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32082340                       # DTB hits
system.cpu.dtb.data_misses                      34966                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632875                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8664615                       # DTB read hits
system.cpu.dtb.read_misses                       8825                       # DTB read misses
system.cpu.dtb.write_accesses                13416633                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417725                       # DTB write hits
system.cpu.dtb.write_misses                     26141                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4102                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48059469                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9127849                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23891733                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       287450749                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215567                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129316                       # ITB accesses
system.cpu.itb.fetch_acv                          196                       # ITB acv
system.cpu.itb.fetch_hits                    12126535                       # ITB hits
system.cpu.itb.fetch_misses                      2781                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54467     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1043      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63808                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88762                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      359                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29528     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32981     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62835                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28235     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28235     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56796                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180198060000     91.85%     91.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               223388500      0.11%     91.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               218778000      0.11%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15557343500      7.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196197570000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956211                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856099                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903891                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6505                      
system.cpu.kern.mode_good::user                  6505                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6505                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796108                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886481                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117542910000     59.91%     59.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78654660000     40.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        391849127                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       359                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026404      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676197     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61194      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708696     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428571     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564087      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469801                       # Class of committed instruction
system.cpu.quiesceCycles                       540775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104398378                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          824                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2883431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5766250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20979038957                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20979038957                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20979038957                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20979038957                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118005.619063                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118005.619063                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118005.619063                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118005.619063                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1227                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   53                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.150943                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12080011855                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12080011855                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12080011855                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12080011855                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67949.217319                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67949.217319                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67949.217319                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67949.217319                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43834380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43834380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117834.354839                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117834.354839                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25234380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25234380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67834.354839                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67834.354839                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20935204577                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20935204577                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118005.978180                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118005.978180                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12054777475                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12054777475                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67949.458170                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67949.458170                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1024378                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893802                       # Transaction distribution
system.membus.trans_dist::WritebackClean       420030                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568983                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682545                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682545                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         420031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602833                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1260092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1260092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6855029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6862815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8478475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256097185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321215713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2886739                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000284                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2885919     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     820      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2886739                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7414000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15531077014                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12075444000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2211412500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26881984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146239296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173121792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26881984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26881984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121203328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121203328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          420031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2705028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893802                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137016696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         745377469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             882396775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137016696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137016696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      617769863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            617769863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      617769863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137016696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        745377469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1500166638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2310695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    331007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000290872500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7252781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2174844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2705028                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2313643                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2705028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2313643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2948                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            159122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           145885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159490                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25614085750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13044500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74530960750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9817.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28567.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       588                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2278452                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007789                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2705028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2313643                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2557564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       633359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.119795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.922281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.973791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150387     23.74%     23.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115900     18.30%     42.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57835      9.13%     51.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39072      6.17%     57.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22962      3.63%     60.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18526      2.93%     63.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14756      2.33%     66.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12296      1.94%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201625     31.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       633359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.238713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.225555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129469     90.51%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11096      7.76%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1251      0.87%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          618      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          525      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.689056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136317     95.30%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5683      3.97%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           945      0.66%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            62      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166969600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6152192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147884608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173121792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148073152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    882.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    754.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196194951000                       # Total gap between requests
system.mem_ctrls.avgGap                      39093.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21184448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145784640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147884608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 107976519.742345452309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 743060100.460995078087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2609.649215692610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753763576.719158291817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       420031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2313643                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11313182500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63216825750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       952500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4876943977750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26934.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27666.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    119062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2107906.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2314223940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1230012630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9319349340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5969336220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15487698720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77312207070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10236240000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121869067920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.163120                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25436830250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6551480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164212879000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2208394860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1173774525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9308846400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6093003240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15487698720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77750108430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9867523680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121889349855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.266497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24396063500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6551480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165253756250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365761                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926490957                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5609000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              518000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 718                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795543.175487                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284929.272223                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          359    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       216000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198199484000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24649621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24649621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24649621                       # number of overall hits
system.cpu.icache.overall_hits::total        24649621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       420031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         420031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       420031                       # number of overall misses
system.cpu.icache.overall_misses::total        420031                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24661676000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24661676000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24661676000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24661676000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25069652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25069652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25069652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25069652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016755                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016755                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016755                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016755                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58713.942542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58713.942542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58713.942542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58713.942542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       420030                       # number of writebacks
system.cpu.icache.writebacks::total            420030                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       420031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       420031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       420031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       420031                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24241645000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24241645000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24241645000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24241645000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016755                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016755                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016755                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016755                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57713.942542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57713.942542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57713.942542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57713.942542                       # average overall mshr miss latency
system.cpu.icache.replacements                 420030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24649621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24649621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       420031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        420031                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24661676000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24661676000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25069652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25069652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016755                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016755                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58713.942542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58713.942542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       420031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       420031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24241645000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24241645000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016755                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016755                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57713.942542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57713.942542                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24881130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            420030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.236555                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50559335                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50559335                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27618704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27618704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27618704                       # number of overall hits
system.cpu.dcache.overall_hits::total        27618704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145575                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254813008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254813008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254813008000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254813008000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31764279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31764279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31764279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31764279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61466.264149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61466.264149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61466.264149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61466.264149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716394                       # number of writebacks
system.cpu.dcache.writebacks::total           1716394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279811                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279811                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134793456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134793456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134793456000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134793456000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254608500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254608500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59124.837980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59124.837980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59124.837980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59124.837980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65418.422405                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65418.422405                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2285005                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7683921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7683921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       799054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        799054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48676762500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48676762500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8482975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8482975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60917.988647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60917.988647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35655254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35655254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254608500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254608500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59700.144331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59700.144331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168058.415842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168058.415842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206136245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206136245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61597.176740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61597.176740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99138201500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99138201500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58920.629548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58920.629548                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103265                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103265                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394217500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394217500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75289.820474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75289.820474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048156                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048156                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74344.976077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74344.976077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198485084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29716614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2285005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.005054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66247371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66247371                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3108595594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 558154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   558154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1475.82                       # Real time elapsed on the host
host_tick_rate                              249434329                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   823733701                       # Number of instructions simulated
sim_ops                                     823733701                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.368120                       # Number of seconds simulated
sim_ticks                                368119766000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.378378                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20870214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             26292064                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2843667                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40103534                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1292822                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1053886                       # Number of indirect misses.
system.cpu.branchPred.lookups                42847631                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  596528                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67842                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   734328854                       # Number of instructions committed
system.cpu.committedOps                     734328854                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.002602                       # CPI: cycles per instruction
system.cpu.discardedOps                       6628726                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                126924472                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    129992365                       # DTB hits
system.cpu.dtb.data_misses                      39872                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100431735                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    101383407                       # DTB read hits
system.cpu.dtb.read_misses                      31810                       # DTB read misses
system.cpu.dtb.write_accesses                26492737                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    28608958                       # DTB write hits
system.cpu.dtb.write_misses                      8062                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              201397                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          600941929                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         106566741                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29973495                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       194366992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.997405                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               103811142                       # ITB accesses
system.cpu.itb.fetch_acv                         3762                       # ITB acv
system.cpu.itb.fetch_hits                   103792481                       # ITB hits
system.cpu.itb.fetch_misses                     18661                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   806      1.60%      1.60% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17519     34.77%     36.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1321      2.62%     39.00% # number of callpals executed
system.cpu.kern.callpal::rti                     2817      5.59%     44.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  932      1.85%     46.44% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     46.45% # number of callpals executed
system.cpu.kern.callpal::rdunique               26984     53.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50389                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      86670                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8309     40.11%     40.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     377      1.82%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12027     58.06%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20713                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8309     48.89%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      377      2.22%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8309     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16995                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             359703027000     97.76%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               547007500      0.15%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7688244500      2.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         367938279000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.690862                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820499                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2801                      
system.cpu.kern.mode_good::user                  2801                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3623                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2801                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.773116                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.872042                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30940999000      8.41%      8.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         336997229500     91.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      806                       # number of times the context was actually changed
system.cpu.numCycles                        736239532                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25194906      3.43%      3.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               579841572     78.96%     82.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                  86348      0.01%     82.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 86190      0.01%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 24346      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  8108      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemRead              100004775     13.62%     96.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28537271      3.89%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32299      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            32082      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               480957      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                734328854                       # Class of committed instruction
system.cpu.tickCycles                       541872540                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1811125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3622250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1334494                       # Transaction distribution
system.membus.trans_dist::WriteReq                377                       # Transaction distribution
system.membus.trans_dist::WriteResp               377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       774102                       # Transaction distribution
system.membus.trans_dist::WritebackClean       546716                       # Transaction distribution
system.membus.trans_dist::CleanEvict           490306                       # Transaction distribution
system.membus.trans_dist::ReadExReq            476630                       # Transaction distribution
system.membus.trans_dist::ReadExResp           476630                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         546716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        787780                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1640148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1640148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3793224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3793982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5434130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    130464640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    130467656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200447304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1811503                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006304                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1811431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      72      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1811503                       # Request fanout histogram
system.membus.reqLayer0.occupancy              942500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9294253500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6736592500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2891615000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34989824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       80922112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115911936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34989824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34989824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49542528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49542528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          546716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1264408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1811124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       774102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             774102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95050109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219825501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             314875610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95050109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95050109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134582635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134582635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134582635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95050109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219825501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            449458245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1306713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    471473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1235715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434060500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78431                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78431                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4736906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1229462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1811124                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1320787                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1811124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1320787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14074                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            116483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            116638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            101197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            101751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            100406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             63815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           100837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            87194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           102132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19810866000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8535940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51820641000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11604.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30354.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1279595                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1003420                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1811124                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1320787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1609544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       730899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.909602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.416327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.322376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       267355     36.58%     36.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       202463     27.70%     64.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91004     12.45%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45349      6.20%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28623      3.92%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20210      2.77%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21309      2.92%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13340      1.83%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41246      5.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       730899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.766827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.747733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.190722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10723     13.67%     13.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         60272     76.85%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4078      5.20%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1565      2.00%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           768      0.98%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           416      0.53%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          229      0.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          157      0.20%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          102      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           43      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           26      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           22      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78431                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53240     67.88%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1435      1.83%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21566     27.50%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1606      2.05%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              503      0.64%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78431                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109260032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6651904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83629952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115911936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84530368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       296.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    314.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  368119568000                       # Total gap between requests
system.mem_ctrls.avgGap                     117538.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30174272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79085760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83629952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 81968627.568887457252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214837037.574342042208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227181367.924698710442                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       546716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1264408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1320787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15217480000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36603161000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8820908835250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27834.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28948.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6678524.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2881568340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1531608870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6462663900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3442584780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29058949920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     128260861350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33348843840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204987081000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.848884                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85507204500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12292280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 270320281500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2336993400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1242152835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5726658420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3378483180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29058949920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124191279090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36775860480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202710377325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.664202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  94399199000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12292280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 261428287000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 377                       # Transaction distribution
system.iobus.trans_dist::WriteResp                377                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               942500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              377000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    368119766000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105264868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105264868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105264868                       # number of overall hits
system.cpu.icache.overall_hits::total       105264868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       546715                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         546715                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       546715                       # number of overall misses
system.cpu.icache.overall_misses::total        546715                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  32943520500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32943520500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  32943520500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32943520500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105811583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105811583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105811583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105811583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005167                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60257.209881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60257.209881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60257.209881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60257.209881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546716                       # number of writebacks
system.cpu.icache.writebacks::total            546716                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       546715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       546715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       546715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       546715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32396804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32396804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32396804500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32396804500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005167                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59257.208052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59257.208052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59257.208052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59257.208052                       # average overall mshr miss latency
system.cpu.icache.replacements                 546716                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105264868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105264868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       546715                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        546715                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  32943520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32943520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105811583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105811583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60257.209881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60257.209881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       546715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       546715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32396804500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32396804500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59257.208052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59257.208052                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106035382                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            193.768195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         212169882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        212169882                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126992098                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126992098                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126992098                       # number of overall hits
system.cpu.dcache.overall_hits::total       126992098                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1838558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1838558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1838558                       # number of overall misses
system.cpu.dcache.overall_misses::total       1838558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 112880311500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112880311500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 112880311500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112880311500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    128830656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    128830656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    128830656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    128830656                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014271                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014271                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61396.111246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61396.111246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61396.111246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61396.111246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       774102                       # number of writebacks
system.cpu.dcache.writebacks::total            774102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       579560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       579560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       579560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       579560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1258998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1258998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1258998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1258998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          377                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          377                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75966194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75966194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75966194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75966194000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60338.613723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60338.613723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60338.613723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60338.613723                       # average overall mshr miss latency
system.cpu.dcache.replacements                1264408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     99459274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        99459274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       901132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        901132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  56299727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56299727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    100360406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    100360406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62476.670454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62476.670454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       118746                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       118746                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       782386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       782386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  48246949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48246949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61666.426802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61666.426802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27532824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27532824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       937426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       937426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56580584500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56580584500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28470250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28470250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032927                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032927                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60357.387676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60357.387676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       460814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       460814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       476612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       476612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27719245000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27719245000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58158.932213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58158.932213                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        81598                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        81598                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5412                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5412                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    379083000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    379083000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        87010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        87010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062200                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062200                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70044.900222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70044.900222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    373671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    373671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062200                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062200                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69044.900222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69044.900222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        86940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        86940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 368119766000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           128847237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1265432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.820751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          948                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         259273620                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        259273620                       # Number of data accesses

---------- End Simulation Statistics   ----------
