// Seed: 247043935
module module_0 (
    output wand id_0,
    input tri id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9
);
  logic [7:0] id_11, id_12;
  id_13 :
  assert property (@(posedge id_11[1]) 1)
  else $display(id_7);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wor id_5,
    output uwire id_6,
    output tri id_7,
    output supply0 id_8,
    output tri id_9,
    output wire id_10,
    input tri id_11,
    output tri id_12,
    output tri1 id_13,
    output supply1 id_14
);
  wire id_16;
  supply0  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  wire id_33;
  assign id_6 = id_25;
  module_0 modCall_1 (
      id_6,
      id_23,
      id_7,
      id_28,
      id_31,
      id_18,
      id_25,
      id_27,
      id_27,
      id_11
  );
endmodule
