Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=depthwise_separable_conv MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 DepthwiseSeparableConvLayerManager \
	DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target='DFE' enableMPCX=false \
	bitWidth=8 WBW=8 NUM_LAYER=5 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true S=1 PAD=1 FREQ=200 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big-multi.txt NUM_FRAC_BITS=0
]0; maxJavaRun: DepthwiseSeparableConvLayerManager DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target=DFE enableMPCX=false bitWidth=8 WBW=8 NUM_LAYER=5 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true S=1 PAD=1 FREQ=200 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big-multi.txt NUM_FRAC_BITS=0 maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : depthwise_separable_conv
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : depthwise_separable_conv.DepthwiseSeparableConvLayerManager
Class arguments     : DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target=DFE enableMPCX=false bitWidth=8 WBW=8 NUM_LAYER=5 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true S=1 PAD=1 FREQ=200 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big-multi.txt NUM_FRAC_BITS=0
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Fri 21:31: MaxCompiler version: 2021.1
Fri 21:31: Build "DepthwiseSeparableConvLayer" start time: Fri Dec 17 21:31:29 GMT 2021
Fri 21:31: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Fri 21:31: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1
Fri 21:31: Detailed build log available in "_build.log"
Fri 21:31: 
Fri 21:31: ENGINE BUILD PARAMETERS
Fri 21:31: 	              Build name: DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1                
Fri 21:31: 	             maxFileName: DepthwiseSeparableConvLayer                                                                                          
Fri 21:31: 	                  target: DFE                                                                                                                  
Fri 21:31: 	                DFEModel: MAIA                                                                                                                 
Fri 21:31: 	              enableMPCX: false                                                                                                                
Fri 21:31: 	                bitWidth: 8                                                                                                                    
Fri 21:31: 	                     WBW: 8                                                                                                                    
Fri 21:31: 	                   DTYPE: fixed                                                                                                                
Fri 21:31: 	           NUM_FRAC_BITS: 0                                                                                                                    
Fri 21:31: 	                      PF: 1                                                                                                                    
Fri 21:31: 	                      PC: 1                                                                                                                    
Fri 21:31: 	                      PK: 1                                                                                                                    
Fri 21:31: 	                       H: 14                                                                                                                   
Fri 21:31: 	                       W: 14                                                                                                                   
Fri 21:31: 	                       C: 512                                                                                                                  
Fri 21:31: 	                       F: 512                                                                                                                  
Fri 21:31: 	                       K: 3                                                                                                                    
Fri 21:31: 	                     PAD: 1                                                                                                                    
Fri 21:31: 	                       S: 1                                                                                                                    
Fri 21:31: 	                     SEQ: 0                                                                                                                    
Fri 21:31: 	                    FREQ: 200                                                                                                                  
Fri 21:31: 	                USE_DRAM: true                                                                                                                 
Fri 21:31: 	                 USE_BNN: false                                                                                                                
Fri 21:31: 	            USE_WINOGRAD: false                                                                                                                
Fri 21:31: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                                
Fri 21:31: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                                    
Fri 21:31: 	                   DEBUG: false                                                                                                                
Fri 21:31: 	           COEFF_ON_CHIP: true                                                                                                                 
Fri 21:31: 	              INIT_COEFF: false                                                                                                                
Fri 21:31: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big-multi.txt
Fri 21:31: 	                 VERSION: 1                                                                                                                    
Fri 21:31: 	               NUM_LAYER: 5                                                                                                                    
Fri 21:33: Generating kernel conv0 ...
Fri 21:33: Instantiating kernel "conv0"
Fri 21:33: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: coeffOnChip = true
Fri 21:33: Input height = 14, output height = 14, pad = 1
Fri 21:33: Counter H = 16 W = 16
Fri 21:33: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Fri 21:33: Building line buffer for "conv0" ...
Fri 21:33: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Fri 21:33: Line buffer input vector size: 1, output vector size: 9.
Fri 21:33: Number of separated line buffers: 1
Fri 21:33: Initialising line buffer kernel with 3 x 16 x 1
Fri 21:33: Size of line buffer output: 3
Fri 21:33: Number of line buffer output chunks: 3
Fri 21:33: Connecting outputs from chunk (#000) ...
Fri 21:33: Connecting outputs from chunk (#001) ...
Fri 21:33: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Fri 21:33: Building the CORE arithmetic unit for "conv0_dw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 9
Fri 21:33: CORE coefficient vector size: 9
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: Ifmap buffer configuration 131072 x 1
Fri 21:33: loop = false
Fri 21:33: Building the CORE arithmetic unit for "conv0_pw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 1
Fri 21:33: CORE coefficient vector size: 1
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Fri 21:33: Depthwise coeff ROM depth = 512
Fri 21:33: Pointwise coeff ROM depth = 262144
Fri 21:33: Compiling kernel "conv0"
Fri 21:33: 
Fri 21:33: Generating kernel conv1 ...
Fri 21:33: Instantiating kernel "conv1"
Fri 21:33: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: coeffOnChip = true
Fri 21:33: Input height = 14, output height = 14, pad = 1
Fri 21:33: Counter H = 16 W = 16
Fri 21:33: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Fri 21:33: Building line buffer for "conv1" ...
Fri 21:33: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Fri 21:33: Line buffer input vector size: 1, output vector size: 9.
Fri 21:33: Number of separated line buffers: 1
Fri 21:33: Initialising line buffer kernel with 3 x 16 x 1
Fri 21:33: Size of line buffer output: 3
Fri 21:33: Number of line buffer output chunks: 3
Fri 21:33: Connecting outputs from chunk (#000) ...
Fri 21:33: Connecting outputs from chunk (#001) ...
Fri 21:33: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Fri 21:33: Building the CORE arithmetic unit for "conv1_dw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 9
Fri 21:33: CORE coefficient vector size: 9
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: Ifmap buffer configuration 131072 x 1
Fri 21:33: loop = false
Fri 21:33: Building the CORE arithmetic unit for "conv1_pw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 1
Fri 21:33: CORE coefficient vector size: 1
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Fri 21:33: Depthwise coeff ROM depth = 512
Fri 21:33: Pointwise coeff ROM depth = 262144
Fri 21:33: Compiling kernel "conv1"
Fri 21:33: 
Fri 21:33: Generating kernel conv2 ...
Fri 21:33: Instantiating kernel "conv2"
Fri 21:33: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: coeffOnChip = true
Fri 21:33: Input height = 14, output height = 14, pad = 1
Fri 21:33: Counter H = 16 W = 16
Fri 21:33: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Fri 21:33: Building line buffer for "conv2" ...
Fri 21:33: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Fri 21:33: Line buffer input vector size: 1, output vector size: 9.
Fri 21:33: Number of separated line buffers: 1
Fri 21:33: Initialising line buffer kernel with 3 x 16 x 1
Fri 21:33: Size of line buffer output: 3
Fri 21:33: Number of line buffer output chunks: 3
Fri 21:33: Connecting outputs from chunk (#000) ...
Fri 21:33: Connecting outputs from chunk (#001) ...
Fri 21:33: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Fri 21:33: Building the CORE arithmetic unit for "conv2_dw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 9
Fri 21:33: CORE coefficient vector size: 9
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: Ifmap buffer configuration 131072 x 1
Fri 21:33: loop = false
Fri 21:33: Building the CORE arithmetic unit for "conv2_pw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 1
Fri 21:33: CORE coefficient vector size: 1
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Fri 21:33: Depthwise coeff ROM depth = 512
Fri 21:33: Pointwise coeff ROM depth = 262144
Fri 21:33: Compiling kernel "conv2"
Fri 21:33: 
Fri 21:33: Generating kernel conv3 ...
Fri 21:33: Instantiating kernel "conv3"
Fri 21:33: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: coeffOnChip = true
Fri 21:33: Input height = 14, output height = 14, pad = 1
Fri 21:33: Counter H = 16 W = 16
Fri 21:33: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Fri 21:33: Building line buffer for "conv3" ...
Fri 21:33: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Fri 21:33: Line buffer input vector size: 1, output vector size: 9.
Fri 21:33: Number of separated line buffers: 1
Fri 21:33: Initialising line buffer kernel with 3 x 16 x 1
Fri 21:33: Size of line buffer output: 3
Fri 21:33: Number of line buffer output chunks: 3
Fri 21:33: Connecting outputs from chunk (#000) ...
Fri 21:33: Connecting outputs from chunk (#001) ...
Fri 21:33: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Fri 21:33: Building the CORE arithmetic unit for "conv3_dw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 9
Fri 21:33: CORE coefficient vector size: 9
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: Ifmap buffer configuration 131072 x 1
Fri 21:33: loop = false
Fri 21:33: Building the CORE arithmetic unit for "conv3_pw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 1
Fri 21:33: CORE coefficient vector size: 1
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Fri 21:33: Depthwise coeff ROM depth = 512
Fri 21:33: Pointwise coeff ROM depth = 262144
Fri 21:33: Compiling kernel "conv3"
Fri 21:33: 
Fri 21:33: Generating kernel conv4 ...
Fri 21:33: Instantiating kernel "conv4"
Fri 21:33: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: coeffOnChip = true
Fri 21:33: Input height = 14, output height = 14, pad = 1
Fri 21:33: Counter H = 16 W = 16
Fri 21:33: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 21:33: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Fri 21:33: Building line buffer for "conv4" ...
Fri 21:33: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Fri 21:33: Line buffer input vector size: 1, output vector size: 9.
Fri 21:33: Number of separated line buffers: 1
Fri 21:33: Initialising line buffer kernel with 3 x 16 x 1
Fri 21:33: Size of line buffer output: 3
Fri 21:33: Number of line buffer output chunks: 3
Fri 21:33: Connecting outputs from chunk (#000) ...
Fri 21:33: Connecting outputs from chunk (#001) ...
Fri 21:33: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Fri 21:33: Building the CORE arithmetic unit for "conv4_dw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 9
Fri 21:33: CORE coefficient vector size: 9
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: Ifmap buffer configuration 131072 x 1
Fri 21:33: loop = false
Fri 21:33: Building the CORE arithmetic unit for "conv4_pw" ...
Fri 21:33: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Fri 21:33: CORE ifmap vector size: 1
Fri 21:33: CORE coefficient vector size: 1
Fri 21:33: CORE ofmap vector size: 1
Fri 21:33: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Fri 21:33: Depthwise coeff ROM depth = 512
Fri 21:33: Pointwise coeff ROM depth = 262144
Fri 21:33: Compiling kernel "conv4"
Fri 21:33: 
Fri 21:33: Generating padding kernels for DRAM access
Fri 21:33: Instantiating kernel "ifmap_unpad"
Fri 21:33: Compiling kernel "ifmap_unpad"
Fri 21:33: 
Fri 21:33: Instantiating kernel "ofmap_pad"
Fri 21:33: Compiling kernel "ofmap_pad"
Fri 21:33: 
Fri 21:33: Setting up stream connections for conv0
Fri 21:33: Setting up stream connections for conv1
Fri 21:33: Setting up stream connections for conv2
Fri 21:33: Setting up stream connections for conv3
Fri 21:33: Setting up stream connections for conv4
Fri 21:33: DRAM will be used to build the design
Fri 21:33: Setup streams for kernel "conv0"
Fri 21:33: # cycles:       67108864
Fri 21:33: # ifmap stream: 100352
Fri 21:33: # coeff stream: 2363904
Fri 21:33: # ofmap stream: 100352
Fri 21:33: coeff vec size: 9
Fri 21:33: coeff stream bit width: 72
Fri 21:33: coeff stream chunk size: 9
Fri 21:33: Setup streams for kernel "conv1"
Fri 21:33: # cycles:       67108864
Fri 21:33: # ifmap stream: 100352
Fri 21:33: # coeff stream: 2363904
Fri 21:33: # ofmap stream: 100352
Fri 21:33: coeff vec size: 9
Fri 21:33: coeff stream bit width: 72
Fri 21:33: coeff stream chunk size: 9
Fri 21:33: Setup streams for kernel "conv2"
Fri 21:33: # cycles:       67108864
Fri 21:33: # ifmap stream: 100352
Fri 21:33: # coeff stream: 2363904
Fri 21:33: # ofmap stream: 100352
Fri 21:33: coeff vec size: 9
Fri 21:33: coeff stream bit width: 72
Fri 21:33: coeff stream chunk size: 9
Fri 21:33: Setup streams for kernel "conv3"
Fri 21:33: # cycles:       67108864
Fri 21:33: # ifmap stream: 100352
Fri 21:33: # coeff stream: 2363904
Fri 21:33: # ofmap stream: 100352
Fri 21:33: coeff vec size: 9
Fri 21:33: coeff stream bit width: 72
Fri 21:33: coeff stream chunk size: 9
Fri 21:33: Setup streams for kernel "conv4"
Fri 21:33: # cycles:       67108864
Fri 21:33: # ifmap stream: 100352
Fri 21:33: # coeff stream: 2363904
Fri 21:33: # ofmap stream: 100352
Fri 21:33: coeff vec size: 9
Fri 21:33: coeff stream bit width: 72
Fri 21:33: coeff stream chunk size: 9
Fri 21:33: Generating input files (VHDL, netlists, vendor specific IP cores)
Fri 23:22: Running back-end  build (15 phases)
Fri 23:22: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Fri 23:22: (2/15) - Synthesize DFE Modules (VivadoSynth)
Fri 23:22: Executing Synthesis Strategy VIVADO_DEFAULT
Fri 23:41: (3/15) - Generate Resource Report (VivadoResourceUsage)
Fri 23:41: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Fri 23:41: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Fri 23:41: 
Fri 23:41: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Fri 23:41: For this compile, we estimate this process may take longer than 1 hour.
Fri 23:41: We recommend running in simulation to verify correctness before building hardware.
Fri 23:41: 
Fri 23:41: PRELIMINARY RESOURCE USAGE
Fri 23:41: FPGA: xcVU9P-FLGB2104-2-E
Fri 23:41: Logic utilization:      224789 / 3546720 (6.34%)
Fri 23:41:   LUTs:                  89130 / 1182240 (7.54%)
Fri 23:41:   Primary FFs:          135659 / 2364480 (5.74%)
Fri 23:41: DSP blocks:                 59 / 6840    (0.86%)
Fri 23:41: Block memory (BRAM18):    1558 / 4320    (36.06%)
Fri 23:41: Block memory (URAM):         9 / 960     (0.94%)
Fri 23:41: 
Fri 23:41: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Fri 23:41: 
Fri 23:41: PRELIMINARY POWER REPORT
Fri 23:41: Total On-Chip Power (W) 9.90 (budget: 91.80) 
Fri 23:41: Dynamic Power (W)       7.23 
Fri 23:41: Device Static Power(W)  2.67 
Fri 23:41: 
Fri 23:41: (7/15) - Place DFE (VivadoImplementation)
Fri 23:41: Executing the following 5 Implementation Strategies in 5 threads:
Fri 23:41:  - VIVADO_DEFAULT
Fri 23:41:  - MAXELER1
Fri 23:41:  - MAXELER2
Fri 23:41:  - MAXELER3
Fri 23:41:  - MAXELER4
Sat 01:05: Implementation: Strategy "MAXELER2" met timing with score 0 (best score 0)
Sat 01:05: Implementation: Strategy "MAXELER4" was cancelled (no timing score)
Sat 01:05: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Sat 01:05: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Sat 01:05: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Sat 01:05: (8/15) - Generate Resource Report (VivadoResourceUsage)
Sat 01:05: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Sat 01:06: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Sat 01:06: 
Sat 01:06: FINAL POWER REPORT
Sat 01:06: Total On-Chip Power (W) 11.32 (budget: 91.80) 
Sat 01:06: Dynamic Power (W)        8.62 
Sat 01:06: Device Static Power(W)   2.69 
Sat 01:06: 
Sat 01:06: (11/15) - Generate Configuration (VivadoBitgen)
Sat 01:16: (12/15) - Update Checksum (VivadoUpdateChecksum)
Sat 01:19: (13/15) - Convert Programming File (VivadoCfgfileGen)
Sat 01:19: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Sat 01:19: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Sat 01:19: 
Sat 01:19: FINAL RESOURCE USAGE
Sat 01:19: FPGA: xcVU9P-FLGB2104-2-E
Sat 01:19: Logic utilization:      206588 / 3546720 (5.82%)
Sat 01:19:   LUTs:                  79878 / 1182240 (6.76%)
Sat 01:19:   Primary FFs:          126710 / 2364480 (5.36%)
Sat 01:19: DSP blocks:                 59 / 6840    (0.86%)
Sat 01:19: Block memory (BRAM18):    1558 / 4320    (36.06%)
Sat 01:19: Block memory (URAM):         9 / 960     (0.94%)
Sat 01:19: 
Sat 01:19: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max (MD5Sum: 494dcef2bca1e42b8fdef19e6f5ab8c1)
Sat 01:19: Build completed: Sat Dec 18 01:19:41 GMT 2021 (took 3 hours, 48 mins, 11 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/../scratch/DepthwiseSeparableConvLayer.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/../scratch/DepthwiseSeparableConvLayer.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_4606789737046564724/cobject/max_6371418085391579347.c -o /tmp/sliccompile_4606789737046564724/cobject/max_6371418085391579347.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results/DepthwiseSeparableConvLayer.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_5995632821357852468.o 
ld -r /tmp/sliccompile_4606789737046564724/cobject/max_6371418085391579347.c.o max_5995632821357852468.o -o DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv'
g++ ../../src/depthwise_separable_conv/DepthwiseSeparableConvLayerCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM -DBIT_WIDTH=8 -DWBW=8 -DDEPTHWISE_SEPARABLE_V2 -DNUM_LAYER=5  -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1/results -DDESIGN_NAME=DepthwiseSeparableConvLayer -c -o DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM -DBIT_WIDTH=8 -DWBW=8 -DDEPTHWISE_SEPARABLE_V2 -DNUM_LAYER=5  -o DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfe DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfe.o DepthwiseSeparableConvLayer_b8_8_0_N5_H14_W14_C512_F512_K3_S1_f1_c1_k1_SEQ0_DRAM_FREQ_200_V1_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
