0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_Adder_0_2/sim/design_1_Adder_0_2.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_0/sim/design_1_register_0_0.v,,design_1_Adder_0_2,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_InstructionMemory_0_0/sim/design_1_InstructionMemory_0_0.v,1746017747,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_Mux2to1_0_0/sim/design_1_Mux2to1_0_0.v,,design_1_InstructionMemory_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_Mux2to1_0_0/sim/design_1_Mux2to1_0_0.v,1746023225,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1_Mux2to1_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_ProgramCounter_0_1/sim/design_1_ProgramCounter_0_1.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_ProgramCounter_0_1,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_0/sim/design_1_register_0_0.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_1/sim/design_1_register_0_1.v,,design_1_register_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_1/sim/design_1_register_0_1.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_2/sim/design_1_register_0_2.v,,design_1_register_0_1,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_2/sim/design_1_register_0_2.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_3/sim/design_1_register_0_3.v,,design_1_register_0_2,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_register_0_3/sim/design_1_register_0_3.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/sim/design_1.v,,design_1_register_0_3,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1746015962,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_Adder_0_2/sim/design_1_Adder_0_2.v,,design_1_xlconstant_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/sim/design_1.v,1746023225,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_1/ip/design_1_InstructionMemory_0_0/sim/design_1_InstructionMemory_0_0.v,,design_1,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/ip/design_IF_IF_0_0/sim/design_IF_IF_0_0.v,1746023950,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/sim/design_IF.v,,design_IF_IF_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/ip/design_IF_RegsIfId_0_0/sim/design_IF_RegsIfId_0_0.v,1746025990,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_IF/hdl/design_IF_wrapper.v,,design_IF_RegsIfId_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/sim/design_IF.v,1746028079,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/ip/design_IF_RegsIfId_0_0/sim/design_IF_RegsIfId_0_0.v,,design_IF,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sim_1/new/if_tb.v,1746027108,verilog,,,,tb_design_IF_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1746023225,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_IF/hdl/design_IF_wrapper.v,,design_1_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_IF/hdl/design_IF_wrapper.v,1746025990,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sim_1/new/if_tb.v,,design_IF_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.srcs/sources_1/new/Register.v,1746014020,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/SPRING-2023/1-start/arm_prj/arm_prj.ip_user_files/bd/design_IF/ip/design_IF_IF_0_0/sim/design_IF_IF_0_0.v,,register,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_EXE_Stage_0_0/sim/design_EX_EXE_Stage_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_EXE_Stage_Reg_0_0/sim/design_EX_EXE_Stage_Reg_0_0.v,,design_EX_EXE_Stage_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_EXE_Stage_Reg_0_0/sim/design_EX_EXE_Stage_Reg_0_0.v,1747427313,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_StatusRegister_0_0/sim/design_EX_StatusRegister_0_0.v,,design_EX_EXE_Stage_Reg_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_ID_Stage_0_0/sim/design_EX_ID_Stage_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_ID_Stage_Reg_0_0/sim/design_EX_ID_Stage_Reg_0_0.v,,design_EX_ID_Stage_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_ID_Stage_Reg_0_0/sim/design_EX_ID_Stage_Reg_0_0.v,1747427120,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_IF_0_0/sim/design_EX_IF_0_0.v,,design_EX_ID_Stage_Reg_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_IF_0_0/sim/design_EX_IF_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_RegsIfId_0_0/sim/design_EX_RegsIfId_0_0.v,,design_EX_IF_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_RegsIfId_0_0/sim/design_EX_RegsIfId_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_EXE_Stage_0_0/sim/design_EX_EXE_Stage_0_0.v,,design_EX_RegsIfId_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_StatusRegister_0_0/sim/design_EX_StatusRegister_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_xlconstant_0_0/sim/design_EX_xlconstant_0_0.v,,design_EX_StatusRegister_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_xlconstant_0_0/sim/design_EX_xlconstant_0_0.v,1747421307,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/sim/design_EX.v,,design_EX_xlconstant_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/sim/design_EX.v,1747427313,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_EX/hdl/design_EX_wrapper.v,,design_EX,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_ID_Stage_0_0/sim/design_ID_ID_Stage_0_0.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_ID_Stage_Reg_0_0/sim/design_ID_ID_Stage_Reg_0_0.v,,design_ID_ID_Stage_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_ID_Stage_Reg_0_0/sim/design_ID_ID_Stage_Reg_0_0.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/sim/design_ID.v,,design_ID_ID_Stage_Reg_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_IF_0_0/sim/design_ID_IF_0_0.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_RegsIfId_0_0/sim/design_ID_RegsIfId_0_0.v,,design_ID_IF_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_RegsIfId_0_0/sim/design_ID_RegsIfId_0_0.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/ip/design_ID_ID_Stage_0_0/sim/design_ID_ID_Stage_0_0.v,,design_ID_RegsIfId_0_0,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_ID/sim/design_ID.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_ID/hdl/design_ID_wrapper.v,,design_ID,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/EX_tb.v,1747421278,verilog,,,,tb_design_EX_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/ID_tb.v,1747419693,verilog,,,,tb_design_ID_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_EX/hdl/design_EX_wrapper.v,1747427313,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/EX_tb.v,,design_EX_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_ID/hdl/design_ID_wrapper.v,1747419704,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/ID_tb.v,,design_ID_wrapper,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ALU.v,1747419906,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux4to1.v,,ALU,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Adder.v,1746015691,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/InstructionMemory.v,,Adder,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ConditionCheck.v,1747414044,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ControlUnit.v,,ConditionCheck,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ControlUnit.v,1747414070,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux2to1.v,,ControlUnit,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage.v,1747419946,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage_Reg.v,,EXE_Stage,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage_Reg.v,1747427301,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/StatusRegister.v,,EXE_Stage_Reg,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage.v,1747414505,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage_Reg.v,,ID_Stage,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage_Reg.v,1747423091,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Adder.v,,ID_Stage_Reg,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/IF.v,1747414507,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegIFId.v,,IF,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/InstructionMemory.v,1746014459,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ProgramCounter.v,,InstructionMemory,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux2to1.v,1747414501,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegisterFile.v,,Mux2to1,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux4to1.v,1747420237,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Val2Generate.v,,Mux4to1,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ProgramCounter.v,1746015423,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/IF.v,,ProgramCounter,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegIFId.v,1746027857,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ALU.v,,RegsIfId,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegisterFile.v,1747414129,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage.v,,RegisterFile,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/StatusRegister.v,1747420520,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_EX/ip/design_EX_ID_Stage_0_0/sim/design_EX_ID_Stage_0_0.v,,StatusRegister,,,,,,,,
C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Val2Generate.v,1747419874,verilog,,C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage.v,,Val2Generate,,,,,,,,
