{
    "@odata.type": "#CXLLogicalDevice.v1_2_1.CXLLogicalDevice",
    "Id": "6",
    "Name": "CXL Logical Device Type 3",
    "Description": "CXL Logical Device Type 3 accessible through CXL fabric",
    "Status": {
        "State": "Enabled",
        "Health": "OK",
        "HealthRollup": "OK"
    },
    "Identifiers": [
        {
            "DurableName": "4C-1D-96-FF-FE-DD-D8-35:0006",
            "DurableNameFormat": "GCXLID"
        }
    ],
    "SemanticsSupported": [
        "CXLio",
        "CXLmem"
    ],
    "QoSTelemetryCapabilities": {
        "EgressPortBackpressureSupported": true
    },
    "QoS": {
        "AllocatedBandwidth": 64,
        "LimitPercent": 85
    },
    "MemorySizeMiB": 16384,
    "Links": {
        "PCIeFunctions": [
            {
                "@odata.id": "/redfish/v1/Chassis/PooledCXLType3/PCIeDevices/1/PCIeFunctions/6"
            }
        ],
        "MemoryChunks": [
            {
                "@odata.id": "/redfish/v1/Chassis/PooledCXLType3/MemoryDomains/6/MemoryChunks/1"
            }
        ],
        "MemoryDomains": [
            {
                "@odata.id": "/redfish/v1/Chassis/PooledCXLType3/MemoryDomains/6"
            }
        ],
        "Endpoints": [
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/T4"
            }
        ]
    },
    "@odata.id": "/redfish/v1/Chassis/PooledCXLType3/PCIeDevices/1/CXLLogicalDevices/1",
    "@Redfish.Copyright": "Copyright 2014-2025 DMTF. For the full DMTF copyright policy, see http://www.dmtf.org/about/policies/copyright."
}