<stg><name>edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1</name>


<trans_list>

<trans id="278" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %in_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_img

]]></Node>
<StgValue><ssdm name="in_img_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:7 %mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27

]]></Node>
<StgValue><ssdm name="mul_ln27_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i63 0, i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i31 0, i31 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln27 = store i31 1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i31 0, i31 %indvar1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %store_ln28 = store i31 1, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %VITIS_LOOP_30_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_2:0 %c_2 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_2:1 %indvar_flatten_load = load i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
VITIS_LOOP_30_2:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_30_2:3 %zext_ln28_2 = zext i31 %c_2

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_30_2:4 %icmp_ln28 = icmp_slt  i32 %zext_ln28_2, i32 %add_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_30_2:5 %icmp_ln27 = icmp_eq  i63 %indvar_flatten_load, i63 %mul_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_30_2:6 %add_ln27_3 = add i63 %indvar_flatten_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_2:7 %br_ln27 = br i1 %icmp_ln27, void %for.inc35.loopexit, void %VITIS_LOOP_44_5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc35.loopexit:0 %indvar1_load = load i31 %indvar1

]]></Node>
<StgValue><ssdm name="indvar1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc35.loopexit:1 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc35.loopexit:2 %indvar_load = load i31 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:3 %add_ln27_1 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:4 %add_ln27_2 = add i31 %indvar_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc35.loopexit:6 %select_ln27 = select i1 %icmp_ln28, i31 %indvar1_load, i31 0

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc35.loopexit:8 %select_ln27_2 = select i1 %icmp_ln28, i31 %indvar_load, i31 %add_ln27_2

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc35.loopexit:9 %select_ln27_3 = select i1 %icmp_ln28, i31 %r_load, i31 %add_ln27_1

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="35" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="31">
<![CDATA[
for.inc35.loopexit:19 %zext_ln28 = zext i31 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="41" op_0_bw="41" op_1_bw="31" op_2_bw="10">
<![CDATA[
for.inc35.loopexit:38 %p_shl = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln27_2, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="41">
<![CDATA[
for.inc35.loopexit:39 %p_shl_cast = zext i41 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="37" op_0_bw="37" op_1_bw="31" op_2_bw="6">
<![CDATA[
for.inc35.loopexit:40 %p_shl3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i31.i6, i31 %select_ln27_2, i6 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="42" op_0_bw="37">
<![CDATA[
for.inc35.loopexit:41 %p_shl3_cast = zext i37 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35.loopexit:42 %empty = sub i42 %p_shl_cast, i42 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="42">
<![CDATA[
for.inc35.loopexit:43 %p_cast = sext i42 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:44 %tmp = add i64 %zext_ln28, i64 %in_img_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:45 %empty_23 = add i64 %tmp, i64 %p_cast

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:46 %gmem_addr = getelementptr i8 %gmem, i64 %empty_23

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:53 %tmp1 = add i64 %p_cast, i64 %in_img_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc35.loopexit:7 %select_ln27_1 = select i1 %icmp_ln28, i31 %c_2, i31 1

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="31">
<![CDATA[
for.inc35.loopexit:10 %zext_ln27 = zext i31 %select_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc35.loopexit:11 %mul_ln27_1 = mul i63 %zext_ln27, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln27_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.loopexit:12 %tmp_24_cast1 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln27_1, i32 33, i32 42

]]></Node>
<StgValue><ssdm name="tmp_24_cast1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.loopexit:13 %tmp_24_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln27_1, i32 33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="34" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="31">
<![CDATA[
for.inc35.loopexit:20 %zext_ln28_1 = zext i31 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="35" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.loopexit:54 %tmp2 = add i32 %zext_ln28_1, i32 960

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
for.inc35.loopexit:55 %tmp2_cast = zext i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:56 %empty_25 = add i64 %tmp2_cast, i64 %tmp1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:57 %gmem_addr_1 = getelementptr i8 %gmem, i64 %empty_25

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.loopexit:64 %tmp4 = add i32 %zext_ln28_1, i32 1920

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
for.inc35.loopexit:65 %tmp4_cast = zext i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:66 %empty_27 = add i64 %tmp4_cast, i64 %tmp1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc35.loopexit:67 %gmem_addr_2 = getelementptr i8 %gmem, i64 %empty_27

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="33" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="31">
<![CDATA[
for.inc35.loopexit:22 %zext_ln28_3 = zext i31 %select_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc35.loopexit:23 %mul_ln28 = mul i63 %zext_ln28_3, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.loopexit:24 %udiv_ln_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln28, i32 33, i32 48

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="34" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc35.loopexit:14 %tmp_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_24_cast, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.inc35.loopexit:15 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_24_cast1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc35.loopexit:16 %add_ln35 = add i16 %tmp_25, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="32" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc35.loopexit:25 %add_ln35_1 = add i16 %add_ln35, i16 %udiv_ln_cast

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="33" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="31" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="32" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="30" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="31" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="29" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="30" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="28" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="29" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="27" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="28" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc35.loopexit:47 %empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx319.exit:0 %add_ln28 = add i31 %select_ln27_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx319.exit:1 %add_ln28_1 = add i31 %select_ln27, i31 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx319.exit:2 %store_ln27 = store i63 %add_ln27_3, i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx319.exit:3 %store_ln27 = store i31 %select_ln27_2, i31 %indvar

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx319.exit:4 %store_ln27 = store i31 %select_ln27_3, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx319.exit:5 %store_ln28 = store i31 %add_ln28_1, i31 %indvar1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx319.exit:6 %store_ln28 = store i31 %add_ln28, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.exit:7 %br_ln28 = br void %VITIS_LOOP_30_2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="26" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="27" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:48 %sum = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="25" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="26" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:50 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="24" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="25" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:51 %gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:58 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="23" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="24" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:59 %gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="22" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="23" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:60 %gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:74 %gmem_addr_read_1_cast = zext i8 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1_cast"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:75 %gmem_addr_1_read_cast = zext i8 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_cast"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc35.loopexit:78 %tmp8 = add i9 %gmem_addr_1_read_cast, i9 %gmem_addr_read_1_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="21" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="22" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:63 %gmem_addr_1_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:68 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="20" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="21" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.loopexit:69 %gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="175" st_id="18" stage="19" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="20" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:71 %gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="178" st_id="19" stage="18" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="19" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:52 %gmem_addr_read_2_cast = zext i8 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2_cast"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc35.loopexit:72 %gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:76 %gmem_addr_1_read_2_cast = zext i8 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2_cast"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:77 %gmem_addr_2_read_1_cast = zext i8 %gmem_addr_2_read_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1_cast"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="9">
<![CDATA[
for.inc35.loopexit:79 %tmp8_cast = zext i9 %tmp8

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc35.loopexit:80 %tmp9 = add i9 %gmem_addr_1_read_2_cast, i9 %gmem_addr_2_read_1_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="9">
<![CDATA[
for.inc35.loopexit:81 %tmp9_cast = zext i9 %tmp9

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35.loopexit:82 %tmp41 = add i10 %tmp9_cast, i10 %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc35.loopexit:83 %tmp5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp41, i1 0

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="11">
<![CDATA[
for.inc35.loopexit:84 %zext_ln32_2 = zext i11 %tmp5

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc35.loopexit:85 %add_ln32 = add i12 %zext_ln32_2, i12 %gmem_addr_read_2_cast

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="191" st_id="20" stage="17" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="18" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:49 %zext_ln29 = zext i8 %sum

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc35.loopexit:61 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %gmem_addr_1_read_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="10">
<![CDATA[
for.inc35.loopexit:62 %zext_ln32 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:70 %zext_ln32_1 = zext i8 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
for.inc35.loopexit:73 %gmem_addr_2_read_2_cast = zext i8 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2_cast"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc35.loopexit:86 %add_ln32_1 = add i12 %add_ln32, i12 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc35.loopexit:87 %add_ln32_2 = add i9 %zext_ln32_1, i9 %gmem_addr_2_read_2_cast

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="9">
<![CDATA[
for.inc35.loopexit:88 %zext_ln32_3 = zext i9 %add_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35.loopexit:89 %add_ln32_3 = add i10 %zext_ln32_3, i10 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="10">
<![CDATA[
for.inc35.loopexit:90 %zext_ln32_4 = zext i10 %add_ln32_3

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc35.loopexit:91 %sum_1 = add i12 %zext_ln32_4, i12 %add_ln32_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.loopexit:92 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sum_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="205" st_id="21" stage="16" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="17" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="207" st_id="22" stage="15" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="16" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="209" st_id="23" stage="14" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="15" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="211" st_id="24" stage="13" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="14" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="12" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="13" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="215" st_id="26" stage="11" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="12" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="10" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="11" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="219" st_id="28" stage="9" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="10" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0">
<![CDATA[
VITIS_LOOP_44_5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="8" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="9" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="223" st_id="30" stage="7" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="8" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="225" st_id="31" stage="6" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="7" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="227" st_id="32" stage="5" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="6" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="229" st_id="33" stage="4" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="230" st_id="33" stage="5" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="231" st_id="34" stage="3" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="4" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="233" st_id="35" stage="2" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="3" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="235" st_id="36" stage="1" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:17 %urem_ln27 = urem i31 %select_ln27_3, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2">
<![CDATA[
for.inc35.loopexit:18 %trunc_ln27 = trunc i2 %urem_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="2" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc35.loopexit:93 %switch_ln35 = switch i2 %trunc_ln27, void %arrayidx319.case.2, i2 0, void %arrayidx319.case.0, i2 1, void %arrayidx319.case.1

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.exit127:0 %br_ln35 = br void %arrayidx319.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.exit122:0 %br_ln35 = br void %arrayidx319.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.exit132:0 %br_ln35 = br void %arrayidx319.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.loopexit:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @gauss_loop_VITIS_LOOP_28_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35.loopexit:21 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="16">
<![CDATA[
for.inc35.loopexit:26 %zext_ln35 = zext i16 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:27 %blur_addr = getelementptr i8 %blur, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_addr"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:28 %blur_1_addr = getelementptr i8 %blur_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_1_addr"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:29 %blur_2_addr = getelementptr i8 %blur_2, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_2_addr"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:30 %blur_3_addr = getelementptr i8 %blur_3, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_3_addr"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:31 %blur_4_addr = getelementptr i8 %blur_4, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_4_addr"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:32 %blur_5_addr = getelementptr i8 %blur_5, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_5_addr"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:33 %blur_6_addr = getelementptr i8 %blur_6, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_6_addr"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:34 %blur_7_addr = getelementptr i8 %blur_7, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_7_addr"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.loopexit:35 %blur_8_addr = getelementptr i8 %blur_8, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="blur_8_addr"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc35.loopexit:36 %urem_ln28 = urem i31 %select_ln27_1, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2">
<![CDATA[
for.inc35.loopexit:37 %trunc_ln28 = trunc i2 %urem_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx319.case.1:0 %switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2130, i2 0, void %arrayidx319.case.0128, i2 1, void %arrayidx319.case.1129

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.1129:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_4_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.1129:1 %br_ln35 = br void %arrayidx319.exit127

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.0128:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_3_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.0128:1 %br_ln35 = br void %arrayidx319.exit127

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.2130:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_5_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.2130:1 %br_ln35 = br void %arrayidx319.exit127

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx319.case.0:0 %switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2125, i2 0, void %arrayidx319.case.0123, i2 1, void %arrayidx319.case.1124

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.1124:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_1_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.1124:1 %br_ln35 = br void %arrayidx319.exit122

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.0123:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.0123:1 %br_ln35 = br void %arrayidx319.exit122

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.2125:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_2_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.2125:1 %br_ln35 = br void %arrayidx319.exit122

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx319.case.2:0 %switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2135, i2 0, void %arrayidx319.case.0133, i2 1, void %arrayidx319.case.1134

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.1134:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_7_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.1134:1 %br_ln35 = br void %arrayidx319.exit132

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.0133:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_6_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.0133:1 %br_ln35 = br void %arrayidx319.exit132

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
arrayidx319.case.2135:0 %store_ln35 = store i8 %trunc_ln2, i16 %blur_8_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx319.case.2135:1 %br_ln35 = br void %arrayidx319.exit132

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
