TimeQuest Timing Analyzer report for esl_demonstrator
Fri May 25 15:24:02 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. MTBF Summary
 55. Synchronizer Summary
 56. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri May 25 15:23:58 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May 25 15:23:58 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri May 25 15:23:58 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.16 MHz ; 15.16 MHz       ; altera_reserved_tck ;      ;
; 87.17 MHz ; 87.17 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.097  ; 0.000         ;
; altera_reserved_tck ; 17.017 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.290 ; 0.000         ;
; altera_reserved_tck ; 0.357 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.132 ; 0.000         ;
; altera_reserved_tck ; 46.975 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.283 ; 0.000         ;
; CLOCK_50            ; 3.155 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.574  ; 0.000              ;
; altera_reserved_tck ; 49.625 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.097 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.689      ;
; 6.103 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.683      ;
; 6.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.573      ;
; 6.219 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.567      ;
; 6.329 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.457      ;
; 6.335 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.451      ;
; 6.363 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.427      ;
; 6.369 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.421      ;
; 6.445 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.341      ;
; 6.451 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.335      ;
; 6.479 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.311      ;
; 6.485 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.305      ;
; 6.561 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.225      ;
; 6.567 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.219      ;
; 6.595 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.195      ;
; 6.601 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.189      ;
; 6.677 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.109      ;
; 6.683 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 3.103      ;
; 6.711 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.079      ;
; 6.717 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 3.073      ;
; 6.793 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.993      ;
; 6.799 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.987      ;
; 6.827 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.963      ;
; 6.833 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.957      ;
; 6.909 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.877      ;
; 6.915 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.871      ;
; 6.943 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.847      ;
; 6.949 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.841      ;
; 7.023 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.761      ;
; 7.029 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.755      ;
; 7.059 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.731      ;
; 7.065 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.725      ;
; 7.139 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.645      ;
; 7.145 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.639      ;
; 7.175 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.615      ;
; 7.181 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.609      ;
; 7.255 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.529      ;
; 7.261 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.523      ;
; 7.295 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.499      ;
; 7.301 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.493      ;
; 7.371 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.413      ;
; 7.377 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.407      ;
; 7.411 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.383      ;
; 7.417 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.377      ;
; 7.487 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.297      ;
; 7.493 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.291      ;
; 7.527 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.267      ;
; 7.533 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.261      ;
; 7.603 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.181      ;
; 7.609 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.175      ;
; 7.643 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.151      ;
; 7.649 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.145      ;
; 7.689 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.095      ;
; 7.689 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.095      ;
; 7.689 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.095      ;
; 7.689 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 2.095      ;
; 7.759 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.035      ;
; 7.765 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 2.029      ;
; 7.875 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.919      ;
; 7.881 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.913      ;
; 7.946 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.848      ;
; 7.946 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.848      ;
; 7.946 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.848      ;
; 7.946 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.221     ; 1.848      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 7.998 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.231     ; 1.786      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.018 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.772      ;
; 8.022 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 1.764      ;
; 8.022 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 1.764      ;
; 8.022 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 1.764      ;
; 8.022 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 1.764      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 17.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.548     ; 9.435      ;
; 46.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.119      ;
; 47.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.960      ;
; 47.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.809      ;
; 47.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.789      ;
; 47.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.750      ;
; 47.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.645      ;
; 47.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.616      ;
; 47.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.491      ;
; 47.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.377      ;
; 47.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.375      ;
; 47.767 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.346      ;
; 47.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.344      ;
; 48.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.113      ;
; 48.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.027      ;
; 48.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.842      ;
; 48.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.786      ;
; 48.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.501      ;
; 49.058 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 1.055      ;
; 72.051 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 11.218     ;
; 72.051 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 11.218     ;
; 72.051 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 11.218     ;
; 72.051 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 11.218     ;
; 72.051 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 11.218     ;
; 72.175 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 11.096     ;
; 72.175 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 11.096     ;
; 72.175 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 11.096     ;
; 72.175 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 11.096     ;
; 72.175 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 11.096     ;
; 72.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.901     ;
; 72.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.901     ;
; 72.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.901     ;
; 72.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.901     ;
; 72.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.901     ;
; 72.449 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.816     ;
; 72.449 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.816     ;
; 72.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 10.629     ;
; 72.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 10.629     ;
; 72.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 10.629     ;
; 72.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 10.629     ;
; 72.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 10.629     ;
; 73.332 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.937      ;
; 73.573 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.696      ;
; 73.637 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 9.619      ;
; 73.637 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 9.619      ;
; 74.177 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 9.080      ;
; 74.177 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 9.080      ;
; 74.230 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 9.027      ;
; 74.233 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 9.024      ;
; 74.354 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.912      ;
; 74.354 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.912      ;
; 74.354 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.912      ;
; 74.462 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.794      ;
; 74.462 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.794      ;
; 74.470 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.786      ;
; 74.471 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.785      ;
; 74.490 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.766      ;
; 74.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.759      ;
; 74.511 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.755      ;
; 74.512 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.754      ;
; 74.512 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.754      ;
; 74.513 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.753      ;
; 74.513 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.753      ;
; 74.549 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 8.716      ;
; 74.550 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.716      ;
; 77.224 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 6.038      ;
; 77.239 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 6.026      ;
; 77.276 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.987      ;
; 77.282 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 5.983      ;
; 77.301 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 5.960      ;
; 77.380 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 5.881      ;
; 77.469 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 5.793      ;
; 77.491 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 5.774      ;
; 77.658 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 5.607      ;
; 77.662 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 5.594      ;
; 77.668 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 5.597      ;
; 78.074 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 5.191      ;
; 78.078 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 5.184      ;
; 78.252 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.255      ; 5.018      ;
; 78.256 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.255      ; 5.014      ;
; 78.273 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.255      ; 4.997      ;
; 78.286 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 4.981      ;
; 78.351 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 4.912      ;
; 78.607 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 4.654      ;
; 78.608 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 4.653      ;
; 95.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.418      ;
; 95.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.415      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.414      ;
; 95.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.123      ;
; 95.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.119      ;
; 95.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.118      ;
; 95.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.118      ;
; 95.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.097      ;
; 95.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.097      ;
; 95.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.092      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.073      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.073      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.073      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.073      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.073      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.859      ;
; 0.290 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.861      ;
; 0.298 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[28]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.869      ;
; 0.306 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.873      ;
; 0.307 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.870      ;
; 0.308 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.879      ;
; 0.308 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.308 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.871      ;
; 0.309 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.885      ;
; 0.309 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.876      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.874      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.874      ;
; 0.318 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.887      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.887      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.883      ;
; 0.324 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.888      ;
; 0.328 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.891      ;
; 0.328 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.891      ;
; 0.331 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.898      ;
; 0.331 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.894      ;
; 0.335 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.898      ;
; 0.338 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.918      ;
; 0.342 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.906      ;
; 0.354 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.921      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.588      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.606      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.393 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.396 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.638      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.641      ;
; 0.447 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.666      ;
; 0.450 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.669      ;
; 0.451 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.670      ;
; 0.454 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.673      ;
; 0.455 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.674      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.701      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.703      ;
; 0.485 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.487 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.499 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.132 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 4.026      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|clr_break_line                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[14]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.658      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.657      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.655      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[8]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.654      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.280 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.652      ;
; 16.281 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.649      ;
; 16.281 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.653      ;
; 16.281 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.651      ;
; 16.281 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.651      ;
; 16.281 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.651      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.125      ;
; 47.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.932      ;
; 48.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.077      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.191      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.156      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.110      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.110      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.110      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.110      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.110      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.932      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.932      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.932      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.932      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.932      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.713      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.496      ;
; 97.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.990      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.698      ;
; 98.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.662      ;
; 98.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.662      ;
; 98.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.662      ;
; 98.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.662      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.661      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
; 98.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.652      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.505      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.510      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.522      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.522      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.522      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.522      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.521      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.810      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.041  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.265      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.490      ;
; 2.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.719      ;
; 2.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.719      ;
; 2.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.719      ;
; 2.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.719      ;
; 2.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.719      ;
; 2.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.903      ;
; 2.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.903      ;
; 2.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.903      ;
; 2.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.903      ;
; 2.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.903      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.930      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 2.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.954      ;
; 51.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.228      ; 1.892      ;
; 52.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.235      ; 2.719      ;
; 52.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 2.913      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_br_cond               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[26]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_wr_dst_reg_from_D          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_wr_dst_reg                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_wr_data[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_cmp                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_ld_signed             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_ld_signed             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_alu_signed_comparison ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_prelim[31]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.403      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_valid_from_E               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_flush_pipe_always     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.155 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.401      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_write                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_st                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_break                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.400      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[31]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[28]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[27]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_rot             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_logic                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.400      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_retaddr               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_compare_op[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_dst_regnum[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_dst_regnum[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_dst_regnum[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_hazard_M              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_src2_choose_imm       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_jmp_indirect          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.400      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_crst                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.400      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_exception             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.403      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.400      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_compare_op[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src1_prelim[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.397      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.398      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.394      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_st_data[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.399      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
; 3.156 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.402      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 49.625 ; 49.841       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                              ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.768 ; 2.776 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.870 ; 7.949 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.334  ; 0.323  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.429 ; -2.501 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.277 ; 12.983 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.000 ; 10.706 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.243 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.128       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.115       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 38.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.264       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.253       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.267       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.251       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.591                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.324       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.610                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.118       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.492       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.69 MHz ; 15.69 MHz       ; altera_reserved_tck ;      ;
; 97.88 MHz ; 97.88 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.591  ; 0.000         ;
; altera_reserved_tck ; 18.129 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.284 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.562 ; 0.000         ;
; altera_reserved_tck ; 47.345 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.164 ; 0.000         ;
; CLOCK_50            ; 2.840 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.594  ; 0.000             ;
; altera_reserved_tck ; 49.602 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.591 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.223      ;
; 6.609 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.205      ;
; 6.691 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.123      ;
; 6.709 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.105      ;
; 6.791 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.023      ;
; 6.809 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 3.005      ;
; 6.823 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.998      ;
; 6.841 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.980      ;
; 6.891 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.923      ;
; 6.909 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.905      ;
; 6.923 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.898      ;
; 6.941 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.880      ;
; 6.991 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.823      ;
; 7.009 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.805      ;
; 7.023 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.798      ;
; 7.041 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.780      ;
; 7.091 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.723      ;
; 7.109 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.705      ;
; 7.123 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.698      ;
; 7.141 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.680      ;
; 7.191 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.623      ;
; 7.209 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.605      ;
; 7.223 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.598      ;
; 7.241 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.580      ;
; 7.291 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.523      ;
; 7.309 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 2.505      ;
; 7.323 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.498      ;
; 7.341 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.480      ;
; 7.390 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.423      ;
; 7.408 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.405      ;
; 7.423 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.398      ;
; 7.441 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.380      ;
; 7.490 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.323      ;
; 7.508 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.305      ;
; 7.523 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.298      ;
; 7.541 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 2.280      ;
; 7.590 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.223      ;
; 7.608 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.205      ;
; 7.626 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 2.198      ;
; 7.644 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 2.180      ;
; 7.690 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.123      ;
; 7.708 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.105      ;
; 7.726 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 2.098      ;
; 7.744 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 2.080      ;
; 7.790 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.023      ;
; 7.808 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 2.005      ;
; 7.826 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.998      ;
; 7.844 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.980      ;
; 7.890 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.923      ;
; 7.908 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.905      ;
; 7.915 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.898      ;
; 7.915 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.898      ;
; 7.915 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.898      ;
; 7.915 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.898      ;
; 7.926 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.898      ;
; 7.944 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.880      ;
; 8.026 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.798      ;
; 8.044 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.780      ;
; 8.126 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.698      ;
; 8.144 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.680      ;
; 8.149 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.675      ;
; 8.149 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.675      ;
; 8.149 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.675      ;
; 8.149 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.191     ; 1.675      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.213 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.202     ; 1.600      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.215 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.194     ; 1.606      ;
; 8.229 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 1.585      ;
; 8.229 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 1.585      ;
; 8.229 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 1.585      ;
; 8.229 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.201     ; 1.585      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.238     ; 8.633      ;
; 47.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.813      ;
; 47.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.658      ;
; 47.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.494      ;
; 47.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 2.492      ;
; 47.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.460      ;
; 47.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.371      ;
; 47.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.334      ;
; 47.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.222      ;
; 48.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.142      ;
; 48.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.125      ;
; 48.046 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.099      ;
; 48.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.110      ;
; 48.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 1.886      ;
; 48.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.812      ;
; 48.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 1.650      ;
; 48.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.595      ;
; 48.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.342      ;
; 49.207 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 0.939      ;
; 72.224 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.723     ;
; 72.224 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.723     ;
; 72.224 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.723     ;
; 72.224 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.723     ;
; 72.224 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.723     ;
; 72.335 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.614     ;
; 72.335 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.614     ;
; 72.335 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.614     ;
; 72.335 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.614     ;
; 72.335 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.614     ;
; 72.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.450     ;
; 72.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.450     ;
; 72.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.450     ;
; 72.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.450     ;
; 72.497 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 10.450     ;
; 72.546 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 10.397     ;
; 72.546 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 10.397     ;
; 72.735 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.214     ;
; 72.735 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.214     ;
; 72.735 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.214     ;
; 72.735 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.214     ;
; 72.735 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 10.214     ;
; 73.379 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.567      ;
; 73.598 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.348      ;
; 73.624 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 9.312      ;
; 73.624 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 9.312      ;
; 74.102 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.835      ;
; 74.102 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.835      ;
; 74.167 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.770      ;
; 74.170 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.767      ;
; 74.272 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.671      ;
; 74.272 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.671      ;
; 74.272 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.671      ;
; 74.360 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.576      ;
; 74.360 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.576      ;
; 74.387 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.549      ;
; 74.388 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.548      ;
; 74.402 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.534      ;
; 74.404 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 8.532      ;
; 74.427 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.516      ;
; 74.428 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.515      ;
; 74.429 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.514      ;
; 74.429 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.514      ;
; 74.429 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.514      ;
; 74.456 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.487      ;
; 74.458 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 8.485      ;
; 77.191 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 5.751      ;
; 77.233 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 5.708      ;
; 77.245 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.698      ;
; 77.255 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.925      ; 5.685      ;
; 77.255 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.688      ;
; 77.339 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 5.602      ;
; 77.416 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 5.526      ;
; 77.430 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.513      ;
; 77.569 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.375      ;
; 77.581 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.363      ;
; 77.584 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.921      ; 5.352      ;
; 77.957 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 4.985      ;
; 77.974 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 4.970      ;
; 78.141 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 4.808      ;
; 78.144 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 4.805      ;
; 78.159 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 4.787      ;
; 78.159 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 4.790      ;
; 78.202 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 4.741      ;
; 78.442 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 4.500      ;
; 78.450 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 4.492      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.982      ;
; 95.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.979      ;
; 95.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.978      ;
; 96.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.711      ;
; 96.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.711      ;
; 96.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.710      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.688      ;
; 96.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.656      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.797      ;
; 0.292 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.802      ;
; 0.292 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[28]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.805      ;
; 0.298 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.811      ;
; 0.300 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 0.818      ;
; 0.303 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.809      ;
; 0.304 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.810      ;
; 0.306 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.307 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.813      ;
; 0.307 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.813      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.822      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.820      ;
; 0.315 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.821      ;
; 0.318 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.828      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.355 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.358 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.572      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.581      ;
; 0.399 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.599      ;
; 0.402 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.602      ;
; 0.403 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.603      ;
; 0.406 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.606      ;
; 0.407 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.607      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.626      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.627      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.437 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.450 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.450 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.562 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 3.576      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.257      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[21]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[6]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[21]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[29]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[20]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[22]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[23]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[25]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.246      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.252      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.247      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.251      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.253      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.248      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
; 16.691 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.256      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 2.791      ;
; 47.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.614      ;
; 48.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.859      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.846      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.811      ;
; 97.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.785      ;
; 97.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.785      ;
; 97.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.785      ;
; 97.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.785      ;
; 97.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.785      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.428      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.230      ;
; 98.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.779      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.505      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.486      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.486      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.490      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.486      ;
; 98.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.486      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
; 98.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.468      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.368      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.370      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.382      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.382      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.382      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.382      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.654      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 1.866  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.071      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.288      ;
; 2.292  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.499      ;
; 2.292  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.499      ;
; 2.292  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.499      ;
; 2.292  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.499      ;
; 2.292  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.499      ;
; 2.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.660      ;
; 2.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.660      ;
; 2.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.660      ;
; 2.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.660      ;
; 2.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.660      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.685      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 2.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.724      ;
; 51.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.249      ; 1.719      ;
; 52.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.255      ; 2.499      ;
; 52.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.260      ; 2.675      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_status_reg_pie       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_bstatus_reg_pie      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_estatus_reg_pie      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_st_data[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_shift_rot_stall      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_shift_rot_cnt[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_write                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_st              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_break           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.062      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_rot       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_logic           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.062      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_retaddr         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_compare_op[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_wr_data[31]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_shift_logical   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_logical   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_src2_choose_imm ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_jmp_indirect    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.062      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_crst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.062      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_exception       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.062      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.065      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.058      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.058      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.058      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.058      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.058      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.059      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[13]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.066      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_extra_pc[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc_plus_one[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.056      ;
; 2.840 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_st_data[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.061      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 49.602 ; 49.818       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ;
; 49.605 ; 49.821       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]              ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.736 ; 2.809 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.732 ; 7.776 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.195  ; 0.126  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.521 ; -2.632 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.412 ; 11.871 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.152 ; 9.614 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.433 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.433                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.222       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.211       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 38.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.349       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.332       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.688                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.351       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.337       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.858                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.507       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.867                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.208       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.659       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.445  ; 0.000         ;
; altera_reserved_tck ; 22.395 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.136 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 17.723 ; 0.000         ;
; altera_reserved_tck ; 48.396 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.708 ; 0.000         ;
; CLOCK_50            ; 1.801 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.380  ; 0.000             ;
; altera_reserved_tck ; 49.483 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.445 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 2.130      ;
; 7.449 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 2.126      ;
; 7.513 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 2.062      ;
; 7.517 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 2.058      ;
; 7.581 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.994      ;
; 7.585 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.990      ;
; 7.615 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.966      ;
; 7.619 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.962      ;
; 7.649 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.926      ;
; 7.653 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.922      ;
; 7.683 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.898      ;
; 7.687 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.894      ;
; 7.717 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.858      ;
; 7.721 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.854      ;
; 7.751 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.830      ;
; 7.755 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.826      ;
; 7.785 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.790      ;
; 7.789 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.786      ;
; 7.819 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.762      ;
; 7.823 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.758      ;
; 7.853 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.722      ;
; 7.857 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.718      ;
; 7.887 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.694      ;
; 7.891 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.690      ;
; 7.921 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.654      ;
; 7.925 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 1.650      ;
; 7.955 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.626      ;
; 7.959 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.622      ;
; 7.986 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.586      ;
; 7.990 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.582      ;
; 8.023 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.558      ;
; 8.027 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.554      ;
; 8.054 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.518      ;
; 8.058 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.514      ;
; 8.091 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.490      ;
; 8.095 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.486      ;
; 8.122 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.450      ;
; 8.126 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.446      ;
; 8.162 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.422      ;
; 8.166 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.418      ;
; 8.190 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.382      ;
; 8.194 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.378      ;
; 8.230 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.354      ;
; 8.234 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.350      ;
; 8.258 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.314      ;
; 8.262 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.310      ;
; 8.298 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.286      ;
; 8.302 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.282      ;
; 8.326 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.246      ;
; 8.330 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.242      ;
; 8.366 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.218      ;
; 8.370 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.214      ;
; 8.392 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.180      ;
; 8.392 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.180      ;
; 8.392 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.180      ;
; 8.392 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.180      ;
; 8.434 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.150      ;
; 8.438 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.146      ;
; 8.502 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.082      ;
; 8.506 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.078      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.562 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.435     ; 1.010      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.576 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.426     ; 1.005      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.007      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.007      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.007      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.007      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 0.998      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 0.998      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 0.998      ;
; 8.577 ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.432     ; 0.998      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 22.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.281     ; 5.324      ;
; 48.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.818      ;
; 48.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.711      ;
; 48.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.666      ;
; 48.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.624      ;
; 48.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.595      ;
; 48.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.528      ;
; 48.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.499      ;
; 48.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.399      ;
; 48.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.373      ;
; 48.903 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.362      ;
; 48.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.365      ;
; 48.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.338      ;
; 49.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.168      ;
; 49.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.127      ;
; 49.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.099      ;
; 49.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.991      ;
; 49.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.832      ;
; 49.666 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 0.603      ;
; 76.222 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.687      ;
; 76.222 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.687      ;
; 76.222 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.687      ;
; 76.222 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.687      ;
; 76.222 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.687      ;
; 76.295 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.615      ;
; 76.295 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.615      ;
; 76.295 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.615      ;
; 76.295 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.615      ;
; 76.295 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.615      ;
; 76.415 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.494      ;
; 76.415 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.494      ;
; 76.415 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.494      ;
; 76.415 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.494      ;
; 76.415 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.494      ;
; 76.505 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.400      ;
; 76.505 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.400      ;
; 76.582 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.328      ;
; 76.582 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.328      ;
; 76.582 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.328      ;
; 76.582 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.328      ;
; 76.582 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.328      ;
; 76.947 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 4.961      ;
; 77.086 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 4.822      ;
; 77.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.739      ;
; 77.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.739      ;
; 77.480 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.422      ;
; 77.480 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.422      ;
; 77.482 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.420      ;
; 77.484 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.418      ;
; 77.557 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.349      ;
; 77.557 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.349      ;
; 77.557 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.349      ;
; 77.627 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.274      ;
; 77.627 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.274      ;
; 77.629 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.277      ;
; 77.629 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.277      ;
; 77.630 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.276      ;
; 77.630 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.276      ;
; 77.630 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.276      ;
; 77.638 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.263      ;
; 77.638 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.263      ;
; 77.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.259      ;
; 77.642 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.259      ;
; 77.656 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 4.250      ;
; 77.659 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 4.246      ;
; 78.657 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 3.248      ;
; 78.665 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 3.240      ;
; 78.667 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 3.238      ;
; 78.669 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 3.239      ;
; 78.694 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.896      ; 3.209      ;
; 78.741 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.166      ;
; 78.781 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 3.124      ;
; 78.804 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 3.104      ;
; 78.885 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.021      ;
; 78.891 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.015      ;
; 78.905 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 2.996      ;
; 79.122 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.786      ;
; 79.142 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.766      ;
; 79.230 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.678      ;
; 79.237 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.676      ;
; 79.240 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.673      ;
; 79.250 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.663      ;
; 79.297 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 2.612      ;
; 79.438 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.470      ;
; 79.444 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.464      ;
; 97.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.522      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.520      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.517      ;
; 97.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.425      ;
; 97.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.417      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.415      ;
; 97.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.412      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.349      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.349      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.347      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.334      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.326      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.326      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.326      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.326      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.461      ;
; 0.138 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.466      ;
; 0.142 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[28]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.470      ;
; 0.147 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.151 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.473      ;
; 0.155 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.477      ;
; 0.155 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.477      ;
; 0.155 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.477      ;
; 0.157 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.161 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.483      ;
; 0.166 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.168 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                     ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.490      ;
; 0.169 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.505      ;
; 0.169 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.177 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.502      ;
; 0.180 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.506      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                           ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                              ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                              ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                   ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                   ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                   ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                   ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                             ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                   ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                          ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                        ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                          ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                           ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.323      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.324      ;
; 0.206 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.326      ;
; 0.208 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.335      ;
; 0.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.341      ;
; 0.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.344      ;
; 0.241 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.360      ;
; 0.242 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.361      ;
; 0.244 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.363      ;
; 0.245 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.364      ;
; 0.245 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.364      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.376      ;
; 0.258 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.266 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.723 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 2.369      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw_valid                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_crst                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_ctrl_crst                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|W_valid                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.156      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.163      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.159      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.157      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_initial_offset[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_initial_offset[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_initial_offset[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.799 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.160      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.158      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.154      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.154      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[10]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.160      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[6]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.160      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.162      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.162      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.166      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.162      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.163      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.162      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.162      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.154      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.154      ;
; 17.800 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.154      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.870      ;
; 48.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.745      ;
; 49.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.227      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.909      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.889      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.860      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.860      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.860      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.860      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.860      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.745      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.745      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.745      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.745      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.745      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.604      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.461      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.171      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.985      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.947      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.942      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.829      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.830      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.263      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.383      ;
; 1.378  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.505      ;
; 1.378  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.505      ;
; 1.378  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.505      ;
; 1.378  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.505      ;
; 1.378  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.505      ;
; 1.484  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.615      ;
; 1.484  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.615      ;
; 1.484  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.615      ;
; 1.484  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.615      ;
; 1.484  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.615      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.629      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.642      ;
; 50.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.341      ; 1.052      ;
; 51.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.505      ;
; 51.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.356      ; 1.617      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_status_reg_pie            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_write                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.946      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[16]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_st                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.946      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[13]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[15]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[23]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[22]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[19]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_shift_logical        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_shift_logical        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_rot_right            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_rot_right            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.947      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_compare_op[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[19]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_st_data[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[21]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_src2_imm[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.945      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_ld                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.946      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|d_read                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.946      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.942      ;
; 1.801 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_ld                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.946      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_mem_byte_en[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_mem_byte_en[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_mem_byte_en[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_mem_byte_en[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ienable_reg_irq16         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.941      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.941      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_alu_result[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.944      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ienable_reg_irq1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_shift_rot_cnt[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[25]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[16]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_valid_from_D              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_issue                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_kill                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_br_cond              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_iw[21]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[21]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.941      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_iw[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_iw[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_ctrl_break                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_ctrl_break                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.944      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[14]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[26]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[31]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_wr_dst_reg_from_D         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[18]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[20]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.940      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_ic_fill_same_tag_line     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.939      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_pc[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.940      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|F_pc[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.940      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.944      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_pc[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.944      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_wr_dst_reg                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[28]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[27]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[30]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[24]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|D_iw[29]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|M_dst_regnum[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
; 1.802 ; Quad_Dec:inst1|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|E_dst_regnum[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.943      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                           ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst1|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                        ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                    ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                         ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.237 ; 1.343 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.501 ; 3.778 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.477  ; 0.261  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.870 ; -1.044 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.020 ; 7.605 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.813 ; 6.393 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.038 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                               ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 39.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.524       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.514       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 39.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.599       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.587       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 39.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.598       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.590       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 198.682                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.600       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.082       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 198.701                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.530       ;
;  Quad_Dec:inst1|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.171       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 6.097  ; 0.136 ; 16.132   ; 0.708   ; 9.380               ;
;  CLOCK_50            ; 6.097  ; 0.136 ; 16.132   ; 1.801   ; 9.380               ;
;  altera_reserved_tck ; 17.017 ; 0.186 ; 46.975   ; 0.708   ; 49.483              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.768 ; 2.809 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.870 ; 7.949 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.477  ; 0.323  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.870 ; -1.044 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.277 ; 12.983 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.813 ; 6.393 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_push              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1801       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 136966     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1801       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 136966     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1089     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1089     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 25 15:23:56 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.097               0.000 CLOCK_50 
    Info (332119):    17.017               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.132               0.000 CLOCK_50 
    Info (332119):    46.975               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.283               0.000 altera_reserved_tck 
    Info (332119):     3.155               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLOCK_50 
    Info (332119):    49.625               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.243 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.591               0.000 CLOCK_50 
    Info (332119):    18.129               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.562               0.000 CLOCK_50 
    Info (332119):    47.345               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.164               0.000 altera_reserved_tck 
    Info (332119):     2.840               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 CLOCK_50 
    Info (332119):    49.602               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.433 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.445               0.000 CLOCK_50 
    Info (332119):    22.395               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.723               0.000 CLOCK_50 
    Info (332119):    48.396               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.708               0.000 altera_reserved_tck 
    Info (332119):     1.801               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.380               0.000 CLOCK_50 
    Info (332119):    49.483               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.038 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Fri May 25 15:24:02 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


