Classic Timing Analyzer report for flopra
Wed Apr 25 18:11:35 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.028 ns    ; d[0]      ; q[0]~reg0 ; --         ; ck       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.554 ns    ; q[0]~reg0 ; q[0]      ; ck         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.451 ns    ; d[2]      ; q[2]~reg0 ; --         ; ck       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ck              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.028 ns   ; d[0] ; q[0]~reg0 ; ck       ;
; N/A   ; None         ; 3.391 ns   ; d[3] ; q[3]~reg0 ; ck       ;
; N/A   ; None         ; 0.103 ns   ; d[1] ; q[1]~reg0 ; ck       ;
; N/A   ; None         ; -0.221 ns  ; d[2] ; q[2]~reg0 ; ck       ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.554 ns   ; q[0]~reg0 ; q[0] ; ck         ;
; N/A   ; None         ; 6.537 ns   ; q[2]~reg0 ; q[2] ; ck         ;
; N/A   ; None         ; 5.963 ns   ; q[1]~reg0 ; q[1] ; ck         ;
; N/A   ; None         ; 5.931 ns   ; q[3]~reg0 ; q[3] ; ck         ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.451 ns  ; d[2] ; q[2]~reg0 ; ck       ;
; N/A           ; None        ; 0.127 ns  ; d[1] ; q[1]~reg0 ; ck       ;
; N/A           ; None        ; -3.161 ns ; d[3] ; q[3]~reg0 ; ck       ;
; N/A           ; None        ; -3.798 ns ; d[0] ; q[0]~reg0 ; ck       ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 25 18:11:34 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flopra -c flopra --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ck" is an undefined clock
Info: No valid register-to-register data paths exist for clock "ck"
Info: tsu for register "q[0]~reg0" (data pin = "d[0]", clock pin = "ck") is 4.028 ns
    Info: + Longest pin to register delay is 6.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_47; Fanout = 1; PIN Node = 'd[0]'
        Info: 2: + IC(5.316 ns) + CELL(0.149 ns) = 6.325 ns; Loc. = LCCOMB_X3_Y5_N0; Fanout = 1; COMB Node = 'q[0]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.409 ns; Loc. = LCFF_X3_Y5_N1; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.093 ns ( 17.05 % )
        Info: Total interconnect delay = 5.316 ns ( 82.95 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "ck" to destination register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X3_Y5_N1; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
Info: tco from clock "ck" to destination pin "q[0]" through register "q[0]~reg0" is 6.554 ns
    Info: + Longest clock path from clock "ck" to source register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X3_Y5_N1; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y5_N1; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: 2: + IC(1.317 ns) + CELL(2.642 ns) = 3.959 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 2.642 ns ( 66.73 % )
        Info: Total interconnect delay = 1.317 ns ( 33.27 % )
Info: th for register "q[2]~reg0" (data pin = "d[2]", clock pin = "ck") is 0.451 ns
    Info: + Longest clock path from clock "ck" to destination register is 2.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.687 ns) + CELL(0.537 ns) = 2.335 ns; Loc. = LCFF_X5_Y6_N17; Fanout = 1; REG Node = 'q[2]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.35 % )
        Info: Total interconnect delay = 0.809 ns ( 34.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'd[2]'
        Info: 2: + IC(0.795 ns) + CELL(0.366 ns) = 2.150 ns; Loc. = LCFF_X5_Y6_N17; Fanout = 1; REG Node = 'q[2]~reg0'
        Info: Total cell delay = 1.355 ns ( 63.02 % )
        Info: Total interconnect delay = 0.795 ns ( 36.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Wed Apr 25 18:11:36 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


