;redcode
;assert 1
	SPL 0, #72
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB -0, 0
	SUB -0, 0
	CMP @121, 102
	SUB 0, 0
	ADD -1, <-20
	SUB 0, 0
	SUB @121, 102
	SUB 0, 0
	ADD #7, 2
	MOV -1, <-20
	SUB @121, 103
	SUB @127, 106
	SUB 0, 6
	SUB 0, 6
	SUB -0, 0
	ADD 210, 60
	ADD 210, 30
	MOV -1, <-20
	SUB @127, 106
	SUB @127, 100
	SLT -1, <20
	SUB -0, 0
	SUB @127, 106
	ADD 7, 12
	ADD 210, 30
	SUB @127, 106
	SUB @127, 106
	SUB 127, 106
	SUB @127, 106
	SLT -100, -100
	MOV -7, <-20
	SUB 0, 500
	SUB @621, 102
	SPL @12, @200
	DAT #121, #106
	CMP -7, <-420
	MOV -1, <-20
	SUB 0, 500
	CMP -7, <-420
	SPL 0, #72
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	SUB @121, 106
	MOV -7, <-20
	MOV -1, <-20
	ADD #7, 2
	SUB @127, 100
	CMP @121, 102
