<profile>

<section name = "Vitis HLS Report for 'transmitter'" level="0">
<item name = "Date">Tue Apr  2 19:49:47 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">transmitter</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.622 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">130, 130, 1.300 us, 1.300 us, 131, 131, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_29_1">28, 28, 9, -, -, 3, no</column>
<column name="- VITIS_LOOP_43_2">100, 100, 2, -, -, 50, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 24, 10, 0</column>
<column name="Multiplexer">-, -, -, 582, -</column>
<column name="Register">-, -, 169, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pnGenSequence_U">pnGenSequence_ROM_AUTO_1R, 0, 2, 1, 0, 50, 1, 1, 50</column>
<column name="scrambledDataI_U">scrambledDataI_RAM_AUTO_1R1W, 0, 10, 4, 0, 50, 5, 1, 250</column>
<column name="scrambledDataQ_U">scrambledDataQ_RAM_AUTO_1R1W, 0, 12, 5, 0, 50, 6, 1, 300</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_fu_614_p2">+, 0, 0, 14, 6, 5</column>
<column name="add_ln43_fu_913_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln29_fu_598_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln43_fu_907_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="or_ln220_1_fu_956_p2">or, 0, 0, 6, 6, 6</column>
<column name="or_ln220_fu_942_p2">or, 0, 0, 5, 5, 5</column>
<column name="or_ln29_10_fu_788_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_11_fu_818_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_12_fu_828_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_13_fu_858_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_14_fu_868_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_1_fu_588_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln29_2_fu_604_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln29_3_fu_658_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln29_4_fu_668_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln29_5_fu_698_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln29_6_fu_708_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln29_7_fu_738_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_8_fu_748_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_9_fu_778_p2">or, 0, 0, 6, 6, 4</column>
<column name="or_ln29_fu_547_p2">or, 0, 0, 6, 6, 1</column>
<column name="xor_ln31_fu_566_p2">xor, 0, 0, 5, 5, 5</column>
<column name="xor_ln32_fu_572_p2">xor, 0, 0, 6, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="and38_i3032_fu_102">9, 2, 32, 64</column>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="i_1_fu_106">9, 2, 6, 12</column>
<column name="i_fu_90">9, 2, 6, 12</column>
<column name="pnGenSequence_address0">48, 9, 6, 54</column>
<column name="pnGenSequence_address1">48, 9, 6, 54</column>
<column name="scrambledDataI_address0">53, 10, 6, 60</column>
<column name="scrambledDataI_address1">48, 9, 6, 54</column>
<column name="scrambledDataI_d0">48, 9, 5, 45</column>
<column name="scrambledDataI_d1">48, 9, 5, 45</column>
<column name="scrambledDataQ_address0">53, 10, 6, 60</column>
<column name="scrambledDataQ_address1">48, 9, 6, 54</column>
<column name="scrambledDataQ_d0">48, 9, 6, 54</column>
<column name="scrambledDataQ_d1">48, 9, 6, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and38_i3032_fu_102">32, 0, 32, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="encoder_state_1">32, 0, 32, 0</column>
<column name="i_1_fu_106">6, 0, 6, 0</column>
<column name="i_2_reg_988">6, 0, 6, 0</column>
<column name="i_fu_90">6, 0, 6, 0</column>
<column name="trunc_ln29_reg_983">6, 0, 6, 0</column>
<column name="trunc_ln32_reg_978">5, 0, 5, 0</column>
<column name="zext_ln29_1_reg_1026">5, 0, 64, 59</column>
<column name="zext_ln29_reg_1004">6, 0, 64, 58</column>
<column name="zext_ln31_10_reg_1065">5, 0, 64, 59</column>
<column name="zext_ln31_13_reg_1076">4, 0, 64, 60</column>
<column name="zext_ln31_16_reg_1087">4, 0, 64, 60</column>
<column name="zext_ln31_19_reg_1098">3, 0, 64, 61</column>
<column name="zext_ln31_22_reg_1109">5, 0, 64, 59</column>
<column name="zext_ln31_25_reg_1120">4, 0, 64, 60</column>
<column name="zext_ln31_28_reg_1131">4, 0, 64, 60</column>
<column name="zext_ln31_2_reg_1015">5, 0, 64, 59</column>
<column name="zext_ln31_31_reg_1142">3, 0, 64, 61</column>
<column name="zext_ln31_34_reg_1153">4, 0, 64, 60</column>
<column name="zext_ln31_37_reg_1164">3, 0, 64, 61</column>
<column name="zext_ln31_40_reg_1175">3, 0, 64, 61</column>
<column name="zext_ln31_43_reg_1186">2, 0, 64, 62</column>
<column name="zext_ln31_7_reg_1040">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, transmitter, return value</column>
<column name="input_i">in, 16, ap_none, input_i, pointer</column>
<column name="input_q">in, 16, ap_none, input_q, pointer</column>
<column name="output_i">out, 64, ap_vld, output_i, pointer</column>
<column name="output_i_ap_vld">out, 1, ap_vld, output_i, pointer</column>
</table>
</item>
</section>
</profile>
