Analysis & Elaboration report for Microprocessor
Sun May 26 20:09:49 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |Microprocessor
  5. Parameter Settings for User Entity Instance: instruction_memory:Instruction_Memory
  6. Parameter Settings for User Entity Instance: Memory:Data_Memory
  7. Parameter Settings for User Entity Instance: Control_Unit:control_unit
  8. Parameter Settings for User Entity Instance: ALU:ALU_Unit
  9. Parameter Settings for User Entity Instance: ALU:ALU_Unit|UXTB:UxtbModule
 10. Parameter Settings for User Entity Instance: ALU:ALU_Unit|Comparator:Compare
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare|Subtractor:SUB"
 13. Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare"
 14. Port Connectivity Checks: "ALU:ALU_Unit|LSLS:LShiftModule"
 15. Port Connectivity Checks: "ALU:ALU_Unit"
 16. Port Connectivity Checks: "Control_Unit:control_unit"
 17. Port Connectivity Checks: "Memory:Data_Memory"
 18. Port Connectivity Checks: "register_file:RegFile"
 19. Port Connectivity Checks: "instruction_memory:Instruction_Memory"
 20. Port Connectivity Checks: "ProgramCounter:pc"
 21. Analysis & Elaboration Messages
 22. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun May 26 20:09:49 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Microprocessor                              ;
; Top-level Entity Name              ; Microprocessor                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Microprocessor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; word_size      ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:Instruction_Memory ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_LENGTH    ; 32    ; Signed Integer                                            ;
; MEM_LENGTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Data_Memory ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_length    ; 8     ; Signed Integer                         ;
; mem_length     ; 64    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:control_unit ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; word_size      ; 32    ; Signed Integer                                ;
; opcode_size    ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ANDS           ; 1     ; Signed Integer                   ;
; ORRS           ; 2     ; Signed Integer                   ;
; MVNS           ; 3     ; Signed Integer                   ;
; EORS           ; 4     ; Signed Integer                   ;
; ADCS           ; 5     ; Signed Integer                   ;
; ADDS           ; 6     ; Signed Integer                   ;
; SBCS           ; 7     ; Signed Integer                   ;
; SUB            ; 8     ; Signed Integer                   ;
; MULS           ; 9     ; Signed Integer                   ;
; LSRS           ; 10    ; Signed Integer                   ;
; LSLS           ; 11    ; Signed Integer                   ;
; ASR            ; 12    ; Signed Integer                   ;
; ROR            ; 13    ; Signed Integer                   ;
; UXTB           ; 14    ; Signed Integer                   ;
; UXTH           ; 15    ; Signed Integer                   ;
; SXTB           ; 16    ; Signed Integer                   ;
; SXTH           ; 17    ; Signed Integer                   ;
; CMP            ; 18    ; Signed Integer                   ;
; NEGATIVE       ; 0     ; Signed Integer                   ;
; ZERO           ; 1     ; Signed Integer                   ;
; CARRY          ; 2     ; Signed Integer                   ;
; OVERFLOW       ; 3     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit|UXTB:UxtbModule ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; UXTB           ; 0     ; Signed Integer                                   ;
; UXTH           ; 1     ; Signed Integer                                   ;
; SXTB           ; 2     ; Signed Integer                                   ;
; SXTH           ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit|Comparator:Compare ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NEGATIVE       ; 0     ; Signed Integer                                      ;
; ZERO           ; 1     ; Signed Integer                                      ;
; CARRY          ; 2     ; Signed Integer                                      ;
; OVERFLOW       ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Microprocessor     ; Microprocessor     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare|Subtractor:SUB"                                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare"                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; status_flag[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|LSLS:LShiftModule"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit"      ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; num1[31..9] ; Input ; Info     ; Stuck at GND ;
; num2[31..9] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:control_unit"                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_to_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reg_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; alu_src    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; imm_src    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:Data_Memory"                                                                                                                                                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wdata       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdata       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
; rdata[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:RegFile"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RD1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RD2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:Instruction_Memory"                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProgramCounter:pc"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun May 26 20:09:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: D:/Documentos/MiniMicro/Microprocessor/register_file.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor.sv
    Info (12023): Found entity 1: Microprocessor File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: ProgramCounter File: D:/Documentos/MiniMicro/Microprocessor/ProgramCounter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: Memory File: D:/Documentos/MiniMicro/Microprocessor/Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor_tb.sv
    Info (12023): Found entity 1: Microprocessor_tb File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ands.sv
    Info (12023): Found entity 1: ANDS File: D:/Documentos/MiniMicro/Microprocessor/ANDS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file asr.sv
    Info (12023): Found entity 1: ASR File: D:/Documentos/MiniMicro/Microprocessor/ASR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: D:/Documentos/MiniMicro/Microprocessor/Adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bitwisenot.sv
    Info (12023): Found entity 1: BitwiseNot File: D:/Documentos/MiniMicro/Microprocessor/BitwiseNot.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file boothmul.sv
    Info (12023): Found entity 1: Booth File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: Comparator File: D:/Documentos/MiniMicro/Microprocessor/Comparator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file eors.sv
    Info (12023): Found entity 1: EORS File: D:/Documentos/MiniMicro/Microprocessor/EORS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ext.sv
    Info (12023): Found entity 1: UXTB File: D:/Documentos/MiniMicro/Microprocessor/EXT.sv Line: 3
Warning (10238): Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LSLS" File: D:/Documentos/MiniMicro/Microprocessor/LSLS.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lsls.sv
    Info (12023): Found entity 1: LSLS File: D:/Documentos/MiniMicro/Microprocessor/LSLS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lsrs.sv
    Info (12023): Found entity 1: LSRS File: D:/Documentos/MiniMicro/Microprocessor/LSRS.sv Line: 3
Warning (12018): Entity "NAND" will be ignored because it conflicts with Quartus Prime primitive name File: D:/Documentos/MiniMicro/Microprocessor/NAND.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file nand.sv
Info (12021): Found 1 design units, including 1 entities, in source file orrs.sv
    Info (12023): Found entity 1: ORRS File: D:/Documentos/MiniMicro/Microprocessor/ORRS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ror.sv
    Info (12023): Found entity 1: ROR File: D:/Documentos/MiniMicro/Microprocessor/ROR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: FullAdder File: D:/Documentos/MiniMicro/Microprocessor/FullAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.sv
    Info (12023): Found entity 1: HalfAdder File: D:/Documentos/MiniMicro/Microprocessor/HalfAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: Subtractor File: D:/Documentos/MiniMicro/Microprocessor/Subtractor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file subtractorcarry.sv
    Info (12023): Found entity 1: SubtractorCarry File: D:/Documentos/MiniMicro/Microprocessor/SubtractorCarry.sv Line: 2
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(47): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(139): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 139
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(178): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 178
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(47): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(52): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 52
Info (12127): Elaborating entity "Microprocessor" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Microprocessor.sv(63): truncated value with size 32 to match size of target (6) File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 63
Warning (10230): Verilog HDL assignment warning at Microprocessor.sv(154): truncated value with size 9 to match size of target (6) File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 154
Warning (10034): Output port "output_data" at Microprocessor.sv(14) has no driver File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 14
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:pc" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 31
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:Instruction_Memory" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 73
Warning (10030): Net "mem.data_a" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0' File: D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv Line: 41
Warning (10030): Net "mem.waddr_a" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0' File: D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv Line: 41
Warning (10030): Net "mem.we_a" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0' File: D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv Line: 41
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:RegFile" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 125
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Data_Memory" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 167
Warning (10230): Verilog HDL assignment warning at Memory.sv(32): truncated value with size 8 to match size of target (1) File: D:/Documentos/MiniMicro/Microprocessor/Memory.sv Line: 32
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:control_unit" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 213
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(55): object "destination" assigned a value but never read File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(55): object "src1" assigned a value but never read File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(55): object "src2" assigned a value but never read File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 55
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(60): truncated value with size 9 to match size of target (6) File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 60
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(61): truncated value with size 9 to match size of target (6) File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 61
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(62): truncated value with size 9 to match size of target (6) File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 62
Warning (10034): Output port "alu_src" at Control_Unit.sv(8) has no driver File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 8
Warning (10034): Output port "imm_src" at Control_Unit.sv(9) has no driver File: D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv Line: 9
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_Unit" File: D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv Line: 240
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "cin_adder", which holds its previous value in one or more paths through the always construct File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "ext_mode", which holds its previous value in one or more paths through the always construct File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "ext_sign", which holds its previous value in one or more paths through the always construct File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "sub_cin", which holds its previous value in one or more paths through the always construct File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Info (10041): Inferred latch for "sub_cin" at ALU.sv(199) File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Info (10041): Inferred latch for "ext_sign" at ALU.sv(199) File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Info (10041): Inferred latch for "ext_mode" at ALU.sv(199) File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Info (10041): Inferred latch for "cin_adder" at ALU.sv(199) File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 199
Info (12128): Elaborating entity "ANDS" for hierarchy "ALU:ALU_Unit|ANDS:ANDSModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 60
Info (12128): Elaborating entity "ORRS" for hierarchy "ALU:ALU_Unit|ORRS:ORRSModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 70
Info (12128): Elaborating entity "BitwiseNot" for hierarchy "ALU:ALU_Unit|BitwiseNot:MVNSModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 78
Info (12128): Elaborating entity "EORS" for hierarchy "ALU:ALU_Unit|EORS:EORSModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 88
Info (12128): Elaborating entity "Adder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 101
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder|FullAdder:full_adder_gen[0].FullAdders" File: D:/Documentos/MiniMicro/Microprocessor/Adder.sv Line: 23
Info (12128): Elaborating entity "HalfAdder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder|FullAdder:full_adder_gen[0].FullAdders|HalfAdder:Adder1" File: D:/Documentos/MiniMicro/Microprocessor/FullAdder.sv Line: 20
Info (12128): Elaborating entity "Subtractor" for hierarchy "ALU:ALU_Unit|Subtractor:SubtModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 114
Info (12128): Elaborating entity "Booth" for hierarchy "ALU:ALU_Unit|Booth:MulMod" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 123
Warning (10855): Verilog HDL warning at BoothMul.sv(10): initial value for variable QR should be constant File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 10
Warning (10855): Verilog HDL warning at BoothMul.sv(10): initial value for variable MQ should be constant File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 10
Warning (10270): Verilog HDL Case Statement warning at BoothMul.sv(19): incomplete case statement has no default case item File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 19
Info (10264): Verilog HDL Case Statement information at BoothMul.sv(19): all case item expressions in this case statement are onehot File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 19
Warning (10230): Verilog HDL assignment warning at BoothMul.sv(28): truncated value with size 66 to match size of target (65) File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 28
Warning (10240): Verilog HDL Always Construct warning at BoothMul.sv(18): inferring latch(es) for variable "AC", which holds its previous value in one or more paths through the always construct File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 18
Warning (10030): Net "MQ" at BoothMul.sv(8) has no driver or initial value, using a default initial value '0' File: D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv Line: 8
Info (12128): Elaborating entity "LSLS" for hierarchy "ALU:ALU_Unit|LSLS:LShiftModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 133
Warning (10762): Verilog HDL Case Statement warning at LSLS.sv(13): can't check case statement for completeness because the case expression has too many possible states File: D:/Documentos/MiniMicro/Microprocessor/LSLS.sv Line: 13
Info (12128): Elaborating entity "LSRS" for hierarchy "ALU:ALU_Unit|LSRS:RShiftModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 144
Warning (10230): Verilog HDL assignment warning at LSRS.sv(11): truncated value with size 32 to match size of target (1) File: D:/Documentos/MiniMicro/Microprocessor/LSRS.sv Line: 11
Info (12128): Elaborating entity "ASR" for hierarchy "ALU:ALU_Unit|ASR:AsrModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 155
Warning (10230): Verilog HDL assignment warning at ASR.sv(11): truncated value with size 32 to match size of target (1) File: D:/Documentos/MiniMicro/Microprocessor/ASR.sv Line: 11
Info (12128): Elaborating entity "ROR" for hierarchy "ALU:ALU_Unit|ROR:RorModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 164
Warning (10230): Verilog HDL assignment warning at ROR.sv(12): truncated value with size 33 to match size of target (32) File: D:/Documentos/MiniMicro/Microprocessor/ROR.sv Line: 12
Info (12128): Elaborating entity "UXTB" for hierarchy "ALU:ALU_Unit|UXTB:UxtbModule" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 176
Warning (10230): Verilog HDL assignment warning at EXT.sv(38): truncated value with size 32 to match size of target (1) File: D:/Documentos/MiniMicro/Microprocessor/EXT.sv Line: 38
Warning (10230): Verilog HDL assignment warning at EXT.sv(43): truncated value with size 32 to match size of target (1) File: D:/Documentos/MiniMicro/Microprocessor/EXT.sv Line: 43
Info (12128): Elaborating entity "Comparator" for hierarchy "ALU:ALU_Unit|Comparator:Compare" File: D:/Documentos/MiniMicro/Microprocessor/ALU.sv Line: 185
Warning (10235): Verilog HDL Always Construct warning at Comparator.sv(33): variable "num1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documentos/MiniMicro/Microprocessor/Comparator.sv Line: 33
Warning (10235): Verilog HDL Always Construct warning at Comparator.sv(33): variable "num2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documentos/MiniMicro/Microprocessor/Comparator.sv Line: 33
Warning (10034): Output port "status_flag[2]" at Comparator.sv(6) has no driver File: D:/Documentos/MiniMicro/Microprocessor/Comparator.sv Line: 6
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Sun May 26 20:09:49 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:09


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg.


