Verilator Tree Dump (format 0x3900) from <e669> to <e745>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2430 <e222> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561aadb0 <e427> {c1ai}
    1:2:2: SCOPE 0x5555561aacb0 <e480> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a2430]
    1:2:2:1: VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561aaf50 <e432> {c3al} @dt=0x5555561a10a0@(G/w1)  TOP->en -> VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b4b40 <e598> {c4aw} @dt=0x555556197690@(G/w3)  TOP->__Vdly__out_q -> VAR 0x5555561b7740 <e595> {c4aw} @dt=0x555556197690@(G/w3)  __Vdly__out_q BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555561b9ec0 <e703#> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b9c60 <e700#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561a3fd0 <e500> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x5555561a4320 <e503> {c1ai} traceInitSub0 => CFUNC 0x5555561a4160 <e502> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561a4160 <e502> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561a4670 <e507> {c2al} @dt=0x5555561a10a0@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561a4550 <e505> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a49c0 <e514> {c3al} @dt=0x5555561a10a0@(G/w1)  en
    1:2:2:2:3:1: VARREF 0x5555561a48a0 <e511> {c3al} @dt=0x5555561a10a0@(G/w1)  en [RV] <- VARSCOPE 0x5555561aaf50 <e432> {c3al} @dt=0x5555561a10a0@(G/w1)  TOP->en -> VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a4d10 <e521> {c4aw} @dt=0x555556197690@(G/w3)  out_q
    1:2:2:2:3:1: VARREF 0x5555561a4bf0 <e518> {c4aw} @dt=0x555556197690@(G/w3)  out_q [RV] <- VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a50c0 <e528> {c2al} @dt=0x5555561a10a0@(G/w1)  SubCounter clk
    1:2:2:2:3:1: VARREF 0x5555561b5280 <e546> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a5410 <e535> {c3al} @dt=0x5555561a10a0@(G/w1)  SubCounter en
    1:2:2:2:3:1: VARREF 0x5555561b53a0 <e551> {c3al} @dt=0x5555561a10a0@(G/w1)  en [RV] <- VARSCOPE 0x5555561aaf50 <e432> {c3al} @dt=0x5555561a10a0@(G/w1)  TOP->en -> VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a5790 <e542> {c4aw} @dt=0x555556197690@(G/w3)  SubCounter out_q
    1:2:2:2:3:1: VARREF 0x5555561b54c0 <e556> {c4aw} @dt=0x555556197690@(G/w3)  out_q [RV] <- VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561b9410 <e649> {c6af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNPRE 0x5555561b4e60 <e656> {c7ar} @dt=0x555556197690@(G/w3)
    1:2:2:2:3:1: VARREF 0x5555561b4d40 <e604> {c7ar} @dt=0x555556197690@(G/w3)  out_q [RV] <- VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561b4c20 <e605> {c7ar} @dt=0x555556197690@(G/w3)  __Vdly__out_q [LV] => VARSCOPE 0x5555561b4b40 <e598> {c4aw} @dt=0x555556197690@(G/w3)  TOP->__Vdly__out_q -> VAR 0x5555561b7740 <e595> {c4aw} @dt=0x555556197690@(G/w3)  __Vdly__out_q BLOCKTEMP
    1:2:2:2:3: ASSIGNDLY 0x5555561ac250 <e659> {c7ax} @dt=0x555556197690@(G/w3)
    1:2:2:2:3:1: COND 0x5555561ac310 <e327> {c7bg} @dt=0x555556197690@(G/w3)
    1:2:2:2:3:1:1: VARREF 0x5555561ac3d0 <e323> {c7an} @dt=0x5555561a10a0@(G/w1)  en [RV] <- VARSCOPE 0x5555561aaf50 <e432> {c3al} @dt=0x5555561a10a0@(G/w1)  TOP->en -> VAR 0x5555561a2a50 <e231> {c3al} @dt=0x5555561a10a0@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: SUB 0x5555561ac4f0 <e324> {c7bg} @dt=0x555556197690@(G/w3)
    1:2:2:2:3:1:2:1: VARREF 0x5555561ac5b0 <e299> {c7ba} @dt=0x555556197690@(G/w3)  out_q [RV] <- VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2:2: CONST 0x5555561ac6d0 <e312> {c7bg} @dt=0x555556197690@(G/w3)  3'h1
    1:2:2:2:3:1:3: CONST 0x5555561ac810 <e325> {c8ax} @dt=0x555556197690@(G/w3)  3'h0
    1:2:2:2:3:2: VARREF 0x5555561b5ed0 <e621> {c7ar} @dt=0x555556197690@(G/w3)  __Vdly__out_q [LV] => VARSCOPE 0x5555561b4b40 <e598> {c4aw} @dt=0x555556197690@(G/w3)  TOP->__Vdly__out_q -> VAR 0x5555561b7740 <e595> {c4aw} @dt=0x555556197690@(G/w3)  __Vdly__out_q BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x5555561b5e10 <e661> {c7ar} @dt=0x555556197690@(G/w3)
    1:2:2:2:3:1: VARREF 0x5555561b5cf0 <e612> {c7ar} @dt=0x555556197690@(G/w3)  __Vdly__out_q [RV] <- VARSCOPE 0x5555561b4b40 <e598> {c4aw} @dt=0x555556197690@(G/w3)  TOP->__Vdly__out_q -> VAR 0x5555561b7740 <e595> {c4aw} @dt=0x555556197690@(G/w3)  __Vdly__out_q BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x5555561b4f20 <e613> {c7ar} @dt=0x555556197690@(G/w3)  out_q [LV] => VARSCOPE 0x5555561ab030 <e435> {c4aw} @dt=0x555556197690@(G/w3)  TOP->out_q -> VAR 0x5555561a2df0 <e237> {c4aw} @dt=0x555556197690@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561b6e60 <e671#> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561ba840 <e731#> {c6am}
    1:2:2:2:3:1: AND 0x5555561ba780 <e732#> {c6ao} @dt=0x5555561a10a0@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561ba480 <e728#> {c6ao} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561ba6c0 <e729#> {c6ao} @dt=0x5555561a10a0@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561ba5a0 <e726#> {c6ao} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561b9ec0 <e703#> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b9c60 <e700#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561b95d0 <e693#> {c6af} _sequent__TOP__1 => CFUNC 0x5555561b9410 <e649> {c6af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561ba3c0 <e719#> {c2al} @dt=0x5555561a10a0@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561ba2a0 <e717#> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561ba180 <e718#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b9ec0 <e703#> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b9c60 <e700#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b81d0 <e673#> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561ba0c0 <e711#> {c2al} @dt=0x5555561a10a0@(G/w1)
    1:2:2:2:3:1: VARREF 0x5555561b7070 <e709#> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561aae70 <e429> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->clk -> VAR 0x5555561a26b0 <e226> {c2al} @dt=0x5555561a10a0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561b9fa0 <e710#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b9ec0 <e703#> {c2al} @dt=0x5555561a10a0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b9c60 <e700#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b71c0 <e675#> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561b7350 <e677#> {c1ai}  _final [SLOW]
    1:2: VAR 0x5555561b7740 <e595> {c4aw} @dt=0x555556197690@(G/w3)  __Vdly__out_q BLOCKTEMP
    1:2: VAR 0x5555561b9c60 <e700#> {c2al} @dt=0x5555561a10a0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a10a0 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556197690 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a10a0 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556197690 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e481> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
