# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../feedback.gen/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" \
"../../../../feedback.ip_user_files/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../feedback.ip_user_files/ip/dds_compiler_0_1/sim/dds_compiler_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_rst_0_0_3/sim/system_rst_0_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_CH1_mult1_0/sim/system_CH1_mult1_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_mult_gen_0_4/sim/system_mult_gen_0_4.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_mult_gen_0_5/sim/system_mult_gen_0_5.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_CH1_mult3_0/sim/system_CH1_mult3_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_CH1_mult2_0/sim/system_CH1_mult2_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_mult_gen_0_0/sim/system_mult_gen_0_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_fir_compiler_0_0/sim/system_fir_compiler_0_0.vhd" \
"../../../../feedback.ip_user_files/bd/system/ip/system_fir_compiler_0_1/sim/system_fir_compiler_0_1.vhd" \

# Do not sort compile order
nosort
