/*
 * stm32f446re_gpio.h
 *
 *  Created on: Dec 18, 2021
 *      Author: Chaitra
 */

#ifndef STM32F446RE_H_
#define STM32F446RE_H_

#define PERIPHERAL_BASEADDR				0x40000000U
#define APB1_BASEADDR					0x40000000U
#define APB2_BASEADDR					0x40010000U
#define AHB1_BASEADDR					0x40020000U
#define AHB2_BASEADDR					0x50000000U
#define AHB3_BASEADDR					0xA0001000U

#define GPIOA_BASEADDR					0x40020000U
#define GPIOB_BASEADDR					0x40020400U
#define GPIOC_BASEADDR					0x40020800U
#define GPIOD_BASEADDR					0x40020C00U
#define GPIOE_BASEADDR					0x40021000U
#define GPIOF_BASEADDR					0x40021400U
#define GPIOG_BASEADDR					0x40021800U
#define GPIOH_BASEADDR					0x40021C00U

#define RCC_BASEADDR					0x40023800U
#define RCC_AHB1ENR						(RCC_BASEADDR + 0x30)

#define GPIOA_ENABLE					(1U<<0)
#define GPIOB_ENABLE					(1U<<1)
#define GPIOC_ENABLE					(1U<<2)
#define GPIOD_ENABLE					(1U<<3)
#define GPIOE_ENABLE					(1U<<4)
#define GPIOF_ENABLE					(1U<<5)
#define GPIOG_ENABLE					(1U<<6)
#define GPIOH_ENABLE					(1U<<7)


#endif /* STM32F446RE_H_ */
