# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 15:24:18  October 01, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		HomeBrewComputer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY bus_control
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:24:18  OCTOBER 01, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE dummy_slave.v
set_global_assignment -name VERILOG_FILE bus_control.v
set_global_assignment -name VERILOG_FILE shifter.v
set_global_assignment -name VERILOG_FILE regfile.v
set_global_assignment -name VERILOG_FILE pipe_pc.v
set_global_assignment -name VERILOG_FILE pipe_m_w_reg.v
set_global_assignment -name VERILOG_FILE pipe_ir.v
set_global_assignment -name VERILOG_FILE pipe_if.v
set_global_assignment -name VERILOG_FILE pipe_id.v
set_global_assignment -name VERILOG_FILE pipe_exe.v
set_global_assignment -name VERILOG_FILE pipe_e_m_reg.v
set_global_assignment -name VERILOG_FILE pipe_d_e_reg.v
set_global_assignment -name VERILOG_FILE dffe32.v
set_global_assignment -name VERILOG_FILE cpu.v
set_global_assignment -name VERILOG_FILE clo_clz.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name VERILOG_FILE add_sub.v
set_global_assignment -name VECTOR_WAVEFORM_FILE add_sub_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE clo_clz_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE shifter_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE alu_t.vwf
set_global_assignment -name SDC_FILE HomeBrewComputer.sdc
set_global_assignment -name VECTOR_WAVEFORM_FILE dffe32.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE regfile_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name QIP_FILE test.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE bus_control_f.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE dummy_slave_t.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name VIRTUAL_PIN ON -to AluImm
set_instance_assignment -name VIRTUAL_PIN ON -to E_RegWrite
set_instance_assignment -name VIRTUAL_PIN ON -to E_m2reg
set_instance_assignment -name VIRTUAL_PIN ON -to Hi
set_instance_assignment -name VIRTUAL_PIN ON -to HiWrite
set_instance_assignment -name VIRTUAL_PIN ON -to LoWrite
set_instance_assignment -name VIRTUAL_PIN ON -to M2Reg
set_instance_assignment -name VIRTUAL_PIN ON -to M_RegWrite
set_instance_assignment -name VIRTUAL_PIN ON -to M_m2reg
set_instance_assignment -name VIRTUAL_PIN ON -to MemWrite
set_instance_assignment -name VIRTUAL_PIN ON -to RegWrite
set_instance_assignment -name VIRTUAL_PIN ON -to W_RegWrite
set_instance_assignment -name VIRTUAL_PIN ON -to clrn
set_instance_assignment -name VIRTUAL_PIN ON -to link
set_instance_assignment -name VIRTUAL_PIN ON -to nostall
set_instance_assignment -name VIRTUAL_PIN ON -to shift
set_instance_assignment -name VIRTUAL_PIN ON -to sign
set_instance_assignment -name VIRTUAL_PIN ON -to stl
set_instance_assignment -name VIRTUAL_PIN ON -to AluFunc
set_instance_assignment -name VIRTUAL_PIN ON -to ConditBranch_pc
set_instance_assignment -name VIRTUAL_PIN ON -to E_AluOut
set_instance_assignment -name VIRTUAL_PIN ON -to E_TargetReg
set_instance_assignment -name VIRTUAL_PIN ON -to ExeSelect
set_instance_assignment -name VIRTUAL_PIN ON -to JumpImm_pc
set_instance_assignment -name VIRTUAL_PIN ON -to JumpReg_pc
set_instance_assignment -name VIRTUAL_PIN ON -to M_AluOut
set_instance_assignment -name VIRTUAL_PIN ON -to M_MemOut
set_instance_assignment -name VIRTUAL_PIN ON -to M_TargetReg
set_instance_assignment -name VIRTUAL_PIN ON -to TargetReg
set_instance_assignment -name VIRTUAL_PIN ON -to W_DataIn
set_instance_assignment -name VIRTUAL_PIN ON -to W_TargetReg
set_instance_assignment -name VIRTUAL_PIN ON -to a
set_instance_assignment -name VIRTUAL_PIN ON -to b
set_instance_assignment -name VIRTUAL_PIN ON -to imm
set_instance_assignment -name VIRTUAL_PIN ON -to inst
set_instance_assignment -name VIRTUAL_PIN ON -to pc4
set_instance_assignment -name VIRTUAL_PIN ON -to pc4_out
set_instance_assignment -name VIRTUAL_PIN ON -to pc_source
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top