#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Feb 13 14:51:50 2023
# Process ID: 772918
# Current directory: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level.vdi
# Journal file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'TEMAC_0'
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:176]
INFO: [Timing 38-2] Deriving generated clocks [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:176]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:54]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2071.430 ; gain = 970.355 ; free physical = 24912 ; free virtual = 76330
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2023 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2135.461 ; gain = 64.031 ; free physical = 24939 ; free virtual = 76357
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e42c205a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 64 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e726e3d4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 43 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f66b6216

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 45 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f66b6216

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f66b6216

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357
Ending Logic Optimization Task | Checksum: 1f66b6216

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24939 ; free virtual = 76357

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 128344dab

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24938 ; free virtual = 76355
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2135.461 ; gain = 64.031 ; free physical = 24938 ; free virtual = 76355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.461 ; gain = 0.000 ; free physical = 24938 ; free virtual = 76356
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_opt.dcp' has been generated.
Command: report_drc -file top_level_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2023 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2147.461 ; gain = 0.000 ; free physical = 24920 ; free virtual = 76339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10859932c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2147.461 ; gain = 0.000 ; free physical = 24920 ; free virtual = 76339
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.461 ; gain = 0.000 ; free physical = 24924 ; free virtual = 76343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b7991aea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2147.461 ; gain = 0.000 ; free physical = 24918 ; free virtual = 76337

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec3ef192

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.488 ; gain = 7.027 ; free physical = 24901 ; free virtual = 76320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec3ef192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.488 ; gain = 7.027 ; free physical = 24901 ; free virtual = 76320
Phase 1 Placer Initialization | Checksum: 1ec3ef192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.488 ; gain = 7.027 ; free physical = 24901 ; free virtual = 76320

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 28cca1768

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24847 ; free virtual = 76265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28cca1768

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24847 ; free virtual = 76265

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d495740

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24845 ; free virtual = 76264

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f42d3d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24845 ; free virtual = 76264

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197baaad9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24845 ; free virtual = 76264

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 198a4b558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24845 ; free virtual = 76264

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 198a4b558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24845 ; free virtual = 76264

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18e7cb75d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24836 ; free virtual = 76255

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e35ff496

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24836 ; free virtual = 76255

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e35ff496

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24836 ; free virtual = 76255

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e35ff496

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24839 ; free virtual = 76258
Phase 3 Detail Placement | Checksum: 1e35ff496

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24839 ; free virtual = 76258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19fa3cadc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19fa3cadc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24844 ; free virtual = 76263
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.624. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2342463

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24844 ; free virtual = 76263
Phase 4.1 Post Commit Optimization | Checksum: 1c2342463

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24844 ; free virtual = 76263

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2342463

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24849 ; free virtual = 76268

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2342463

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24849 ; free virtual = 76268

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18e3cedcd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24850 ; free virtual = 76269
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e3cedcd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24850 ; free virtual = 76269
Ending Placer Task | Checksum: 159d44018

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24893 ; free virtual = 76312
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.516 ; gain = 63.055 ; free physical = 24893 ; free virtual = 76312
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2210.516 ; gain = 0.000 ; free physical = 24885 ; free virtual = 76310
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2210.516 ; gain = 0.000 ; free physical = 24876 ; free virtual = 76296
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2210.516 ; gain = 0.000 ; free physical = 24886 ; free virtual = 76306
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2210.516 ; gain = 0.000 ; free physical = 24886 ; free virtual = 76307
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2023 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a5f082d4 ConstDB: 0 ShapeSum: b3e3bd44 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b658986f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2461.520 ; gain = 249.027 ; free physical = 24610 ; free virtual = 76031

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b658986f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2461.520 ; gain = 249.027 ; free physical = 24610 ; free virtual = 76031

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b658986f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2461.520 ; gain = 249.027 ; free physical = 24573 ; free virtual = 75994

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b658986f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2461.520 ; gain = 249.027 ; free physical = 24573 ; free virtual = 75994
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16689e9ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.391 ; gain = 255.898 ; free physical = 24559 ; free virtual = 75980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.566  | TNS=0.000  | WHS=-2.785 | THS=-525.867|

Phase 2 Router Initialization | Checksum: 227483d65

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.391 ; gain = 255.898 ; free physical = 24559 ; free virtual = 75980

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e0ab8a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.375 ; gain = 352.883 ; free physical = 24519 ; free virtual = 75940

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.057 | TNS=-0.161 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bdcc906e

Time (s): cpu = 00:02:17 ; elapsed = 00:01:07 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24483 ; free virtual = 75905

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 137a72ee8

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915
Phase 4 Rip-up And Reroute | Checksum: 137a72ee8

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 137a72ee8

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 137a72ee8

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915
Phase 5 Delay and Skew Optimization | Checksum: 137a72ee8

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177e4b745

Time (s): cpu = 00:03:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.375 ; gain = 424.883 ; free physical = 24494 ; free virtual = 75915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.353  | TNS=0.000  | WHS=-1.200 | THS=-32.171|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1489adad5

Time (s): cpu = 00:03:29 ; elapsed = 00:01:43 . Memory (MB): peak = 2881.375 ; gain = 668.883 ; free physical = 24473 ; free virtual = 75894
Phase 6.1 Hold Fix Iter | Checksum: 1489adad5

Time (s): cpu = 00:03:29 ; elapsed = 00:01:43 . Memory (MB): peak = 2881.375 ; gain = 668.883 ; free physical = 24473 ; free virtual = 75894

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.046 | TNS=-35.038| WHS=-1.036 | THS=-17.931|

Phase 6.2 Additional Hold Fix | Checksum: 1bef2061e

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24388 ; free virtual = 75809
WARNING: [Route 35-468] The router encountered 39 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_6/I4
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__0/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__1/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__2/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__3/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__4/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__5/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/I1
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_1/I1
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/I0
	.. and 29 more pins.

Phase 6 Post Hold Fix | Checksum: 1bef2061e

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24388 ; free virtual = 75809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.353678 %
  Global Horizontal Routing Utilization  = 0.312645 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 17979c4ff

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24406 ; free virtual = 75827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17979c4ff

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24406 ; free virtual = 75827

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7e8d2694

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24406 ; free virtual = 75827

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 4dc5978c

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24413 ; free virtual = 75833
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.046 | TNS=-46.986| WHS=-1.036 | THS=-5.841 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 4dc5978c

Time (s): cpu = 00:07:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24413 ; free virtual = 75833
WARNING: [Route 35-457] Router was unable to fix hold violation on 2 pins due to run-time limitations. Such pins are:
	i_8/I0
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]/D

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 10 pins because of high hold requirement. Such pins are:
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_1/I3
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[1]_i_1/I3
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_1/I4
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[1]_i_1/I5
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1/I3
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_rep_i_1/I3
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__7/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep/D
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/I2
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__0/D

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 2 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/I1
	TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/I0

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.375 ; gain = 1922.883 ; free physical = 24586 ; free virtual = 76007

Routing Is Done.
68 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:35 ; elapsed = 00:02:52 . Memory (MB): peak = 4135.375 ; gain = 1924.859 ; free physical = 24586 ; free virtual = 76007
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4159.387 ; gain = 0.000 ; free physical = 24585 ; free virtual = 76015
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_routed.dcp' has been generated.
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file top_level_methodology_drc_routed.rpt -rpx top_level_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
77 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:56:25 2023...
