

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 18:44:03 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75409|  75409|  75409|  75409|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  75408|  75408|      9426|          -|          -|     8|    no    |
        | + Loop 1.1  |   9421|   9421|        17|          3|          1|  3136|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    380|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     664|    158|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        0|      -|     769|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1446|    879|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |network_add_23s_23ns_23_2_1_U68  |network_add_23s_23ns_23_2_1  |        0|      0|  153|   37|    0|
    |network_mux_1287_16_7_1_U67      |network_mux_1287_16_7_1      |        0|      0|  511|  121|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                            |                             |        0|      0|  664|  158|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_5ns_9ns_9s_13_1_1_U69  |network_mac_muladd_5ns_9ns_9s_13_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U70        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_472_p2        |     +    |      0|  0|  13|          11|           8|
    |add_ln20_fu_572_p2        |     +    |      0|  0|  12|          12|           1|
    |add_ln21_fu_557_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln29_4_fu_690_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln29_9_fu_671_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln29_fu_567_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln34_1_fu_987_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln34_fu_975_p2        |     +    |      0|  0|  13|          11|          11|
    |in_d_fu_695_p2            |     +    |      0|  0|  15|           5|           1|
    |out_d_fu_484_p2           |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_545_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_640_p2           |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_4_fu_607_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln29_fu_533_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln29_fu_635_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_1061_p2       |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_478_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_539_p2       |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln21_fu_551_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln2432_fu_613_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_970_p2       |   icmp   |      0|  0|  11|           5|           6|
    |or_ln24_fu_651_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_619_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln21_fu_645_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln24_10_fu_663_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln24_11_fu_681_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln24_9_fu_655_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln24_fu_1007_p3    |  select  |      0|  0|  23|           1|          23|
    |select_ln29_10_fu_625_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln29_11_fu_676_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln29_9_fu_1001_p3  |  select  |      0|  0|  23|           1|          23|
    |select_ln29_fu_578_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1053_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_630_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_1047_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 380|         182|         226|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_453_p4          |   9|          2|   23|         46|
    |ap_phi_mux_in_d_0_phi_fu_464_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten20_phi_fu_408_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_432_p4    |   9|          2|    9|         18|
    |ap_phi_mux_out_h_0_phi_fu_420_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_443_p4           |   9|          2|    4|          8|
    |buffer_0_reg_450                           |   9|          2|   23|         46|
    |in_d_0_reg_460                             |   9|          2|    5|         10|
    |indvar_flatten20_reg_404                   |   9|          2|   12|         24|
    |indvar_flatten_reg_428                     |   9|          2|    9|         18|
    |out_d_0_reg_381                            |   9|          2|    4|          8|
    |out_h_0_reg_416                            |   9|          2|    4|          8|
    |out_w_0_reg_439                            |   9|          2|    4|          8|
    |phi_mul_reg_392                            |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 179|         39|  131|        269|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_b_3_reg_1112         |  13|   0|   13|          0|
    |add_ln19_reg_1089                      |  11|   0|   11|          0|
    |add_ln20_reg_1168                      |  12|   0|   12|          0|
    |add_ln21_reg_1158                      |   9|   0|    9|          0|
    |add_ln29_1_reg_1254                    |  13|   0|   13|          0|
    |add_ln29_1_reg_1254_pp0_iter2_reg      |  13|   0|   13|          0|
    |add_ln29_4_reg_1243                    |   7|   0|    7|          0|
    |add_ln29_9_reg_1233                    |   9|   0|    9|          0|
    |add_ln29_reg_1163                      |   9|   0|    9|          0|
    |add_ln34_1_reg_1268                    |  12|   0|   12|          0|
    |add_ln34_reg_1263                      |  11|   0|   11|          0|
    |and_ln29_reg_1201                      |   1|   0|    1|          0|
    |and_ln34_reg_1310                      |  16|   0|   16|          0|
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |buffer_0_reg_450                       |  23|   0|   23|          0|
    |buffer_reg_1303                        |  23|   0|   23|          0|
    |icmp_ln20_reg_1135                     |   1|   0|    1|          0|
    |icmp_ln21_reg_1146                     |   1|   0|    1|          0|
    |icmp_ln2432_reg_1185                   |   1|   0|    1|          0|
    |icmp_ln24_reg_1259                     |   1|   0|    1|          0|
    |in_d_0_reg_460                         |   5|   0|    5|          0|
    |in_d_reg_1248                          |   5|   0|    5|          0|
    |indvar_flatten20_reg_404               |  12|   0|   12|          0|
    |indvar_flatten_reg_428                 |   9|   0|    9|          0|
    |input_load_reg_1278                    |  16|   0|   16|          0|
    |mul_ln29_1_reg_1293                    |  32|   0|   32|          0|
    |out_d_0_reg_381                        |   4|   0|    4|          0|
    |out_d_reg_1097                         |   4|   0|    4|          0|
    |out_h_0_reg_416                        |   4|   0|    4|          0|
    |out_h_reg_1139                         |   4|   0|    4|          0|
    |out_w_0_reg_439                        |   4|   0|    4|          0|
    |out_w_reg_1209                         |   4|   0|    4|          0|
    |phi_mul_reg_392                        |  11|   0|   11|          0|
    |select_ln20_reg_1190                   |   4|   0|    4|          0|
    |select_ln21_reg_1215                   |   9|   0|    9|          0|
    |select_ln24_10_reg_1227                |   4|   0|    4|          0|
    |select_ln24_11_reg_1238                |   9|   0|    9|          0|
    |select_ln24_9_reg_1220                 |   5|   0|    5|          0|
    |select_ln24_reg_1288                   |  23|   0|   23|          0|
    |select_ln29_10_reg_1195                |   8|   0|    9|          1|
    |select_ln29_10_reg_1195_pp0_iter1_reg  |   8|   0|    9|          1|
    |select_ln29_reg_1173                   |   4|   0|    4|          0|
    |sext_ln29_5_reg_1117                   |  23|   0|   23|          0|
    |shl_ln_reg_1124                        |   3|   0|    7|          4|
    |sub_ln29_4_reg_1179                    |   8|   0|    9|          1|
    |sub_ln29_reg_1129                      |   8|   0|    9|          1|
    |tmp_2_reg_1283                         |  16|   0|   16|          0|
    |trunc_ln29_reg_1107                    |   3|   0|    3|          0|
    |add_ln34_1_reg_1268                    |  64|  32|   12|          0|
    |and_ln29_reg_1201                      |  64|  32|    1|          0|
    |icmp_ln20_reg_1135                     |  64|  32|    1|          0|
    |icmp_ln21_reg_1146                     |  64|  32|    1|          0|
    |icmp_ln24_reg_1259                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 769| 160|  473|          8|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

