{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655694405588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655694405588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 11:06:45 2022 " "Processing started: Mon Jun 20 11:06:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655694405588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694405588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694405588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655694405854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655694405854 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.v(164) " "Verilog HDL information at Game.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655694411902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.v(270) " "Verilog HDL information at Game.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655694411902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.v(288) " "Verilog HDL information at Game.v(288): always construct contains both blocking and non-blocking assignments" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 288 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655694411902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.v(308) " "Verilog HDL information at Game.v(308): always construct contains both blocking and non-blocking assignments" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 308 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655694411902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.v(2287) " "Verilog HDL information at Game.v(2287): always construct contains both blocking and non-blocking assignments" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 2287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Car X_Car Game.v(468) " "Verilog HDL Declaration information at Game.v(468): object \"x_Car\" differs only in case from object \"X_Car\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 468 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Car Y_Car Game.v(468) " "Verilog HDL Declaration information at Game.v(468): object \"y_Car\" differs only in case from object \"Y_Car\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 468 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_barr_A X_Barr_A Game.v(508) " "Verilog HDL Declaration information at Game.v(508): object \"x_barr_A\" differs only in case from object \"X_Barr_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 508 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_barr_A Y_Barr_A Game.v(508) " "Verilog HDL Declaration information at Game.v(508): object \"y_barr_A\" differs only in case from object \"Y_Barr_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 508 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_barr_B X_Barr_B Game.v(547) " "Verilog HDL Declaration information at Game.v(547): object \"x_barr_B\" differs only in case from object \"X_Barr_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 547 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_barr_B Y_Barr_B Game.v(547) " "Verilog HDL Declaration information at Game.v(547): object \"y_barr_B\" differs only in case from object \"Y_Barr_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 547 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_barr_C X_Barr_C Game.v(586) " "Verilog HDL Declaration information at Game.v(586): object \"x_barr_C\" differs only in case from object \"X_Barr_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 586 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_barr_C Y_Barr_C Game.v(586) " "Verilog HDL Declaration information at Game.v(586): object \"y_barr_C\" differs only in case from object \"Y_Barr_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 586 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bus_A X_Bus_A Game.v(615) " "Verilog HDL Declaration information at Game.v(615): object \"x_bus_A\" differs only in case from object \"X_Bus_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 615 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bus_A Y_Bus_A Game.v(615) " "Verilog HDL Declaration information at Game.v(615): object \"y_bus_A\" differs only in case from object \"Y_Bus_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 615 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bus_B X_Bus_B Game.v(644) " "Verilog HDL Declaration information at Game.v(644): object \"x_bus_B\" differs only in case from object \"X_Bus_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 644 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bus_B Y_Bus_B Game.v(644) " "Verilog HDL Declaration information at Game.v(644): object \"y_bus_B\" differs only in case from object \"Y_Bus_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 644 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bus_C X_Bus_C Game.v(673) " "Verilog HDL Declaration information at Game.v(673): object \"x_bus_C\" differs only in case from object \"X_Bus_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 673 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bus_C Y_Bus_C Game.v(673) " "Verilog HDL Declaration information at Game.v(673): object \"y_bus_C\" differs only in case from object \"Y_Bus_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 673 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X_Score x_score Game.v(698) " "Verilog HDL Declaration information at Game.v(698): object \"X_Score\" differs only in case from object \"x_score\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 698 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y_Score y_score Game.v(698) " "Verilog HDL Declaration information at Game.v(698): object \"Y_Score\" differs only in case from object \"y_score\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 698 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X_Best x_best Game.v(743) " "Verilog HDL Declaration information at Game.v(743): object \"X_Best\" differs only in case from object \"x_best\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 743 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y_Best y_best Game.v(743) " "Verilog HDL Declaration information at Game.v(743): object \"Y_Best\" differs only in case from object \"y_best\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 743 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_dot X_Dot Game.v(817) " "Verilog HDL Declaration information at Game.v(817): object \"x_dot\" differs only in case from object \"X_Dot\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 817 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_coin_a X_Coin_A Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"x_coin_a\" differs only in case from object \"X_Coin_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_coin_a Y_Coin_A Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"y_coin_a\" differs only in case from object \"Y_Coin_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_coin_b X_Coin_B Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"x_coin_b\" differs only in case from object \"X_Coin_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_coin_b Y_Coin_B Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"y_coin_b\" differs only in case from object \"Y_Coin_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_coin_c X_Coin_C Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"x_coin_c\" differs only in case from object \"X_Coin_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_coin_c Y_Coin_C Game.v(856) " "Verilog HDL Declaration information at Game.v(856): object \"y_coin_c\" differs only in case from object \"Y_Coin_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 856 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bomb_a X_Bomb_A Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"x_bomb_a\" differs only in case from object \"X_Bomb_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bomb_a Y_Bomb_A Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"y_bomb_a\" differs only in case from object \"Y_Bomb_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bomb_b X_Bomb_B Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"x_bomb_b\" differs only in case from object \"X_Bomb_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bomb_b Y_Bomb_B Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"y_bomb_b\" differs only in case from object \"Y_Bomb_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_bomb_c X_Bomb_C Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"x_bomb_c\" differs only in case from object \"X_Bomb_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_bomb_c Y_Bomb_C Game.v(893) " "Verilog HDL Declaration information at Game.v(893): object \"y_bomb_c\" differs only in case from object \"Y_Bomb_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_a X_Blood_A Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"x_blood_a\" differs only in case from object \"X_Blood_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_a Y_Blood_A Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"y_blood_a\" differs only in case from object \"Y_Blood_A\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_b X_Blood_B Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"x_blood_b\" differs only in case from object \"X_Blood_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_b Y_Blood_B Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"y_blood_b\" differs only in case from object \"Y_Blood_B\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_c X_Blood_C Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"x_blood_c\" differs only in case from object \"X_Blood_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_c Y_Blood_C Game.v(930) " "Verilog HDL Declaration information at Game.v(930): object \"y_blood_c\" differs only in case from object \"Y_Blood_C\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 930 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_gg X_GG Game.v(967) " "Verilog HDL Declaration information at Game.v(967): object \"x_gg\" differs only in case from object \"X_GG\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 967 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_pa X_Pa Game.v(982) " "Verilog HDL Declaration information at Game.v(982): object \"x_pa\" differs only in case from object \"X_Pa\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 982 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_pa Y_Pa Game.v(982) " "Verilog HDL Declaration information at Game.v(982): object \"y_pa\" differs only in case from object \"Y_Pa\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 982 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_1 X_Blood_1 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"x_blood_1\" differs only in case from object \"X_Blood_1\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_1 Y_Blood_1 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"y_blood_1\" differs only in case from object \"Y_Blood_1\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_2 X_Blood_2 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"x_blood_2\" differs only in case from object \"X_Blood_2\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_2 Y_Blood_2 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"y_blood_2\" differs only in case from object \"Y_Blood_2\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_blood_3 X_Blood_3 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"x_blood_3\" differs only in case from object \"X_Blood_3\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_blood_3 Y_Blood_3 Game.v(1005) " "Verilog HDL Declaration information at Game.v(1005): object \"y_blood_3\" differs only in case from object \"Y_Blood_3\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1005 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_go X_Go Game.v(1041) " "Verilog HDL Declaration information at Game.v(1041): object \"x_go\" differs only in case from object \"X_Go\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1041 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_go Y_Go Game.v(1041) " "Verilog HDL Declaration information at Game.v(1041): object \"y_go\" differs only in case from object \"Y_Go\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1041 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_stop X_Stop Game.v(1041) " "Verilog HDL Declaration information at Game.v(1041): object \"x_stop\" differs only in case from object \"X_Stop\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1041 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_stop Y_Stop Game.v(1041) " "Verilog HDL Declaration information at Game.v(1041): object \"y_stop\" differs only in case from object \"Y_Stop\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1041 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_road X_road Game.v(1080) " "Verilog HDL Declaration information at Game.v(1080): object \"x_road\" differs only in case from object \"X_road\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1080 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_road Y_road Game.v(1080) " "Verilog HDL Declaration information at Game.v(1080): object \"y_road\" differs only in case from object \"Y_road\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1080 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_line X_line Game.v(1080) " "Verilog HDL Declaration information at Game.v(1080): object \"x_line\" differs only in case from object \"X_line\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1080 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_line Y_line Game.v(1080) " "Verilog HDL Declaration information at Game.v(1080): object \"y_line\" differs only in case from object \"Y_line\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1080 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694411910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655694411958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Zero Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Zero\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411977 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_One Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_One\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411977 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Two Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Two\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Three Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Three\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Four Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Four\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Five Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Five\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Six Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Six\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Seven Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Seven\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Eight Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Eight\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataX_Nine Game.v(1297) " "Verilog HDL or VHDL warning at Game.v(1297): object \"dataX_Nine\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(44) " "Verilog HDL assignment warning at Game.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(47) " "Verilog HDL assignment warning at Game.v(47): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(108) " "Verilog HDL assignment warning at Game.v(108): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(133) " "Verilog HDL assignment warning at Game.v(133): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(135) " "Verilog HDL assignment warning at Game.v(135): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(136) " "Verilog HDL assignment warning at Game.v(136): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(137) " "Verilog HDL assignment warning at Game.v(137): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(139) " "Verilog HDL assignment warning at Game.v(139): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(156) " "Verilog HDL assignment warning at Game.v(156): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Game.v(179) " "Verilog HDL assignment warning at Game.v(179): truncated value with size 32 to match size of target (20)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Game.v(182) " "Verilog HDL assignment warning at Game.v(182): truncated value with size 32 to match size of target (20)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Game.v(185) " "Verilog HDL assignment warning at Game.v(185): truncated value with size 32 to match size of target (20)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(190) " "Verilog HDL assignment warning at Game.v(190): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Game.v(219) " "Verilog HDL assignment warning at Game.v(219): truncated value with size 32 to match size of target (20)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(223) " "Verilog HDL assignment warning at Game.v(223): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(227) " "Verilog HDL assignment warning at Game.v(227): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(231) " "Verilog HDL assignment warning at Game.v(231): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(241) " "Verilog HDL assignment warning at Game.v(241): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(242) " "Verilog HDL assignment warning at Game.v(242): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(243) " "Verilog HDL assignment warning at Game.v(243): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(244) " "Verilog HDL assignment warning at Game.v(244): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(246) " "Verilog HDL assignment warning at Game.v(246): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(247) " "Verilog HDL assignment warning at Game.v(247): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(248) " "Verilog HDL assignment warning at Game.v(248): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(249) " "Verilog HDL assignment warning at Game.v(249): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(250) " "Verilog HDL assignment warning at Game.v(250): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(251) " "Verilog HDL assignment warning at Game.v(251): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Game.v(63) " "Verilog HDL Case Statement warning at Game.v(63): incomplete case statement has no default case item" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Encoder Encoder Game.v(60) " "Verilog HDL warning at Game.v(60): variable Encoder in static task or function Encoder may have unintended latch behavior" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 60 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Encoder Game.v(60) " "Verilog HDL Function Declaration warning at Game.v(60): function \"Encoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 60 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(259) " "Verilog HDL Always Construct warning at Game.v(259): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(259) " "Verilog HDL assignment warning at Game.v(259): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(260) " "Verilog HDL Always Construct warning at Game.v(260): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(260) " "Verilog HDL assignment warning at Game.v(260): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(261) " "Verilog HDL Always Construct warning at Game.v(261): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(261) " "Verilog HDL assignment warning at Game.v(261): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(262) " "Verilog HDL Always Construct warning at Game.v(262): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(262) " "Verilog HDL assignment warning at Game.v(262): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(263) " "Verilog HDL Always Construct warning at Game.v(263): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(263) " "Verilog HDL assignment warning at Game.v(263): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "best_score Game.v(264) " "Verilog HDL Always Construct warning at Game.v(264): variable \"best_score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.v(264) " "Verilog HDL assignment warning at Game.v(264): truncated value with size 32 to match size of target (4)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(322) " "Verilog HDL assignment warning at Game.v(322): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game.v(327) " "Verilog HDL Case Statement information at Game.v(327): all case item expressions in this case statement are onehot" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(437) " "Verilog HDL assignment warning at Game.v(437): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Game.v(462) " "Verilog HDL Always Construct warning at Game.v(462): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game.v(455) " "Verilog HDL Case Statement information at Game.v(455): all case item expressions in this case statement are onehot" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 455 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x Game.v(453) " "Verilog HDL Always Construct warning at Game.v(453): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(473) " "Verilog HDL assignment warning at Game.v(473): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(474) " "Verilog HDL assignment warning at Game.v(474): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"x_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"y_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"X_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"Y_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"Z_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"W_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"M_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"N_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_Car Game.v(472) " "Verilog HDL Always Construct warning at Game.v(472): inferring latch(es) for variable \"O_Car\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(498) " "Verilog HDL assignment warning at Game.v(498): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(513) " "Verilog HDL assignment warning at Game.v(513): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(514) " "Verilog HDL assignment warning at Game.v(514): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_barr_A Game.v(512) " "Verilog HDL Always Construct warning at Game.v(512): inferring latch(es) for variable \"x_barr_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_barr_A Game.v(512) " "Verilog HDL Always Construct warning at Game.v(512): inferring latch(es) for variable \"y_barr_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Barr_A Game.v(512) " "Verilog HDL Always Construct warning at Game.v(512): inferring latch(es) for variable \"X_Barr_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Barr_A Game.v(512) " "Verilog HDL Always Construct warning at Game.v(512): inferring latch(es) for variable \"Y_Barr_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(537) " "Verilog HDL assignment warning at Game.v(537): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(552) " "Verilog HDL assignment warning at Game.v(552): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(553) " "Verilog HDL assignment warning at Game.v(553): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_barr_B Game.v(551) " "Verilog HDL Always Construct warning at Game.v(551): inferring latch(es) for variable \"x_barr_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_barr_B Game.v(551) " "Verilog HDL Always Construct warning at Game.v(551): inferring latch(es) for variable \"y_barr_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Barr_B Game.v(551) " "Verilog HDL Always Construct warning at Game.v(551): inferring latch(es) for variable \"X_Barr_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Barr_B Game.v(551) " "Verilog HDL Always Construct warning at Game.v(551): inferring latch(es) for variable \"Y_Barr_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(576) " "Verilog HDL assignment warning at Game.v(576): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(591) " "Verilog HDL assignment warning at Game.v(591): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(592) " "Verilog HDL assignment warning at Game.v(592): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_barr_C Game.v(590) " "Verilog HDL Always Construct warning at Game.v(590): inferring latch(es) for variable \"x_barr_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_barr_C Game.v(590) " "Verilog HDL Always Construct warning at Game.v(590): inferring latch(es) for variable \"y_barr_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Barr_C Game.v(590) " "Verilog HDL Always Construct warning at Game.v(590): inferring latch(es) for variable \"X_Barr_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Barr_C Game.v(590) " "Verilog HDL Always Construct warning at Game.v(590): inferring latch(es) for variable \"Y_Barr_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(613) " "Verilog HDL assignment warning at Game.v(613): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(620) " "Verilog HDL assignment warning at Game.v(620): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(621) " "Verilog HDL assignment warning at Game.v(621): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"x_bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"y_bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"X_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"Y_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"Z_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"W_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"M_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Bus_A Game.v(619) " "Verilog HDL Always Construct warning at Game.v(619): inferring latch(es) for variable \"N_Bus_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(642) " "Verilog HDL assignment warning at Game.v(642): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(649) " "Verilog HDL assignment warning at Game.v(649): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(650) " "Verilog HDL assignment warning at Game.v(650): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"x_bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"y_bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"X_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"Y_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"Z_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"W_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"M_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Bus_B Game.v(648) " "Verilog HDL Always Construct warning at Game.v(648): inferring latch(es) for variable \"N_Bus_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(671) " "Verilog HDL assignment warning at Game.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(678) " "Verilog HDL assignment warning at Game.v(678): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(679) " "Verilog HDL assignment warning at Game.v(679): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"x_bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"y_bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"X_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"Y_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"Z_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"W_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"M_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Bus_C Game.v(677) " "Verilog HDL Always Construct warning at Game.v(677): inferring latch(es) for variable \"N_Bus_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(701) " "Verilog HDL assignment warning at Game.v(701): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(702) " "Verilog HDL assignment warning at Game.v(702): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Game.v(83) " "Verilog HDL Case Statement warning at Game.v(83): incomplete case statement has no default case item" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Number_Paint Number_Paint Game.v(79) " "Verilog HDL warning at Game.v(79): variable Number_Paint in static task or function Number_Paint may have unintended latch behavior" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 79 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Number_Paint Game.v(79) " "Verilog HDL Function Declaration warning at Game.v(79): function \"Number_Paint\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 79 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(705) " "Verilog HDL assignment warning at Game.v(705): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(706) " "Verilog HDL assignment warning at Game.v(706): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(709) " "Verilog HDL assignment warning at Game.v(709): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(710) " "Verilog HDL assignment warning at Game.v(710): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(713) " "Verilog HDL assignment warning at Game.v(713): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(714) " "Verilog HDL assignment warning at Game.v(714): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(717) " "Verilog HDL assignment warning at Game.v(717): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(718) " "Verilog HDL assignment warning at Game.v(718): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(721) " "Verilog HDL assignment warning at Game.v(721): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(722) " "Verilog HDL assignment warning at Game.v(722): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_5 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_5 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"X_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_4 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_4 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"Y_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_3 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_3 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"Z_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_2 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_2 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"W_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_1 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_1 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"M_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score_0 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"x_score_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score_0 Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"y_score_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Score Game.v(700) " "Verilog HDL Always Construct warning at Game.v(700): inferring latch(es) for variable \"N_Score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(746) " "Verilog HDL assignment warning at Game.v(746): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(747) " "Verilog HDL assignment warning at Game.v(747): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(750) " "Verilog HDL assignment warning at Game.v(750): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(751) " "Verilog HDL assignment warning at Game.v(751): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(754) " "Verilog HDL assignment warning at Game.v(754): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(755) " "Verilog HDL assignment warning at Game.v(755): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(758) " "Verilog HDL assignment warning at Game.v(758): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(759) " "Verilog HDL assignment warning at Game.v(759): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(762) " "Verilog HDL assignment warning at Game.v(762): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(763) " "Verilog HDL assignment warning at Game.v(763): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(766) " "Verilog HDL assignment warning at Game.v(766): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(767) " "Verilog HDL assignment warning at Game.v(767): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_5 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_5 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"X_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_4 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_4 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"Y_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_3 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_3 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"Z_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_2 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_2 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"W_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_1 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_1 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"M_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best_0 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"x_best_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best_0 Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"y_best_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Best Game.v(745) " "Verilog HDL Always Construct warning at Game.v(745): inferring latch(es) for variable \"N_Best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(791) " "Verilog HDL assignment warning at Game.v(791): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(792) " "Verilog HDL assignment warning at Game.v(792): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_score Game.v(790) " "Verilog HDL Always Construct warning at Game.v(790): inferring latch(es) for variable \"x_score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_score Game.v(790) " "Verilog HDL Always Construct warning at Game.v(790): inferring latch(es) for variable \"y_score\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Score_Text Game.v(790) " "Verilog HDL Always Construct warning at Game.v(790): inferring latch(es) for variable \"Score_Text\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(806) " "Verilog HDL assignment warning at Game.v(806): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(807) " "Verilog HDL assignment warning at Game.v(807): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_best Game.v(805) " "Verilog HDL Always Construct warning at Game.v(805): inferring latch(es) for variable \"x_best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_best Game.v(805) " "Verilog HDL Always Construct warning at Game.v(805): inferring latch(es) for variable \"y_best\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Best_Text Game.v(805) " "Verilog HDL Always Construct warning at Game.v(805): inferring latch(es) for variable \"Best_Text\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(821) " "Verilog HDL assignment warning at Game.v(821): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(822) " "Verilog HDL assignment warning at Game.v(822): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(825) " "Verilog HDL assignment warning at Game.v(825): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(826) " "Verilog HDL assignment warning at Game.v(826): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(829) " "Verilog HDL assignment warning at Game.v(829): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(830) " "Verilog HDL assignment warning at Game.v(830): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(833) " "Verilog HDL assignment warning at Game.v(833): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(834) " "Verilog HDL assignment warning at Game.v(834): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(837) " "Verilog HDL assignment warning at Game.v(837): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(838) " "Verilog HDL assignment warning at Game.v(838): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_time_m2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"x_time_m2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_time_m2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"y_time_m2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Time_2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"M_Time_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_time_m1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"x_time_m1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_time_m1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"y_time_m1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Time_1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"M_Time_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_dot Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"x_dot\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_dot Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"y_dot\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Dot Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"X_Dot\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_time_s2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"x_time_s2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_time_s2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"y_time_s2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_Time_2 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"S_Time_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_time_s1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"x_time_s1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_time_s1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"y_time_s1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_Time_1 Game.v(820) " "Verilog HDL Always Construct warning at Game.v(820): inferring latch(es) for variable \"S_Time_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(861) " "Verilog HDL assignment warning at Game.v(861): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(862) " "Verilog HDL assignment warning at Game.v(862): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(866) " "Verilog HDL assignment warning at Game.v(866): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(867) " "Verilog HDL assignment warning at Game.v(867): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(871) " "Verilog HDL assignment warning at Game.v(871): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(872) " "Verilog HDL assignment warning at Game.v(872): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_coin_a Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"x_coin_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_coin_a Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"y_coin_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Coin_A Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"X_Coin_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Coin_A Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"Y_Coin_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_coin_b Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"x_coin_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_coin_b Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"y_coin_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Coin_B Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"X_Coin_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Coin_B Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"Y_Coin_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_coin_c Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"x_coin_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_coin_c Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"y_coin_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Coin_C Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"X_Coin_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Coin_C Game.v(860) " "Verilog HDL Always Construct warning at Game.v(860): inferring latch(es) for variable \"Y_Coin_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(898) " "Verilog HDL assignment warning at Game.v(898): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(899) " "Verilog HDL assignment warning at Game.v(899): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(903) " "Verilog HDL assignment warning at Game.v(903): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(904) " "Verilog HDL assignment warning at Game.v(904): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(908) " "Verilog HDL assignment warning at Game.v(908): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(909) " "Verilog HDL assignment warning at Game.v(909): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bomb_a Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"x_bomb_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bomb_a Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"y_bomb_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bomb_A Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"X_Bomb_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bomb_A Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"Y_Bomb_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bomb_b Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"x_bomb_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bomb_b Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"y_bomb_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bomb_B Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"X_Bomb_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bomb_B Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"Y_Bomb_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_bomb_c Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"x_bomb_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_bomb_c Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"y_bomb_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Bomb_C Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"X_Bomb_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Bomb_C Game.v(897) " "Verilog HDL Always Construct warning at Game.v(897): inferring latch(es) for variable \"Y_Bomb_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(935) " "Verilog HDL assignment warning at Game.v(935): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(936) " "Verilog HDL assignment warning at Game.v(936): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(940) " "Verilog HDL assignment warning at Game.v(940): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(941) " "Verilog HDL assignment warning at Game.v(941): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(945) " "Verilog HDL assignment warning at Game.v(945): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(946) " "Verilog HDL assignment warning at Game.v(946): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_a Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"x_blood_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_a Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"y_blood_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_A Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"X_Blood_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_A Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"Y_Blood_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_b Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"x_blood_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_b Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"y_blood_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_B Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"X_Blood_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_B Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"Y_Blood_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_c Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"x_blood_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_c Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"y_blood_c\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411983 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_C Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"X_Blood_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_C Game.v(934) " "Verilog HDL Always Construct warning at Game.v(934): inferring latch(es) for variable \"Y_Blood_C\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(971) " "Verilog HDL assignment warning at Game.v(971): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(972) " "Verilog HDL assignment warning at Game.v(972): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_gg Game.v(970) " "Verilog HDL Always Construct warning at Game.v(970): inferring latch(es) for variable \"x_gg\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_gg Game.v(970) " "Verilog HDL Always Construct warning at Game.v(970): inferring latch(es) for variable \"y_gg\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_GG Game.v(970) " "Verilog HDL Always Construct warning at Game.v(970): inferring latch(es) for variable \"X_GG\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(986) " "Verilog HDL assignment warning at Game.v(986): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(987) " "Verilog HDL assignment warning at Game.v(987): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"x_pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"y_pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"X_Pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"Y_Pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"Z_Pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_Pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"M_Pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_Pa Game.v(985) " "Verilog HDL Always Construct warning at Game.v(985): inferring latch(es) for variable \"N_Pa\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1009) " "Verilog HDL assignment warning at Game.v(1009): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1010) " "Verilog HDL assignment warning at Game.v(1010): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1014) " "Verilog HDL assignment warning at Game.v(1014): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1015) " "Verilog HDL assignment warning at Game.v(1015): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1019) " "Verilog HDL assignment warning at Game.v(1019): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1020) " "Verilog HDL assignment warning at Game.v(1020): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_1 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"x_blood_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_1 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"y_blood_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_1 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"X_Blood_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_1 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"Y_Blood_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_2 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"x_blood_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_2 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"y_blood_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_2 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"X_Blood_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_2 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"Y_Blood_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_blood_3 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"x_blood_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_blood_3 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"y_blood_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Blood_3 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"X_Blood_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Blood_3 Game.v(1008) " "Verilog HDL Always Construct warning at Game.v(1008): inferring latch(es) for variable \"Y_Blood_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1050) " "Verilog HDL assignment warning at Game.v(1050): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1051) " "Verilog HDL assignment warning at Game.v(1051): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1060) " "Verilog HDL assignment warning at Game.v(1060): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1061) " "Verilog HDL assignment warning at Game.v(1061): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Go Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"X_Go\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Go Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"Y_Go\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_stop Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"x_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_stop Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"y_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Stop Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"X_Stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Stop Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"Y_Stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_go Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"x_go\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_go Game.v(1045) " "Verilog HDL Always Construct warning at Game.v(1045): inferring latch(es) for variable \"y_go\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1045 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1086) " "Verilog HDL assignment warning at Game.v(1086): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1087) " "Verilog HDL assignment warning at Game.v(1087): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1098) " "Verilog HDL assignment warning at Game.v(1098): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1099) " "Verilog HDL assignment warning at Game.v(1099): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1102) " "Verilog HDL assignment warning at Game.v(1102): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1103) " "Verilog HDL assignment warning at Game.v(1103): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1106) " "Verilog HDL assignment warning at Game.v(1106): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(1107) " "Verilog HDL assignment warning at Game.v(1107): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_road Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"x_road\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_road Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"y_road\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_road Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"X_road\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_road Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"Y_road\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_road Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"Z_road\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_line Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"x_line\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_line Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"y_line\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_line Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"X_line\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_line Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"Y_line\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_line Game.v(1085) " "Verilog HDL Always Construct warning at Game.v(1085): inferring latch(es) for variable \"Z_line\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Encoder 0 Game.v(60) " "Net \"Encoder\" at Game.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Number_Paint 0 Game.v(79) " "Net \"Number_Paint\" at Game.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[0\] Game.v(1113) " "Inferred latch for \"Z_line\[0\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[1\] Game.v(1113) " "Inferred latch for \"Z_line\[1\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[2\] Game.v(1113) " "Inferred latch for \"Z_line\[2\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[3\] Game.v(1113) " "Inferred latch for \"Z_line\[3\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[4\] Game.v(1113) " "Inferred latch for \"Z_line\[4\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[5\] Game.v(1113) " "Inferred latch for \"Z_line\[5\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[6\] Game.v(1113) " "Inferred latch for \"Z_line\[6\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[7\] Game.v(1113) " "Inferred latch for \"Z_line\[7\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[8\] Game.v(1113) " "Inferred latch for \"Z_line\[8\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[9\] Game.v(1113) " "Inferred latch for \"Z_line\[9\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[10\] Game.v(1113) " "Inferred latch for \"Z_line\[10\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[11\] Game.v(1113) " "Inferred latch for \"Z_line\[11\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[12\] Game.v(1113) " "Inferred latch for \"Z_line\[12\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[13\] Game.v(1113) " "Inferred latch for \"Z_line\[13\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[14\] Game.v(1113) " "Inferred latch for \"Z_line\[14\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[15\] Game.v(1113) " "Inferred latch for \"Z_line\[15\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[16\] Game.v(1113) " "Inferred latch for \"Z_line\[16\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[17\] Game.v(1113) " "Inferred latch for \"Z_line\[17\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[18\] Game.v(1113) " "Inferred latch for \"Z_line\[18\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[19\] Game.v(1113) " "Inferred latch for \"Z_line\[19\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[20\] Game.v(1113) " "Inferred latch for \"Z_line\[20\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[21\] Game.v(1113) " "Inferred latch for \"Z_line\[21\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[22\] Game.v(1113) " "Inferred latch for \"Z_line\[22\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[23\] Game.v(1113) " "Inferred latch for \"Z_line\[23\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[24\] Game.v(1113) " "Inferred latch for \"Z_line\[24\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[25\] Game.v(1113) " "Inferred latch for \"Z_line\[25\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[26\] Game.v(1113) " "Inferred latch for \"Z_line\[26\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[27\] Game.v(1113) " "Inferred latch for \"Z_line\[27\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[28\] Game.v(1113) " "Inferred latch for \"Z_line\[28\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[29\] Game.v(1113) " "Inferred latch for \"Z_line\[29\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[30\] Game.v(1113) " "Inferred latch for \"Z_line\[30\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[31\] Game.v(1113) " "Inferred latch for \"Z_line\[31\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[32\] Game.v(1113) " "Inferred latch for \"Z_line\[32\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[33\] Game.v(1113) " "Inferred latch for \"Z_line\[33\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[34\] Game.v(1113) " "Inferred latch for \"Z_line\[34\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[35\] Game.v(1113) " "Inferred latch for \"Z_line\[35\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[36\] Game.v(1113) " "Inferred latch for \"Z_line\[36\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[37\] Game.v(1113) " "Inferred latch for \"Z_line\[37\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[38\] Game.v(1113) " "Inferred latch for \"Z_line\[38\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[39\] Game.v(1113) " "Inferred latch for \"Z_line\[39\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[40\] Game.v(1113) " "Inferred latch for \"Z_line\[40\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[41\] Game.v(1113) " "Inferred latch for \"Z_line\[41\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[42\] Game.v(1113) " "Inferred latch for \"Z_line\[42\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[43\] Game.v(1113) " "Inferred latch for \"Z_line\[43\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[44\] Game.v(1113) " "Inferred latch for \"Z_line\[44\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[45\] Game.v(1113) " "Inferred latch for \"Z_line\[45\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[46\] Game.v(1113) " "Inferred latch for \"Z_line\[46\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_line\[47\] Game.v(1113) " "Inferred latch for \"Z_line\[47\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[0\] Game.v(1113) " "Inferred latch for \"Y_line\[0\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[1\] Game.v(1113) " "Inferred latch for \"Y_line\[1\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411988 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[2\] Game.v(1113) " "Inferred latch for \"Y_line\[2\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[3\] Game.v(1113) " "Inferred latch for \"Y_line\[3\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[4\] Game.v(1113) " "Inferred latch for \"Y_line\[4\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[5\] Game.v(1113) " "Inferred latch for \"Y_line\[5\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[6\] Game.v(1113) " "Inferred latch for \"Y_line\[6\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[7\] Game.v(1113) " "Inferred latch for \"Y_line\[7\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[8\] Game.v(1113) " "Inferred latch for \"Y_line\[8\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[9\] Game.v(1113) " "Inferred latch for \"Y_line\[9\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[10\] Game.v(1113) " "Inferred latch for \"Y_line\[10\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[11\] Game.v(1113) " "Inferred latch for \"Y_line\[11\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[12\] Game.v(1113) " "Inferred latch for \"Y_line\[12\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[13\] Game.v(1113) " "Inferred latch for \"Y_line\[13\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[14\] Game.v(1113) " "Inferred latch for \"Y_line\[14\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[15\] Game.v(1113) " "Inferred latch for \"Y_line\[15\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[16\] Game.v(1113) " "Inferred latch for \"Y_line\[16\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[17\] Game.v(1113) " "Inferred latch for \"Y_line\[17\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[18\] Game.v(1113) " "Inferred latch for \"Y_line\[18\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[19\] Game.v(1113) " "Inferred latch for \"Y_line\[19\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[20\] Game.v(1113) " "Inferred latch for \"Y_line\[20\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[21\] Game.v(1113) " "Inferred latch for \"Y_line\[21\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[22\] Game.v(1113) " "Inferred latch for \"Y_line\[22\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[23\] Game.v(1113) " "Inferred latch for \"Y_line\[23\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[24\] Game.v(1113) " "Inferred latch for \"Y_line\[24\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[25\] Game.v(1113) " "Inferred latch for \"Y_line\[25\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[26\] Game.v(1113) " "Inferred latch for \"Y_line\[26\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[27\] Game.v(1113) " "Inferred latch for \"Y_line\[27\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[28\] Game.v(1113) " "Inferred latch for \"Y_line\[28\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[29\] Game.v(1113) " "Inferred latch for \"Y_line\[29\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[30\] Game.v(1113) " "Inferred latch for \"Y_line\[30\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[31\] Game.v(1113) " "Inferred latch for \"Y_line\[31\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[32\] Game.v(1113) " "Inferred latch for \"Y_line\[32\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[33\] Game.v(1113) " "Inferred latch for \"Y_line\[33\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[34\] Game.v(1113) " "Inferred latch for \"Y_line\[34\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[35\] Game.v(1113) " "Inferred latch for \"Y_line\[35\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[36\] Game.v(1113) " "Inferred latch for \"Y_line\[36\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[37\] Game.v(1113) " "Inferred latch for \"Y_line\[37\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[38\] Game.v(1113) " "Inferred latch for \"Y_line\[38\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[39\] Game.v(1113) " "Inferred latch for \"Y_line\[39\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[40\] Game.v(1113) " "Inferred latch for \"Y_line\[40\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[41\] Game.v(1113) " "Inferred latch for \"Y_line\[41\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[42\] Game.v(1113) " "Inferred latch for \"Y_line\[42\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[43\] Game.v(1113) " "Inferred latch for \"Y_line\[43\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[44\] Game.v(1113) " "Inferred latch for \"Y_line\[44\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[45\] Game.v(1113) " "Inferred latch for \"Y_line\[45\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[46\] Game.v(1113) " "Inferred latch for \"Y_line\[46\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_line\[47\] Game.v(1113) " "Inferred latch for \"Y_line\[47\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[0\] Game.v(1113) " "Inferred latch for \"X_line\[0\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[1\] Game.v(1113) " "Inferred latch for \"X_line\[1\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[2\] Game.v(1113) " "Inferred latch for \"X_line\[2\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[3\] Game.v(1113) " "Inferred latch for \"X_line\[3\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[4\] Game.v(1113) " "Inferred latch for \"X_line\[4\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[5\] Game.v(1113) " "Inferred latch for \"X_line\[5\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[6\] Game.v(1113) " "Inferred latch for \"X_line\[6\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[7\] Game.v(1113) " "Inferred latch for \"X_line\[7\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[8\] Game.v(1113) " "Inferred latch for \"X_line\[8\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[9\] Game.v(1113) " "Inferred latch for \"X_line\[9\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[10\] Game.v(1113) " "Inferred latch for \"X_line\[10\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[11\] Game.v(1113) " "Inferred latch for \"X_line\[11\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[12\] Game.v(1113) " "Inferred latch for \"X_line\[12\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[13\] Game.v(1113) " "Inferred latch for \"X_line\[13\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[14\] Game.v(1113) " "Inferred latch for \"X_line\[14\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[15\] Game.v(1113) " "Inferred latch for \"X_line\[15\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[16\] Game.v(1113) " "Inferred latch for \"X_line\[16\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[17\] Game.v(1113) " "Inferred latch for \"X_line\[17\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[18\] Game.v(1113) " "Inferred latch for \"X_line\[18\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[19\] Game.v(1113) " "Inferred latch for \"X_line\[19\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[20\] Game.v(1113) " "Inferred latch for \"X_line\[20\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[21\] Game.v(1113) " "Inferred latch for \"X_line\[21\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[22\] Game.v(1113) " "Inferred latch for \"X_line\[22\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[23\] Game.v(1113) " "Inferred latch for \"X_line\[23\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[24\] Game.v(1113) " "Inferred latch for \"X_line\[24\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[25\] Game.v(1113) " "Inferred latch for \"X_line\[25\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[26\] Game.v(1113) " "Inferred latch for \"X_line\[26\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[27\] Game.v(1113) " "Inferred latch for \"X_line\[27\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[28\] Game.v(1113) " "Inferred latch for \"X_line\[28\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[29\] Game.v(1113) " "Inferred latch for \"X_line\[29\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[30\] Game.v(1113) " "Inferred latch for \"X_line\[30\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[31\] Game.v(1113) " "Inferred latch for \"X_line\[31\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[32\] Game.v(1113) " "Inferred latch for \"X_line\[32\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[33\] Game.v(1113) " "Inferred latch for \"X_line\[33\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[34\] Game.v(1113) " "Inferred latch for \"X_line\[34\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[35\] Game.v(1113) " "Inferred latch for \"X_line\[35\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[36\] Game.v(1113) " "Inferred latch for \"X_line\[36\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[37\] Game.v(1113) " "Inferred latch for \"X_line\[37\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[38\] Game.v(1113) " "Inferred latch for \"X_line\[38\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[39\] Game.v(1113) " "Inferred latch for \"X_line\[39\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[40\] Game.v(1113) " "Inferred latch for \"X_line\[40\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[41\] Game.v(1113) " "Inferred latch for \"X_line\[41\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[42\] Game.v(1113) " "Inferred latch for \"X_line\[42\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[43\] Game.v(1113) " "Inferred latch for \"X_line\[43\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[44\] Game.v(1113) " "Inferred latch for \"X_line\[44\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[45\] Game.v(1113) " "Inferred latch for \"X_line\[45\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[46\] Game.v(1113) " "Inferred latch for \"X_line\[46\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_line\[47\] Game.v(1113) " "Inferred latch for \"X_line\[47\]\" at Game.v(1113)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[0\] Game.v(1097) " "Inferred latch for \"y_line\[0\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[1\] Game.v(1097) " "Inferred latch for \"y_line\[1\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[2\] Game.v(1097) " "Inferred latch for \"y_line\[2\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[3\] Game.v(1097) " "Inferred latch for \"y_line\[3\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[4\] Game.v(1097) " "Inferred latch for \"y_line\[4\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[5\] Game.v(1097) " "Inferred latch for \"y_line\[5\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[6\] Game.v(1097) " "Inferred latch for \"y_line\[6\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[7\] Game.v(1097) " "Inferred latch for \"y_line\[7\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[8\] Game.v(1097) " "Inferred latch for \"y_line\[8\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_line\[9\] Game.v(1097) " "Inferred latch for \"y_line\[9\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[0\] Game.v(1097) " "Inferred latch for \"x_line\[0\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[1\] Game.v(1097) " "Inferred latch for \"x_line\[1\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[2\] Game.v(1097) " "Inferred latch for \"x_line\[2\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[3\] Game.v(1097) " "Inferred latch for \"x_line\[3\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[4\] Game.v(1097) " "Inferred latch for \"x_line\[4\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[5\] Game.v(1097) " "Inferred latch for \"x_line\[5\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[6\] Game.v(1097) " "Inferred latch for \"x_line\[6\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[7\] Game.v(1097) " "Inferred latch for \"x_line\[7\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[8\] Game.v(1097) " "Inferred latch for \"x_line\[8\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_line\[9\] Game.v(1097) " "Inferred latch for \"x_line\[9\]\" at Game.v(1097)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[0\] Game.v(1093) " "Inferred latch for \"Z_road\[0\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[1\] Game.v(1093) " "Inferred latch for \"Z_road\[1\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[2\] Game.v(1093) " "Inferred latch for \"Z_road\[2\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[3\] Game.v(1093) " "Inferred latch for \"Z_road\[3\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[4\] Game.v(1093) " "Inferred latch for \"Z_road\[4\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[5\] Game.v(1093) " "Inferred latch for \"Z_road\[5\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[6\] Game.v(1093) " "Inferred latch for \"Z_road\[6\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[7\] Game.v(1093) " "Inferred latch for \"Z_road\[7\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[8\] Game.v(1093) " "Inferred latch for \"Z_road\[8\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[9\] Game.v(1093) " "Inferred latch for \"Z_road\[9\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[10\] Game.v(1093) " "Inferred latch for \"Z_road\[10\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[11\] Game.v(1093) " "Inferred latch for \"Z_road\[11\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[12\] Game.v(1093) " "Inferred latch for \"Z_road\[12\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[13\] Game.v(1093) " "Inferred latch for \"Z_road\[13\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[14\] Game.v(1093) " "Inferred latch for \"Z_road\[14\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[15\] Game.v(1093) " "Inferred latch for \"Z_road\[15\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[16\] Game.v(1093) " "Inferred latch for \"Z_road\[16\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[17\] Game.v(1093) " "Inferred latch for \"Z_road\[17\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[18\] Game.v(1093) " "Inferred latch for \"Z_road\[18\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[19\] Game.v(1093) " "Inferred latch for \"Z_road\[19\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[20\] Game.v(1093) " "Inferred latch for \"Z_road\[20\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[21\] Game.v(1093) " "Inferred latch for \"Z_road\[21\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[22\] Game.v(1093) " "Inferred latch for \"Z_road\[22\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[23\] Game.v(1093) " "Inferred latch for \"Z_road\[23\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[24\] Game.v(1093) " "Inferred latch for \"Z_road\[24\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[25\] Game.v(1093) " "Inferred latch for \"Z_road\[25\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[26\] Game.v(1093) " "Inferred latch for \"Z_road\[26\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[27\] Game.v(1093) " "Inferred latch for \"Z_road\[27\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[28\] Game.v(1093) " "Inferred latch for \"Z_road\[28\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[29\] Game.v(1093) " "Inferred latch for \"Z_road\[29\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[30\] Game.v(1093) " "Inferred latch for \"Z_road\[30\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[31\] Game.v(1093) " "Inferred latch for \"Z_road\[31\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[32\] Game.v(1093) " "Inferred latch for \"Z_road\[32\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[33\] Game.v(1093) " "Inferred latch for \"Z_road\[33\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[34\] Game.v(1093) " "Inferred latch for \"Z_road\[34\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[35\] Game.v(1093) " "Inferred latch for \"Z_road\[35\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[36\] Game.v(1093) " "Inferred latch for \"Z_road\[36\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[37\] Game.v(1093) " "Inferred latch for \"Z_road\[37\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[38\] Game.v(1093) " "Inferred latch for \"Z_road\[38\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[39\] Game.v(1093) " "Inferred latch for \"Z_road\[39\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[40\] Game.v(1093) " "Inferred latch for \"Z_road\[40\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[41\] Game.v(1093) " "Inferred latch for \"Z_road\[41\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[42\] Game.v(1093) " "Inferred latch for \"Z_road\[42\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[43\] Game.v(1093) " "Inferred latch for \"Z_road\[43\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[44\] Game.v(1093) " "Inferred latch for \"Z_road\[44\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[45\] Game.v(1093) " "Inferred latch for \"Z_road\[45\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[46\] Game.v(1093) " "Inferred latch for \"Z_road\[46\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[47\] Game.v(1093) " "Inferred latch for \"Z_road\[47\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[48\] Game.v(1093) " "Inferred latch for \"Z_road\[48\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_road\[49\] Game.v(1093) " "Inferred latch for \"Z_road\[49\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[0\] Game.v(1093) " "Inferred latch for \"Y_road\[0\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[1\] Game.v(1093) " "Inferred latch for \"Y_road\[1\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[2\] Game.v(1093) " "Inferred latch for \"Y_road\[2\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[3\] Game.v(1093) " "Inferred latch for \"Y_road\[3\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[4\] Game.v(1093) " "Inferred latch for \"Y_road\[4\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[5\] Game.v(1093) " "Inferred latch for \"Y_road\[5\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[6\] Game.v(1093) " "Inferred latch for \"Y_road\[6\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[7\] Game.v(1093) " "Inferred latch for \"Y_road\[7\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[8\] Game.v(1093) " "Inferred latch for \"Y_road\[8\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[9\] Game.v(1093) " "Inferred latch for \"Y_road\[9\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[10\] Game.v(1093) " "Inferred latch for \"Y_road\[10\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[11\] Game.v(1093) " "Inferred latch for \"Y_road\[11\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[12\] Game.v(1093) " "Inferred latch for \"Y_road\[12\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[13\] Game.v(1093) " "Inferred latch for \"Y_road\[13\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[14\] Game.v(1093) " "Inferred latch for \"Y_road\[14\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[15\] Game.v(1093) " "Inferred latch for \"Y_road\[15\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[16\] Game.v(1093) " "Inferred latch for \"Y_road\[16\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[17\] Game.v(1093) " "Inferred latch for \"Y_road\[17\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[18\] Game.v(1093) " "Inferred latch for \"Y_road\[18\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[19\] Game.v(1093) " "Inferred latch for \"Y_road\[19\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[20\] Game.v(1093) " "Inferred latch for \"Y_road\[20\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[21\] Game.v(1093) " "Inferred latch for \"Y_road\[21\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[22\] Game.v(1093) " "Inferred latch for \"Y_road\[22\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[23\] Game.v(1093) " "Inferred latch for \"Y_road\[23\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[24\] Game.v(1093) " "Inferred latch for \"Y_road\[24\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[25\] Game.v(1093) " "Inferred latch for \"Y_road\[25\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[26\] Game.v(1093) " "Inferred latch for \"Y_road\[26\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[27\] Game.v(1093) " "Inferred latch for \"Y_road\[27\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[28\] Game.v(1093) " "Inferred latch for \"Y_road\[28\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[29\] Game.v(1093) " "Inferred latch for \"Y_road\[29\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[30\] Game.v(1093) " "Inferred latch for \"Y_road\[30\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[31\] Game.v(1093) " "Inferred latch for \"Y_road\[31\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[32\] Game.v(1093) " "Inferred latch for \"Y_road\[32\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[33\] Game.v(1093) " "Inferred latch for \"Y_road\[33\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[34\] Game.v(1093) " "Inferred latch for \"Y_road\[34\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[35\] Game.v(1093) " "Inferred latch for \"Y_road\[35\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[36\] Game.v(1093) " "Inferred latch for \"Y_road\[36\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[37\] Game.v(1093) " "Inferred latch for \"Y_road\[37\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[38\] Game.v(1093) " "Inferred latch for \"Y_road\[38\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[39\] Game.v(1093) " "Inferred latch for \"Y_road\[39\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[40\] Game.v(1093) " "Inferred latch for \"Y_road\[40\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[41\] Game.v(1093) " "Inferred latch for \"Y_road\[41\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[42\] Game.v(1093) " "Inferred latch for \"Y_road\[42\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[43\] Game.v(1093) " "Inferred latch for \"Y_road\[43\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[44\] Game.v(1093) " "Inferred latch for \"Y_road\[44\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[45\] Game.v(1093) " "Inferred latch for \"Y_road\[45\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[46\] Game.v(1093) " "Inferred latch for \"Y_road\[46\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[47\] Game.v(1093) " "Inferred latch for \"Y_road\[47\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[48\] Game.v(1093) " "Inferred latch for \"Y_road\[48\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_road\[49\] Game.v(1093) " "Inferred latch for \"Y_road\[49\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[0\] Game.v(1093) " "Inferred latch for \"X_road\[0\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[1\] Game.v(1093) " "Inferred latch for \"X_road\[1\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[2\] Game.v(1093) " "Inferred latch for \"X_road\[2\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[3\] Game.v(1093) " "Inferred latch for \"X_road\[3\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[4\] Game.v(1093) " "Inferred latch for \"X_road\[4\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[5\] Game.v(1093) " "Inferred latch for \"X_road\[5\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[6\] Game.v(1093) " "Inferred latch for \"X_road\[6\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[7\] Game.v(1093) " "Inferred latch for \"X_road\[7\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[8\] Game.v(1093) " "Inferred latch for \"X_road\[8\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[9\] Game.v(1093) " "Inferred latch for \"X_road\[9\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[10\] Game.v(1093) " "Inferred latch for \"X_road\[10\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[11\] Game.v(1093) " "Inferred latch for \"X_road\[11\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[12\] Game.v(1093) " "Inferred latch for \"X_road\[12\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[13\] Game.v(1093) " "Inferred latch for \"X_road\[13\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[14\] Game.v(1093) " "Inferred latch for \"X_road\[14\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[15\] Game.v(1093) " "Inferred latch for \"X_road\[15\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[16\] Game.v(1093) " "Inferred latch for \"X_road\[16\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[17\] Game.v(1093) " "Inferred latch for \"X_road\[17\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[18\] Game.v(1093) " "Inferred latch for \"X_road\[18\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[19\] Game.v(1093) " "Inferred latch for \"X_road\[19\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[20\] Game.v(1093) " "Inferred latch for \"X_road\[20\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[21\] Game.v(1093) " "Inferred latch for \"X_road\[21\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[22\] Game.v(1093) " "Inferred latch for \"X_road\[22\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[23\] Game.v(1093) " "Inferred latch for \"X_road\[23\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[24\] Game.v(1093) " "Inferred latch for \"X_road\[24\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[25\] Game.v(1093) " "Inferred latch for \"X_road\[25\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[26\] Game.v(1093) " "Inferred latch for \"X_road\[26\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[27\] Game.v(1093) " "Inferred latch for \"X_road\[27\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[28\] Game.v(1093) " "Inferred latch for \"X_road\[28\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[29\] Game.v(1093) " "Inferred latch for \"X_road\[29\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[30\] Game.v(1093) " "Inferred latch for \"X_road\[30\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[31\] Game.v(1093) " "Inferred latch for \"X_road\[31\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[32\] Game.v(1093) " "Inferred latch for \"X_road\[32\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[33\] Game.v(1093) " "Inferred latch for \"X_road\[33\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[34\] Game.v(1093) " "Inferred latch for \"X_road\[34\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[35\] Game.v(1093) " "Inferred latch for \"X_road\[35\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[36\] Game.v(1093) " "Inferred latch for \"X_road\[36\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[37\] Game.v(1093) " "Inferred latch for \"X_road\[37\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[38\] Game.v(1093) " "Inferred latch for \"X_road\[38\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[39\] Game.v(1093) " "Inferred latch for \"X_road\[39\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[40\] Game.v(1093) " "Inferred latch for \"X_road\[40\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[41\] Game.v(1093) " "Inferred latch for \"X_road\[41\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[42\] Game.v(1093) " "Inferred latch for \"X_road\[42\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[43\] Game.v(1093) " "Inferred latch for \"X_road\[43\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[44\] Game.v(1093) " "Inferred latch for \"X_road\[44\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[45\] Game.v(1093) " "Inferred latch for \"X_road\[45\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[46\] Game.v(1093) " "Inferred latch for \"X_road\[46\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[47\] Game.v(1093) " "Inferred latch for \"X_road\[47\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[48\] Game.v(1093) " "Inferred latch for \"X_road\[48\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_road\[49\] Game.v(1093) " "Inferred latch for \"X_road\[49\]\" at Game.v(1093)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[0\] Game.v(1085) " "Inferred latch for \"y_road\[0\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[1\] Game.v(1085) " "Inferred latch for \"y_road\[1\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[2\] Game.v(1085) " "Inferred latch for \"y_road\[2\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[3\] Game.v(1085) " "Inferred latch for \"y_road\[3\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[4\] Game.v(1085) " "Inferred latch for \"y_road\[4\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[5\] Game.v(1085) " "Inferred latch for \"y_road\[5\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[6\] Game.v(1085) " "Inferred latch for \"y_road\[6\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[7\] Game.v(1085) " "Inferred latch for \"y_road\[7\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[8\] Game.v(1085) " "Inferred latch for \"y_road\[8\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_road\[9\] Game.v(1085) " "Inferred latch for \"y_road\[9\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[0\] Game.v(1085) " "Inferred latch for \"x_road\[0\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[1\] Game.v(1085) " "Inferred latch for \"x_road\[1\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[2\] Game.v(1085) " "Inferred latch for \"x_road\[2\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[3\] Game.v(1085) " "Inferred latch for \"x_road\[3\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[4\] Game.v(1085) " "Inferred latch for \"x_road\[4\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[5\] Game.v(1085) " "Inferred latch for \"x_road\[5\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[6\] Game.v(1085) " "Inferred latch for \"x_road\[6\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[7\] Game.v(1085) " "Inferred latch for \"x_road\[7\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[8\] Game.v(1085) " "Inferred latch for \"x_road\[8\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_road\[9\] Game.v(1085) " "Inferred latch for \"x_road\[9\]\" at Game.v(1085)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1085 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[0\] Game.v(1070) " "Inferred latch for \"Y_Go\[0\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[1\] Game.v(1070) " "Inferred latch for \"Y_Go\[1\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[2\] Game.v(1070) " "Inferred latch for \"Y_Go\[2\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[3\] Game.v(1070) " "Inferred latch for \"Y_Go\[3\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[4\] Game.v(1070) " "Inferred latch for \"Y_Go\[4\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[5\] Game.v(1070) " "Inferred latch for \"Y_Go\[5\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[6\] Game.v(1070) " "Inferred latch for \"Y_Go\[6\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[7\] Game.v(1070) " "Inferred latch for \"Y_Go\[7\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[8\] Game.v(1070) " "Inferred latch for \"Y_Go\[8\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[9\] Game.v(1070) " "Inferred latch for \"Y_Go\[9\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[10\] Game.v(1070) " "Inferred latch for \"Y_Go\[10\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[11\] Game.v(1070) " "Inferred latch for \"Y_Go\[11\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[12\] Game.v(1070) " "Inferred latch for \"Y_Go\[12\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[13\] Game.v(1070) " "Inferred latch for \"Y_Go\[13\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[14\] Game.v(1070) " "Inferred latch for \"Y_Go\[14\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[15\] Game.v(1070) " "Inferred latch for \"Y_Go\[15\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[16\] Game.v(1070) " "Inferred latch for \"Y_Go\[16\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[17\] Game.v(1070) " "Inferred latch for \"Y_Go\[17\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[18\] Game.v(1070) " "Inferred latch for \"Y_Go\[18\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[19\] Game.v(1070) " "Inferred latch for \"Y_Go\[19\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[20\] Game.v(1070) " "Inferred latch for \"Y_Go\[20\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[21\] Game.v(1070) " "Inferred latch for \"Y_Go\[21\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[22\] Game.v(1070) " "Inferred latch for \"Y_Go\[22\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[23\] Game.v(1070) " "Inferred latch for \"Y_Go\[23\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[24\] Game.v(1070) " "Inferred latch for \"Y_Go\[24\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[25\] Game.v(1070) " "Inferred latch for \"Y_Go\[25\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[26\] Game.v(1070) " "Inferred latch for \"Y_Go\[26\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[27\] Game.v(1070) " "Inferred latch for \"Y_Go\[27\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Go\[28\] Game.v(1070) " "Inferred latch for \"Y_Go\[28\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[0\] Game.v(1070) " "Inferred latch for \"X_Go\[0\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[1\] Game.v(1070) " "Inferred latch for \"X_Go\[1\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[2\] Game.v(1070) " "Inferred latch for \"X_Go\[2\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[3\] Game.v(1070) " "Inferred latch for \"X_Go\[3\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[4\] Game.v(1070) " "Inferred latch for \"X_Go\[4\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[5\] Game.v(1070) " "Inferred latch for \"X_Go\[5\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[6\] Game.v(1070) " "Inferred latch for \"X_Go\[6\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[7\] Game.v(1070) " "Inferred latch for \"X_Go\[7\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[8\] Game.v(1070) " "Inferred latch for \"X_Go\[8\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[9\] Game.v(1070) " "Inferred latch for \"X_Go\[9\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[10\] Game.v(1070) " "Inferred latch for \"X_Go\[10\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[11\] Game.v(1070) " "Inferred latch for \"X_Go\[11\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[12\] Game.v(1070) " "Inferred latch for \"X_Go\[12\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[13\] Game.v(1070) " "Inferred latch for \"X_Go\[13\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[14\] Game.v(1070) " "Inferred latch for \"X_Go\[14\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[15\] Game.v(1070) " "Inferred latch for \"X_Go\[15\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[16\] Game.v(1070) " "Inferred latch for \"X_Go\[16\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[17\] Game.v(1070) " "Inferred latch for \"X_Go\[17\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[18\] Game.v(1070) " "Inferred latch for \"X_Go\[18\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[19\] Game.v(1070) " "Inferred latch for \"X_Go\[19\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[20\] Game.v(1070) " "Inferred latch for \"X_Go\[20\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[21\] Game.v(1070) " "Inferred latch for \"X_Go\[21\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[22\] Game.v(1070) " "Inferred latch for \"X_Go\[22\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[23\] Game.v(1070) " "Inferred latch for \"X_Go\[23\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[24\] Game.v(1070) " "Inferred latch for \"X_Go\[24\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[25\] Game.v(1070) " "Inferred latch for \"X_Go\[25\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[26\] Game.v(1070) " "Inferred latch for \"X_Go\[26\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[27\] Game.v(1070) " "Inferred latch for \"X_Go\[27\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Go\[28\] Game.v(1070) " "Inferred latch for \"X_Go\[28\]\" at Game.v(1070)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1070 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[0\] Game.v(1067) " "Inferred latch for \"Y_Stop\[0\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[1\] Game.v(1067) " "Inferred latch for \"Y_Stop\[1\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[2\] Game.v(1067) " "Inferred latch for \"Y_Stop\[2\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[3\] Game.v(1067) " "Inferred latch for \"Y_Stop\[3\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[4\] Game.v(1067) " "Inferred latch for \"Y_Stop\[4\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[5\] Game.v(1067) " "Inferred latch for \"Y_Stop\[5\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[6\] Game.v(1067) " "Inferred latch for \"Y_Stop\[6\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[7\] Game.v(1067) " "Inferred latch for \"Y_Stop\[7\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[8\] Game.v(1067) " "Inferred latch for \"Y_Stop\[8\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[9\] Game.v(1067) " "Inferred latch for \"Y_Stop\[9\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[10\] Game.v(1067) " "Inferred latch for \"Y_Stop\[10\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[11\] Game.v(1067) " "Inferred latch for \"Y_Stop\[11\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[12\] Game.v(1067) " "Inferred latch for \"Y_Stop\[12\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[13\] Game.v(1067) " "Inferred latch for \"Y_Stop\[13\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[14\] Game.v(1067) " "Inferred latch for \"Y_Stop\[14\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[15\] Game.v(1067) " "Inferred latch for \"Y_Stop\[15\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[16\] Game.v(1067) " "Inferred latch for \"Y_Stop\[16\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[17\] Game.v(1067) " "Inferred latch for \"Y_Stop\[17\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[18\] Game.v(1067) " "Inferred latch for \"Y_Stop\[18\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[19\] Game.v(1067) " "Inferred latch for \"Y_Stop\[19\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[20\] Game.v(1067) " "Inferred latch for \"Y_Stop\[20\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[21\] Game.v(1067) " "Inferred latch for \"Y_Stop\[21\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[22\] Game.v(1067) " "Inferred latch for \"Y_Stop\[22\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[23\] Game.v(1067) " "Inferred latch for \"Y_Stop\[23\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[24\] Game.v(1067) " "Inferred latch for \"Y_Stop\[24\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[25\] Game.v(1067) " "Inferred latch for \"Y_Stop\[25\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[26\] Game.v(1067) " "Inferred latch for \"Y_Stop\[26\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[27\] Game.v(1067) " "Inferred latch for \"Y_Stop\[27\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Stop\[28\] Game.v(1067) " "Inferred latch for \"Y_Stop\[28\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[0\] Game.v(1067) " "Inferred latch for \"X_Stop\[0\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[1\] Game.v(1067) " "Inferred latch for \"X_Stop\[1\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[2\] Game.v(1067) " "Inferred latch for \"X_Stop\[2\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[3\] Game.v(1067) " "Inferred latch for \"X_Stop\[3\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[4\] Game.v(1067) " "Inferred latch for \"X_Stop\[4\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[5\] Game.v(1067) " "Inferred latch for \"X_Stop\[5\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[6\] Game.v(1067) " "Inferred latch for \"X_Stop\[6\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[7\] Game.v(1067) " "Inferred latch for \"X_Stop\[7\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[8\] Game.v(1067) " "Inferred latch for \"X_Stop\[8\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[9\] Game.v(1067) " "Inferred latch for \"X_Stop\[9\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[10\] Game.v(1067) " "Inferred latch for \"X_Stop\[10\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[11\] Game.v(1067) " "Inferred latch for \"X_Stop\[11\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[12\] Game.v(1067) " "Inferred latch for \"X_Stop\[12\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[13\] Game.v(1067) " "Inferred latch for \"X_Stop\[13\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[14\] Game.v(1067) " "Inferred latch for \"X_Stop\[14\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[15\] Game.v(1067) " "Inferred latch for \"X_Stop\[15\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[16\] Game.v(1067) " "Inferred latch for \"X_Stop\[16\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[17\] Game.v(1067) " "Inferred latch for \"X_Stop\[17\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[18\] Game.v(1067) " "Inferred latch for \"X_Stop\[18\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[19\] Game.v(1067) " "Inferred latch for \"X_Stop\[19\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[20\] Game.v(1067) " "Inferred latch for \"X_Stop\[20\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[21\] Game.v(1067) " "Inferred latch for \"X_Stop\[21\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[22\] Game.v(1067) " "Inferred latch for \"X_Stop\[22\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[23\] Game.v(1067) " "Inferred latch for \"X_Stop\[23\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[24\] Game.v(1067) " "Inferred latch for \"X_Stop\[24\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[25\] Game.v(1067) " "Inferred latch for \"X_Stop\[25\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[26\] Game.v(1067) " "Inferred latch for \"X_Stop\[26\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[27\] Game.v(1067) " "Inferred latch for \"X_Stop\[27\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Stop\[28\] Game.v(1067) " "Inferred latch for \"X_Stop\[28\]\" at Game.v(1067)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1067 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[0\] Game.v(1057) " "Inferred latch for \"y_go\[0\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[1\] Game.v(1057) " "Inferred latch for \"y_go\[1\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[2\] Game.v(1057) " "Inferred latch for \"y_go\[2\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[3\] Game.v(1057) " "Inferred latch for \"y_go\[3\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[4\] Game.v(1057) " "Inferred latch for \"y_go\[4\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[5\] Game.v(1057) " "Inferred latch for \"y_go\[5\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[6\] Game.v(1057) " "Inferred latch for \"y_go\[6\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[7\] Game.v(1057) " "Inferred latch for \"y_go\[7\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[8\] Game.v(1057) " "Inferred latch for \"y_go\[8\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_go\[9\] Game.v(1057) " "Inferred latch for \"y_go\[9\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[0\] Game.v(1057) " "Inferred latch for \"x_go\[0\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[1\] Game.v(1057) " "Inferred latch for \"x_go\[1\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[2\] Game.v(1057) " "Inferred latch for \"x_go\[2\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[3\] Game.v(1057) " "Inferred latch for \"x_go\[3\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[4\] Game.v(1057) " "Inferred latch for \"x_go\[4\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[5\] Game.v(1057) " "Inferred latch for \"x_go\[5\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[6\] Game.v(1057) " "Inferred latch for \"x_go\[6\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[7\] Game.v(1057) " "Inferred latch for \"x_go\[7\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[8\] Game.v(1057) " "Inferred latch for \"x_go\[8\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_go\[9\] Game.v(1057) " "Inferred latch for \"x_go\[9\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[0\] Game.v(1057) " "Inferred latch for \"y_stop\[0\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[1\] Game.v(1057) " "Inferred latch for \"y_stop\[1\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[2\] Game.v(1057) " "Inferred latch for \"y_stop\[2\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[3\] Game.v(1057) " "Inferred latch for \"y_stop\[3\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[4\] Game.v(1057) " "Inferred latch for \"y_stop\[4\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[5\] Game.v(1057) " "Inferred latch for \"y_stop\[5\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[6\] Game.v(1057) " "Inferred latch for \"y_stop\[6\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[7\] Game.v(1057) " "Inferred latch for \"y_stop\[7\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[8\] Game.v(1057) " "Inferred latch for \"y_stop\[8\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_stop\[9\] Game.v(1057) " "Inferred latch for \"y_stop\[9\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[0\] Game.v(1057) " "Inferred latch for \"x_stop\[0\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[1\] Game.v(1057) " "Inferred latch for \"x_stop\[1\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[2\] Game.v(1057) " "Inferred latch for \"x_stop\[2\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[3\] Game.v(1057) " "Inferred latch for \"x_stop\[3\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[4\] Game.v(1057) " "Inferred latch for \"x_stop\[4\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[5\] Game.v(1057) " "Inferred latch for \"x_stop\[5\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[6\] Game.v(1057) " "Inferred latch for \"x_stop\[6\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[7\] Game.v(1057) " "Inferred latch for \"x_stop\[7\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[8\] Game.v(1057) " "Inferred latch for \"x_stop\[8\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_stop\[9\] Game.v(1057) " "Inferred latch for \"x_stop\[9\]\" at Game.v(1057)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1057 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[0\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[0\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[1\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[1\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[2\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[2\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[3\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[3\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[4\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[4\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[5\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[5\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[6\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[6\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[7\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[7\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[8\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[8\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[9\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[9\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[10\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[10\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_3\[11\] Game.v(1033) " "Inferred latch for \"Y_Blood_3\[11\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[0\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[0\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[1\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[1\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[2\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[2\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[3\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[3\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[4\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[4\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[5\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[5\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[6\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[6\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[7\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[7\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[8\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[8\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[9\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[9\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[10\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[10\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_3\[11\] Game.v(1033) " "Inferred latch for \"X_Blood_3\[11\]\" at Game.v(1033)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1033 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[0\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[0\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[1\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[1\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[2\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[2\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[3\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[3\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[4\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[4\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[5\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[5\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[6\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[6\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[7\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[7\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[8\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[8\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[9\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[9\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[10\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[10\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_2\[11\] Game.v(1030) " "Inferred latch for \"Y_Blood_2\[11\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[0\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[0\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[1\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[1\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[2\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[2\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[3\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[3\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[4\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[4\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[5\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[5\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[6\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[6\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[7\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[7\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[8\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[8\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[9\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[9\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[10\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[10\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_2\[11\] Game.v(1030) " "Inferred latch for \"X_Blood_2\[11\]\" at Game.v(1030)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1030 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[0\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[0\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[1\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[1\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[2\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[2\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[3\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[3\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[4\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[4\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[5\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[5\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[6\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[6\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[7\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[7\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[8\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[8\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[9\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[9\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[10\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[10\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_1\[11\] Game.v(1027) " "Inferred latch for \"Y_Blood_1\[11\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[0\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[0\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[1\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[1\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[2\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[2\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[3\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[3\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[4\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[4\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[5\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[5\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[6\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[6\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[7\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[7\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[8\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[8\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[9\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[9\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[10\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[10\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_1\[11\] Game.v(1027) " "Inferred latch for \"X_Blood_1\[11\]\" at Game.v(1027)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[0\] Game.v(1008) " "Inferred latch for \"y_blood_3\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[1\] Game.v(1008) " "Inferred latch for \"y_blood_3\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[2\] Game.v(1008) " "Inferred latch for \"y_blood_3\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[3\] Game.v(1008) " "Inferred latch for \"y_blood_3\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[4\] Game.v(1008) " "Inferred latch for \"y_blood_3\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[5\] Game.v(1008) " "Inferred latch for \"y_blood_3\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[6\] Game.v(1008) " "Inferred latch for \"y_blood_3\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[7\] Game.v(1008) " "Inferred latch for \"y_blood_3\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[8\] Game.v(1008) " "Inferred latch for \"y_blood_3\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411990 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_3\[9\] Game.v(1008) " "Inferred latch for \"y_blood_3\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[0\] Game.v(1008) " "Inferred latch for \"x_blood_3\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[1\] Game.v(1008) " "Inferred latch for \"x_blood_3\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[2\] Game.v(1008) " "Inferred latch for \"x_blood_3\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[3\] Game.v(1008) " "Inferred latch for \"x_blood_3\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[4\] Game.v(1008) " "Inferred latch for \"x_blood_3\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[5\] Game.v(1008) " "Inferred latch for \"x_blood_3\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[6\] Game.v(1008) " "Inferred latch for \"x_blood_3\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[7\] Game.v(1008) " "Inferred latch for \"x_blood_3\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[8\] Game.v(1008) " "Inferred latch for \"x_blood_3\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_3\[9\] Game.v(1008) " "Inferred latch for \"x_blood_3\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[0\] Game.v(1008) " "Inferred latch for \"y_blood_2\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[1\] Game.v(1008) " "Inferred latch for \"y_blood_2\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[2\] Game.v(1008) " "Inferred latch for \"y_blood_2\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[3\] Game.v(1008) " "Inferred latch for \"y_blood_2\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[4\] Game.v(1008) " "Inferred latch for \"y_blood_2\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[5\] Game.v(1008) " "Inferred latch for \"y_blood_2\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[6\] Game.v(1008) " "Inferred latch for \"y_blood_2\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[7\] Game.v(1008) " "Inferred latch for \"y_blood_2\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[8\] Game.v(1008) " "Inferred latch for \"y_blood_2\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_2\[9\] Game.v(1008) " "Inferred latch for \"y_blood_2\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[0\] Game.v(1008) " "Inferred latch for \"x_blood_2\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[1\] Game.v(1008) " "Inferred latch for \"x_blood_2\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[2\] Game.v(1008) " "Inferred latch for \"x_blood_2\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[3\] Game.v(1008) " "Inferred latch for \"x_blood_2\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[4\] Game.v(1008) " "Inferred latch for \"x_blood_2\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[5\] Game.v(1008) " "Inferred latch for \"x_blood_2\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[6\] Game.v(1008) " "Inferred latch for \"x_blood_2\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[7\] Game.v(1008) " "Inferred latch for \"x_blood_2\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[8\] Game.v(1008) " "Inferred latch for \"x_blood_2\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_2\[9\] Game.v(1008) " "Inferred latch for \"x_blood_2\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[0\] Game.v(1008) " "Inferred latch for \"y_blood_1\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[1\] Game.v(1008) " "Inferred latch for \"y_blood_1\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[2\] Game.v(1008) " "Inferred latch for \"y_blood_1\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[3\] Game.v(1008) " "Inferred latch for \"y_blood_1\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[4\] Game.v(1008) " "Inferred latch for \"y_blood_1\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[5\] Game.v(1008) " "Inferred latch for \"y_blood_1\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[6\] Game.v(1008) " "Inferred latch for \"y_blood_1\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[7\] Game.v(1008) " "Inferred latch for \"y_blood_1\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[8\] Game.v(1008) " "Inferred latch for \"y_blood_1\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_1\[9\] Game.v(1008) " "Inferred latch for \"y_blood_1\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[0\] Game.v(1008) " "Inferred latch for \"x_blood_1\[0\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[1\] Game.v(1008) " "Inferred latch for \"x_blood_1\[1\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[2\] Game.v(1008) " "Inferred latch for \"x_blood_1\[2\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[3\] Game.v(1008) " "Inferred latch for \"x_blood_1\[3\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[4\] Game.v(1008) " "Inferred latch for \"x_blood_1\[4\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[5\] Game.v(1008) " "Inferred latch for \"x_blood_1\[5\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[6\] Game.v(1008) " "Inferred latch for \"x_blood_1\[6\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[7\] Game.v(1008) " "Inferred latch for \"x_blood_1\[7\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[8\] Game.v(1008) " "Inferred latch for \"x_blood_1\[8\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_1\[9\] Game.v(1008) " "Inferred latch for \"x_blood_1\[9\]\" at Game.v(1008)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1008 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[0\] Game.v(995) " "Inferred latch for \"N_Pa\[0\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[1\] Game.v(995) " "Inferred latch for \"N_Pa\[1\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[2\] Game.v(995) " "Inferred latch for \"N_Pa\[2\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[3\] Game.v(995) " "Inferred latch for \"N_Pa\[3\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[4\] Game.v(995) " "Inferred latch for \"N_Pa\[4\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[5\] Game.v(995) " "Inferred latch for \"N_Pa\[5\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[6\] Game.v(995) " "Inferred latch for \"N_Pa\[6\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[7\] Game.v(995) " "Inferred latch for \"N_Pa\[7\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[8\] Game.v(995) " "Inferred latch for \"N_Pa\[8\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[9\] Game.v(995) " "Inferred latch for \"N_Pa\[9\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[10\] Game.v(995) " "Inferred latch for \"N_Pa\[10\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[11\] Game.v(995) " "Inferred latch for \"N_Pa\[11\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[12\] Game.v(995) " "Inferred latch for \"N_Pa\[12\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[13\] Game.v(995) " "Inferred latch for \"N_Pa\[13\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[14\] Game.v(995) " "Inferred latch for \"N_Pa\[14\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[15\] Game.v(995) " "Inferred latch for \"N_Pa\[15\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[16\] Game.v(995) " "Inferred latch for \"N_Pa\[16\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Pa\[17\] Game.v(995) " "Inferred latch for \"N_Pa\[17\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[0\] Game.v(995) " "Inferred latch for \"M_Pa\[0\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[1\] Game.v(995) " "Inferred latch for \"M_Pa\[1\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[2\] Game.v(995) " "Inferred latch for \"M_Pa\[2\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[3\] Game.v(995) " "Inferred latch for \"M_Pa\[3\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[4\] Game.v(995) " "Inferred latch for \"M_Pa\[4\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[5\] Game.v(995) " "Inferred latch for \"M_Pa\[5\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[6\] Game.v(995) " "Inferred latch for \"M_Pa\[6\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[7\] Game.v(995) " "Inferred latch for \"M_Pa\[7\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[8\] Game.v(995) " "Inferred latch for \"M_Pa\[8\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[9\] Game.v(995) " "Inferred latch for \"M_Pa\[9\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[10\] Game.v(995) " "Inferred latch for \"M_Pa\[10\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[11\] Game.v(995) " "Inferred latch for \"M_Pa\[11\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[12\] Game.v(995) " "Inferred latch for \"M_Pa\[12\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[13\] Game.v(995) " "Inferred latch for \"M_Pa\[13\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[14\] Game.v(995) " "Inferred latch for \"M_Pa\[14\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[15\] Game.v(995) " "Inferred latch for \"M_Pa\[15\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[16\] Game.v(995) " "Inferred latch for \"M_Pa\[16\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Pa\[17\] Game.v(995) " "Inferred latch for \"M_Pa\[17\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[0\] Game.v(995) " "Inferred latch for \"Z_Pa\[0\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[1\] Game.v(995) " "Inferred latch for \"Z_Pa\[1\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[2\] Game.v(995) " "Inferred latch for \"Z_Pa\[2\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[3\] Game.v(995) " "Inferred latch for \"Z_Pa\[3\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[4\] Game.v(995) " "Inferred latch for \"Z_Pa\[4\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[5\] Game.v(995) " "Inferred latch for \"Z_Pa\[5\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[6\] Game.v(995) " "Inferred latch for \"Z_Pa\[6\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[7\] Game.v(995) " "Inferred latch for \"Z_Pa\[7\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[8\] Game.v(995) " "Inferred latch for \"Z_Pa\[8\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[9\] Game.v(995) " "Inferred latch for \"Z_Pa\[9\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[10\] Game.v(995) " "Inferred latch for \"Z_Pa\[10\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[11\] Game.v(995) " "Inferred latch for \"Z_Pa\[11\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[12\] Game.v(995) " "Inferred latch for \"Z_Pa\[12\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[13\] Game.v(995) " "Inferred latch for \"Z_Pa\[13\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[14\] Game.v(995) " "Inferred latch for \"Z_Pa\[14\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[15\] Game.v(995) " "Inferred latch for \"Z_Pa\[15\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[16\] Game.v(995) " "Inferred latch for \"Z_Pa\[16\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Pa\[17\] Game.v(995) " "Inferred latch for \"Z_Pa\[17\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[0\] Game.v(995) " "Inferred latch for \"Y_Pa\[0\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[1\] Game.v(995) " "Inferred latch for \"Y_Pa\[1\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[2\] Game.v(995) " "Inferred latch for \"Y_Pa\[2\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[3\] Game.v(995) " "Inferred latch for \"Y_Pa\[3\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[4\] Game.v(995) " "Inferred latch for \"Y_Pa\[4\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[5\] Game.v(995) " "Inferred latch for \"Y_Pa\[5\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[6\] Game.v(995) " "Inferred latch for \"Y_Pa\[6\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[7\] Game.v(995) " "Inferred latch for \"Y_Pa\[7\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[8\] Game.v(995) " "Inferred latch for \"Y_Pa\[8\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[9\] Game.v(995) " "Inferred latch for \"Y_Pa\[9\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[10\] Game.v(995) " "Inferred latch for \"Y_Pa\[10\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[11\] Game.v(995) " "Inferred latch for \"Y_Pa\[11\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[12\] Game.v(995) " "Inferred latch for \"Y_Pa\[12\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[13\] Game.v(995) " "Inferred latch for \"Y_Pa\[13\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[14\] Game.v(995) " "Inferred latch for \"Y_Pa\[14\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[15\] Game.v(995) " "Inferred latch for \"Y_Pa\[15\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[16\] Game.v(995) " "Inferred latch for \"Y_Pa\[16\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Pa\[17\] Game.v(995) " "Inferred latch for \"Y_Pa\[17\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[0\] Game.v(995) " "Inferred latch for \"X_Pa\[0\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[1\] Game.v(995) " "Inferred latch for \"X_Pa\[1\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[2\] Game.v(995) " "Inferred latch for \"X_Pa\[2\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[3\] Game.v(995) " "Inferred latch for \"X_Pa\[3\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[4\] Game.v(995) " "Inferred latch for \"X_Pa\[4\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[5\] Game.v(995) " "Inferred latch for \"X_Pa\[5\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[6\] Game.v(995) " "Inferred latch for \"X_Pa\[6\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[7\] Game.v(995) " "Inferred latch for \"X_Pa\[7\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[8\] Game.v(995) " "Inferred latch for \"X_Pa\[8\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[9\] Game.v(995) " "Inferred latch for \"X_Pa\[9\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[10\] Game.v(995) " "Inferred latch for \"X_Pa\[10\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[11\] Game.v(995) " "Inferred latch for \"X_Pa\[11\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[12\] Game.v(995) " "Inferred latch for \"X_Pa\[12\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[13\] Game.v(995) " "Inferred latch for \"X_Pa\[13\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[14\] Game.v(995) " "Inferred latch for \"X_Pa\[14\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[15\] Game.v(995) " "Inferred latch for \"X_Pa\[15\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[16\] Game.v(995) " "Inferred latch for \"X_Pa\[16\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Pa\[17\] Game.v(995) " "Inferred latch for \"X_Pa\[17\]\" at Game.v(995)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 995 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[0\] Game.v(985) " "Inferred latch for \"y_pa\[0\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[1\] Game.v(985) " "Inferred latch for \"y_pa\[1\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[2\] Game.v(985) " "Inferred latch for \"y_pa\[2\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[3\] Game.v(985) " "Inferred latch for \"y_pa\[3\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[4\] Game.v(985) " "Inferred latch for \"y_pa\[4\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[5\] Game.v(985) " "Inferred latch for \"y_pa\[5\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[6\] Game.v(985) " "Inferred latch for \"y_pa\[6\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[7\] Game.v(985) " "Inferred latch for \"y_pa\[7\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[8\] Game.v(985) " "Inferred latch for \"y_pa\[8\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_pa\[9\] Game.v(985) " "Inferred latch for \"y_pa\[9\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[0\] Game.v(985) " "Inferred latch for \"x_pa\[0\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[1\] Game.v(985) " "Inferred latch for \"x_pa\[1\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[2\] Game.v(985) " "Inferred latch for \"x_pa\[2\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[3\] Game.v(985) " "Inferred latch for \"x_pa\[3\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[4\] Game.v(985) " "Inferred latch for \"x_pa\[4\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[5\] Game.v(985) " "Inferred latch for \"x_pa\[5\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[6\] Game.v(985) " "Inferred latch for \"x_pa\[6\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[7\] Game.v(985) " "Inferred latch for \"x_pa\[7\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[8\] Game.v(985) " "Inferred latch for \"x_pa\[8\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_pa\[9\] Game.v(985) " "Inferred latch for \"x_pa\[9\]\" at Game.v(985)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[0\] Game.v(976) " "Inferred latch for \"X_GG\[0\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[1\] Game.v(976) " "Inferred latch for \"X_GG\[1\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[2\] Game.v(976) " "Inferred latch for \"X_GG\[2\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[3\] Game.v(976) " "Inferred latch for \"X_GG\[3\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[4\] Game.v(976) " "Inferred latch for \"X_GG\[4\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[5\] Game.v(976) " "Inferred latch for \"X_GG\[5\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[6\] Game.v(976) " "Inferred latch for \"X_GG\[6\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[7\] Game.v(976) " "Inferred latch for \"X_GG\[7\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[8\] Game.v(976) " "Inferred latch for \"X_GG\[8\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[9\] Game.v(976) " "Inferred latch for \"X_GG\[9\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[10\] Game.v(976) " "Inferred latch for \"X_GG\[10\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[11\] Game.v(976) " "Inferred latch for \"X_GG\[11\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[12\] Game.v(976) " "Inferred latch for \"X_GG\[12\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[13\] Game.v(976) " "Inferred latch for \"X_GG\[13\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[14\] Game.v(976) " "Inferred latch for \"X_GG\[14\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[15\] Game.v(976) " "Inferred latch for \"X_GG\[15\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[16\] Game.v(976) " "Inferred latch for \"X_GG\[16\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[17\] Game.v(976) " "Inferred latch for \"X_GG\[17\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[18\] Game.v(976) " "Inferred latch for \"X_GG\[18\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[19\] Game.v(976) " "Inferred latch for \"X_GG\[19\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[20\] Game.v(976) " "Inferred latch for \"X_GG\[20\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[21\] Game.v(976) " "Inferred latch for \"X_GG\[21\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[22\] Game.v(976) " "Inferred latch for \"X_GG\[22\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[23\] Game.v(976) " "Inferred latch for \"X_GG\[23\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[24\] Game.v(976) " "Inferred latch for \"X_GG\[24\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[25\] Game.v(976) " "Inferred latch for \"X_GG\[25\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_GG\[26\] Game.v(976) " "Inferred latch for \"X_GG\[26\]\" at Game.v(976)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 976 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[0\] Game.v(970) " "Inferred latch for \"y_gg\[0\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[1\] Game.v(970) " "Inferred latch for \"y_gg\[1\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[2\] Game.v(970) " "Inferred latch for \"y_gg\[2\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[3\] Game.v(970) " "Inferred latch for \"y_gg\[3\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[4\] Game.v(970) " "Inferred latch for \"y_gg\[4\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[5\] Game.v(970) " "Inferred latch for \"y_gg\[5\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[6\] Game.v(970) " "Inferred latch for \"y_gg\[6\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[7\] Game.v(970) " "Inferred latch for \"y_gg\[7\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[8\] Game.v(970) " "Inferred latch for \"y_gg\[8\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_gg\[9\] Game.v(970) " "Inferred latch for \"y_gg\[9\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[0\] Game.v(970) " "Inferred latch for \"x_gg\[0\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[1\] Game.v(970) " "Inferred latch for \"x_gg\[1\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[2\] Game.v(970) " "Inferred latch for \"x_gg\[2\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[3\] Game.v(970) " "Inferred latch for \"x_gg\[3\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[4\] Game.v(970) " "Inferred latch for \"x_gg\[4\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[5\] Game.v(970) " "Inferred latch for \"x_gg\[5\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[6\] Game.v(970) " "Inferred latch for \"x_gg\[6\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[7\] Game.v(970) " "Inferred latch for \"x_gg\[7\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[8\] Game.v(970) " "Inferred latch for \"x_gg\[8\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_gg\[9\] Game.v(970) " "Inferred latch for \"x_gg\[9\]\" at Game.v(970)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 970 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[0\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[0\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[1\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[1\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[2\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[2\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[3\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[3\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[4\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[4\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[5\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[5\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[6\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[6\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[7\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[7\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[8\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[8\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[9\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[9\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[10\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[10\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_C\[11\] Game.v(959) " "Inferred latch for \"Y_Blood_C\[11\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[0\] Game.v(959) " "Inferred latch for \"X_Blood_C\[0\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[1\] Game.v(959) " "Inferred latch for \"X_Blood_C\[1\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[2\] Game.v(959) " "Inferred latch for \"X_Blood_C\[2\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[3\] Game.v(959) " "Inferred latch for \"X_Blood_C\[3\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[4\] Game.v(959) " "Inferred latch for \"X_Blood_C\[4\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[5\] Game.v(959) " "Inferred latch for \"X_Blood_C\[5\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[6\] Game.v(959) " "Inferred latch for \"X_Blood_C\[6\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[7\] Game.v(959) " "Inferred latch for \"X_Blood_C\[7\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[8\] Game.v(959) " "Inferred latch for \"X_Blood_C\[8\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[9\] Game.v(959) " "Inferred latch for \"X_Blood_C\[9\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[10\] Game.v(959) " "Inferred latch for \"X_Blood_C\[10\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_C\[11\] Game.v(959) " "Inferred latch for \"X_Blood_C\[11\]\" at Game.v(959)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[0\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[0\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[1\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[1\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[2\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[2\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[3\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[3\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[4\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[4\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[5\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[5\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[6\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[6\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[7\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[7\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[8\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[8\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[9\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[9\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[10\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[10\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_B\[11\] Game.v(956) " "Inferred latch for \"Y_Blood_B\[11\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[0\] Game.v(956) " "Inferred latch for \"X_Blood_B\[0\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[1\] Game.v(956) " "Inferred latch for \"X_Blood_B\[1\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[2\] Game.v(956) " "Inferred latch for \"X_Blood_B\[2\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[3\] Game.v(956) " "Inferred latch for \"X_Blood_B\[3\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[4\] Game.v(956) " "Inferred latch for \"X_Blood_B\[4\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[5\] Game.v(956) " "Inferred latch for \"X_Blood_B\[5\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[6\] Game.v(956) " "Inferred latch for \"X_Blood_B\[6\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[7\] Game.v(956) " "Inferred latch for \"X_Blood_B\[7\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[8\] Game.v(956) " "Inferred latch for \"X_Blood_B\[8\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[9\] Game.v(956) " "Inferred latch for \"X_Blood_B\[9\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[10\] Game.v(956) " "Inferred latch for \"X_Blood_B\[10\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_B\[11\] Game.v(956) " "Inferred latch for \"X_Blood_B\[11\]\" at Game.v(956)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 956 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[0\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[0\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[1\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[1\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[2\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[2\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[3\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[3\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[4\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[4\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[5\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[5\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[6\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[6\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[7\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[7\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[8\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[8\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[9\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[9\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[10\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[10\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Blood_A\[11\] Game.v(953) " "Inferred latch for \"Y_Blood_A\[11\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[0\] Game.v(953) " "Inferred latch for \"X_Blood_A\[0\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[1\] Game.v(953) " "Inferred latch for \"X_Blood_A\[1\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[2\] Game.v(953) " "Inferred latch for \"X_Blood_A\[2\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[3\] Game.v(953) " "Inferred latch for \"X_Blood_A\[3\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[4\] Game.v(953) " "Inferred latch for \"X_Blood_A\[4\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[5\] Game.v(953) " "Inferred latch for \"X_Blood_A\[5\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[6\] Game.v(953) " "Inferred latch for \"X_Blood_A\[6\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[7\] Game.v(953) " "Inferred latch for \"X_Blood_A\[7\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[8\] Game.v(953) " "Inferred latch for \"X_Blood_A\[8\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[9\] Game.v(953) " "Inferred latch for \"X_Blood_A\[9\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[10\] Game.v(953) " "Inferred latch for \"X_Blood_A\[10\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Blood_A\[11\] Game.v(953) " "Inferred latch for \"X_Blood_A\[11\]\" at Game.v(953)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 953 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[0\] Game.v(934) " "Inferred latch for \"y_blood_c\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[1\] Game.v(934) " "Inferred latch for \"y_blood_c\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[2\] Game.v(934) " "Inferred latch for \"y_blood_c\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[3\] Game.v(934) " "Inferred latch for \"y_blood_c\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[4\] Game.v(934) " "Inferred latch for \"y_blood_c\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[5\] Game.v(934) " "Inferred latch for \"y_blood_c\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[6\] Game.v(934) " "Inferred latch for \"y_blood_c\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[7\] Game.v(934) " "Inferred latch for \"y_blood_c\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[8\] Game.v(934) " "Inferred latch for \"y_blood_c\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_c\[9\] Game.v(934) " "Inferred latch for \"y_blood_c\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[0\] Game.v(934) " "Inferred latch for \"x_blood_c\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[1\] Game.v(934) " "Inferred latch for \"x_blood_c\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[2\] Game.v(934) " "Inferred latch for \"x_blood_c\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[3\] Game.v(934) " "Inferred latch for \"x_blood_c\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[4\] Game.v(934) " "Inferred latch for \"x_blood_c\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[5\] Game.v(934) " "Inferred latch for \"x_blood_c\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[6\] Game.v(934) " "Inferred latch for \"x_blood_c\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[7\] Game.v(934) " "Inferred latch for \"x_blood_c\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[8\] Game.v(934) " "Inferred latch for \"x_blood_c\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_c\[9\] Game.v(934) " "Inferred latch for \"x_blood_c\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[0\] Game.v(934) " "Inferred latch for \"y_blood_b\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[1\] Game.v(934) " "Inferred latch for \"y_blood_b\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[2\] Game.v(934) " "Inferred latch for \"y_blood_b\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[3\] Game.v(934) " "Inferred latch for \"y_blood_b\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[4\] Game.v(934) " "Inferred latch for \"y_blood_b\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[5\] Game.v(934) " "Inferred latch for \"y_blood_b\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[6\] Game.v(934) " "Inferred latch for \"y_blood_b\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[7\] Game.v(934) " "Inferred latch for \"y_blood_b\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[8\] Game.v(934) " "Inferred latch for \"y_blood_b\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_b\[9\] Game.v(934) " "Inferred latch for \"y_blood_b\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[0\] Game.v(934) " "Inferred latch for \"x_blood_b\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[1\] Game.v(934) " "Inferred latch for \"x_blood_b\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[2\] Game.v(934) " "Inferred latch for \"x_blood_b\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[3\] Game.v(934) " "Inferred latch for \"x_blood_b\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[4\] Game.v(934) " "Inferred latch for \"x_blood_b\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[5\] Game.v(934) " "Inferred latch for \"x_blood_b\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[6\] Game.v(934) " "Inferred latch for \"x_blood_b\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[7\] Game.v(934) " "Inferred latch for \"x_blood_b\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[8\] Game.v(934) " "Inferred latch for \"x_blood_b\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_b\[9\] Game.v(934) " "Inferred latch for \"x_blood_b\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[0\] Game.v(934) " "Inferred latch for \"y_blood_a\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[1\] Game.v(934) " "Inferred latch for \"y_blood_a\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[2\] Game.v(934) " "Inferred latch for \"y_blood_a\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[3\] Game.v(934) " "Inferred latch for \"y_blood_a\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[4\] Game.v(934) " "Inferred latch for \"y_blood_a\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[5\] Game.v(934) " "Inferred latch for \"y_blood_a\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[6\] Game.v(934) " "Inferred latch for \"y_blood_a\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[7\] Game.v(934) " "Inferred latch for \"y_blood_a\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[8\] Game.v(934) " "Inferred latch for \"y_blood_a\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_blood_a\[9\] Game.v(934) " "Inferred latch for \"y_blood_a\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[0\] Game.v(934) " "Inferred latch for \"x_blood_a\[0\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[1\] Game.v(934) " "Inferred latch for \"x_blood_a\[1\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[2\] Game.v(934) " "Inferred latch for \"x_blood_a\[2\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[3\] Game.v(934) " "Inferred latch for \"x_blood_a\[3\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[4\] Game.v(934) " "Inferred latch for \"x_blood_a\[4\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[5\] Game.v(934) " "Inferred latch for \"x_blood_a\[5\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[6\] Game.v(934) " "Inferred latch for \"x_blood_a\[6\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[7\] Game.v(934) " "Inferred latch for \"x_blood_a\[7\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[8\] Game.v(934) " "Inferred latch for \"x_blood_a\[8\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_blood_a\[9\] Game.v(934) " "Inferred latch for \"x_blood_a\[9\]\" at Game.v(934)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[0\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[0\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[1\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[1\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[2\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[2\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[3\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[3\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[4\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[4\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[5\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[5\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[6\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[6\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[7\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[7\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[8\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[8\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[9\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[9\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[10\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[10\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_C\[11\] Game.v(922) " "Inferred latch for \"Y_Bomb_C\[11\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[0\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[0\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[1\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[1\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[2\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[2\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[3\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[3\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[4\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[4\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[5\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[5\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[6\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[6\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[7\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[7\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[8\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[8\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[9\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[9\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[10\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[10\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_C\[11\] Game.v(922) " "Inferred latch for \"X_Bomb_C\[11\]\" at Game.v(922)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[0\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[0\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[1\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[1\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[2\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[2\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[3\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[3\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[4\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[4\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[5\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[5\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[6\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[6\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[7\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[7\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[8\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[8\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[9\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[9\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[10\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[10\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_B\[11\] Game.v(919) " "Inferred latch for \"Y_Bomb_B\[11\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[0\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[0\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[1\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[1\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[2\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[2\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[3\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[3\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[4\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[4\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[5\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[5\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[6\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[6\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[7\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[7\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[8\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[8\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[9\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[9\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[10\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[10\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_B\[11\] Game.v(919) " "Inferred latch for \"X_Bomb_B\[11\]\" at Game.v(919)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 919 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[0\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[0\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[1\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[1\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[2\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[2\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[3\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[3\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[4\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[4\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[5\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[5\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[6\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[6\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[7\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[7\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[8\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[8\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[9\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[9\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[10\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[10\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bomb_A\[11\] Game.v(916) " "Inferred latch for \"Y_Bomb_A\[11\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[0\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[0\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[1\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[1\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[2\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[2\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[3\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[3\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[4\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[4\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[5\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[5\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[6\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[6\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[7\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[7\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[8\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[8\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[9\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[9\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[10\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[10\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bomb_A\[11\] Game.v(916) " "Inferred latch for \"X_Bomb_A\[11\]\" at Game.v(916)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 916 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[0\] Game.v(897) " "Inferred latch for \"y_bomb_c\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[1\] Game.v(897) " "Inferred latch for \"y_bomb_c\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[2\] Game.v(897) " "Inferred latch for \"y_bomb_c\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[3\] Game.v(897) " "Inferred latch for \"y_bomb_c\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[4\] Game.v(897) " "Inferred latch for \"y_bomb_c\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[5\] Game.v(897) " "Inferred latch for \"y_bomb_c\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[6\] Game.v(897) " "Inferred latch for \"y_bomb_c\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[7\] Game.v(897) " "Inferred latch for \"y_bomb_c\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[8\] Game.v(897) " "Inferred latch for \"y_bomb_c\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_c\[9\] Game.v(897) " "Inferred latch for \"y_bomb_c\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[0\] Game.v(897) " "Inferred latch for \"x_bomb_c\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[1\] Game.v(897) " "Inferred latch for \"x_bomb_c\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[2\] Game.v(897) " "Inferred latch for \"x_bomb_c\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[3\] Game.v(897) " "Inferred latch for \"x_bomb_c\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[4\] Game.v(897) " "Inferred latch for \"x_bomb_c\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[5\] Game.v(897) " "Inferred latch for \"x_bomb_c\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[6\] Game.v(897) " "Inferred latch for \"x_bomb_c\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[7\] Game.v(897) " "Inferred latch for \"x_bomb_c\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[8\] Game.v(897) " "Inferred latch for \"x_bomb_c\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_c\[9\] Game.v(897) " "Inferred latch for \"x_bomb_c\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[0\] Game.v(897) " "Inferred latch for \"y_bomb_b\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[1\] Game.v(897) " "Inferred latch for \"y_bomb_b\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[2\] Game.v(897) " "Inferred latch for \"y_bomb_b\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[3\] Game.v(897) " "Inferred latch for \"y_bomb_b\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[4\] Game.v(897) " "Inferred latch for \"y_bomb_b\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[5\] Game.v(897) " "Inferred latch for \"y_bomb_b\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[6\] Game.v(897) " "Inferred latch for \"y_bomb_b\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[7\] Game.v(897) " "Inferred latch for \"y_bomb_b\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[8\] Game.v(897) " "Inferred latch for \"y_bomb_b\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_b\[9\] Game.v(897) " "Inferred latch for \"y_bomb_b\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[0\] Game.v(897) " "Inferred latch for \"x_bomb_b\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[1\] Game.v(897) " "Inferred latch for \"x_bomb_b\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[2\] Game.v(897) " "Inferred latch for \"x_bomb_b\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[3\] Game.v(897) " "Inferred latch for \"x_bomb_b\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[4\] Game.v(897) " "Inferred latch for \"x_bomb_b\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[5\] Game.v(897) " "Inferred latch for \"x_bomb_b\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[6\] Game.v(897) " "Inferred latch for \"x_bomb_b\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[7\] Game.v(897) " "Inferred latch for \"x_bomb_b\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[8\] Game.v(897) " "Inferred latch for \"x_bomb_b\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_b\[9\] Game.v(897) " "Inferred latch for \"x_bomb_b\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[0\] Game.v(897) " "Inferred latch for \"y_bomb_a\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[1\] Game.v(897) " "Inferred latch for \"y_bomb_a\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[2\] Game.v(897) " "Inferred latch for \"y_bomb_a\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[3\] Game.v(897) " "Inferred latch for \"y_bomb_a\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[4\] Game.v(897) " "Inferred latch for \"y_bomb_a\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[5\] Game.v(897) " "Inferred latch for \"y_bomb_a\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[6\] Game.v(897) " "Inferred latch for \"y_bomb_a\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[7\] Game.v(897) " "Inferred latch for \"y_bomb_a\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[8\] Game.v(897) " "Inferred latch for \"y_bomb_a\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bomb_a\[9\] Game.v(897) " "Inferred latch for \"y_bomb_a\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[0\] Game.v(897) " "Inferred latch for \"x_bomb_a\[0\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[1\] Game.v(897) " "Inferred latch for \"x_bomb_a\[1\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[2\] Game.v(897) " "Inferred latch for \"x_bomb_a\[2\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[3\] Game.v(897) " "Inferred latch for \"x_bomb_a\[3\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[4\] Game.v(897) " "Inferred latch for \"x_bomb_a\[4\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[5\] Game.v(897) " "Inferred latch for \"x_bomb_a\[5\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[6\] Game.v(897) " "Inferred latch for \"x_bomb_a\[6\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[7\] Game.v(897) " "Inferred latch for \"x_bomb_a\[7\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[8\] Game.v(897) " "Inferred latch for \"x_bomb_a\[8\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bomb_a\[9\] Game.v(897) " "Inferred latch for \"x_bomb_a\[9\]\" at Game.v(897)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[0\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[0\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[1\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[1\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[2\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[2\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[3\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[3\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[4\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[4\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[5\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[5\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[6\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[6\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[7\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[7\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[8\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[8\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[9\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[9\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[10\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[10\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_C\[11\] Game.v(885) " "Inferred latch for \"Y_Coin_C\[11\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[0\] Game.v(885) " "Inferred latch for \"X_Coin_C\[0\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[1\] Game.v(885) " "Inferred latch for \"X_Coin_C\[1\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[2\] Game.v(885) " "Inferred latch for \"X_Coin_C\[2\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[3\] Game.v(885) " "Inferred latch for \"X_Coin_C\[3\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[4\] Game.v(885) " "Inferred latch for \"X_Coin_C\[4\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[5\] Game.v(885) " "Inferred latch for \"X_Coin_C\[5\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[6\] Game.v(885) " "Inferred latch for \"X_Coin_C\[6\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[7\] Game.v(885) " "Inferred latch for \"X_Coin_C\[7\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[8\] Game.v(885) " "Inferred latch for \"X_Coin_C\[8\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[9\] Game.v(885) " "Inferred latch for \"X_Coin_C\[9\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[10\] Game.v(885) " "Inferred latch for \"X_Coin_C\[10\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_C\[11\] Game.v(885) " "Inferred latch for \"X_Coin_C\[11\]\" at Game.v(885)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[0\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[0\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[1\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[1\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[2\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[2\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[3\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[3\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[4\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[4\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[5\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[5\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[6\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[6\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[7\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[7\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[8\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[8\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[9\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[9\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[10\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[10\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_B\[11\] Game.v(882) " "Inferred latch for \"Y_Coin_B\[11\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[0\] Game.v(882) " "Inferred latch for \"X_Coin_B\[0\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[1\] Game.v(882) " "Inferred latch for \"X_Coin_B\[1\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[2\] Game.v(882) " "Inferred latch for \"X_Coin_B\[2\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[3\] Game.v(882) " "Inferred latch for \"X_Coin_B\[3\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[4\] Game.v(882) " "Inferred latch for \"X_Coin_B\[4\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[5\] Game.v(882) " "Inferred latch for \"X_Coin_B\[5\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[6\] Game.v(882) " "Inferred latch for \"X_Coin_B\[6\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[7\] Game.v(882) " "Inferred latch for \"X_Coin_B\[7\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[8\] Game.v(882) " "Inferred latch for \"X_Coin_B\[8\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[9\] Game.v(882) " "Inferred latch for \"X_Coin_B\[9\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[10\] Game.v(882) " "Inferred latch for \"X_Coin_B\[10\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_B\[11\] Game.v(882) " "Inferred latch for \"X_Coin_B\[11\]\" at Game.v(882)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 882 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[0\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[0\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[1\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[1\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[2\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[2\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[3\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[3\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[4\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[4\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[5\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[5\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[6\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[6\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[7\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[7\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[8\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[8\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[9\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[9\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[10\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[10\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Coin_A\[11\] Game.v(879) " "Inferred latch for \"Y_Coin_A\[11\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[0\] Game.v(879) " "Inferred latch for \"X_Coin_A\[0\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[1\] Game.v(879) " "Inferred latch for \"X_Coin_A\[1\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[2\] Game.v(879) " "Inferred latch for \"X_Coin_A\[2\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[3\] Game.v(879) " "Inferred latch for \"X_Coin_A\[3\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[4\] Game.v(879) " "Inferred latch for \"X_Coin_A\[4\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[5\] Game.v(879) " "Inferred latch for \"X_Coin_A\[5\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[6\] Game.v(879) " "Inferred latch for \"X_Coin_A\[6\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[7\] Game.v(879) " "Inferred latch for \"X_Coin_A\[7\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[8\] Game.v(879) " "Inferred latch for \"X_Coin_A\[8\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[9\] Game.v(879) " "Inferred latch for \"X_Coin_A\[9\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[10\] Game.v(879) " "Inferred latch for \"X_Coin_A\[10\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Coin_A\[11\] Game.v(879) " "Inferred latch for \"X_Coin_A\[11\]\" at Game.v(879)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 879 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[0\] Game.v(860) " "Inferred latch for \"y_coin_c\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[1\] Game.v(860) " "Inferred latch for \"y_coin_c\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[2\] Game.v(860) " "Inferred latch for \"y_coin_c\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[3\] Game.v(860) " "Inferred latch for \"y_coin_c\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[4\] Game.v(860) " "Inferred latch for \"y_coin_c\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[5\] Game.v(860) " "Inferred latch for \"y_coin_c\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[6\] Game.v(860) " "Inferred latch for \"y_coin_c\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[7\] Game.v(860) " "Inferred latch for \"y_coin_c\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[8\] Game.v(860) " "Inferred latch for \"y_coin_c\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_c\[9\] Game.v(860) " "Inferred latch for \"y_coin_c\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[0\] Game.v(860) " "Inferred latch for \"x_coin_c\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[1\] Game.v(860) " "Inferred latch for \"x_coin_c\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[2\] Game.v(860) " "Inferred latch for \"x_coin_c\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[3\] Game.v(860) " "Inferred latch for \"x_coin_c\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[4\] Game.v(860) " "Inferred latch for \"x_coin_c\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[5\] Game.v(860) " "Inferred latch for \"x_coin_c\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[6\] Game.v(860) " "Inferred latch for \"x_coin_c\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[7\] Game.v(860) " "Inferred latch for \"x_coin_c\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[8\] Game.v(860) " "Inferred latch for \"x_coin_c\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_c\[9\] Game.v(860) " "Inferred latch for \"x_coin_c\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[0\] Game.v(860) " "Inferred latch for \"y_coin_b\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[1\] Game.v(860) " "Inferred latch for \"y_coin_b\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[2\] Game.v(860) " "Inferred latch for \"y_coin_b\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[3\] Game.v(860) " "Inferred latch for \"y_coin_b\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[4\] Game.v(860) " "Inferred latch for \"y_coin_b\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[5\] Game.v(860) " "Inferred latch for \"y_coin_b\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[6\] Game.v(860) " "Inferred latch for \"y_coin_b\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[7\] Game.v(860) " "Inferred latch for \"y_coin_b\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[8\] Game.v(860) " "Inferred latch for \"y_coin_b\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_b\[9\] Game.v(860) " "Inferred latch for \"y_coin_b\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[0\] Game.v(860) " "Inferred latch for \"x_coin_b\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[1\] Game.v(860) " "Inferred latch for \"x_coin_b\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[2\] Game.v(860) " "Inferred latch for \"x_coin_b\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[3\] Game.v(860) " "Inferred latch for \"x_coin_b\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[4\] Game.v(860) " "Inferred latch for \"x_coin_b\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[5\] Game.v(860) " "Inferred latch for \"x_coin_b\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[6\] Game.v(860) " "Inferred latch for \"x_coin_b\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[7\] Game.v(860) " "Inferred latch for \"x_coin_b\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[8\] Game.v(860) " "Inferred latch for \"x_coin_b\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_b\[9\] Game.v(860) " "Inferred latch for \"x_coin_b\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[0\] Game.v(860) " "Inferred latch for \"y_coin_a\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[1\] Game.v(860) " "Inferred latch for \"y_coin_a\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[2\] Game.v(860) " "Inferred latch for \"y_coin_a\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[3\] Game.v(860) " "Inferred latch for \"y_coin_a\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[4\] Game.v(860) " "Inferred latch for \"y_coin_a\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[5\] Game.v(860) " "Inferred latch for \"y_coin_a\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[6\] Game.v(860) " "Inferred latch for \"y_coin_a\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[7\] Game.v(860) " "Inferred latch for \"y_coin_a\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[8\] Game.v(860) " "Inferred latch for \"y_coin_a\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_coin_a\[9\] Game.v(860) " "Inferred latch for \"y_coin_a\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[0\] Game.v(860) " "Inferred latch for \"x_coin_a\[0\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[1\] Game.v(860) " "Inferred latch for \"x_coin_a\[1\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[2\] Game.v(860) " "Inferred latch for \"x_coin_a\[2\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[3\] Game.v(860) " "Inferred latch for \"x_coin_a\[3\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[4\] Game.v(860) " "Inferred latch for \"x_coin_a\[4\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[5\] Game.v(860) " "Inferred latch for \"x_coin_a\[5\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[6\] Game.v(860) " "Inferred latch for \"x_coin_a\[6\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[7\] Game.v(860) " "Inferred latch for \"x_coin_a\[7\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[8\] Game.v(860) " "Inferred latch for \"x_coin_a\[8\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_coin_a\[9\] Game.v(860) " "Inferred latch for \"x_coin_a\[9\]\" at Game.v(860)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[0\] Game.v(850) " "Inferred latch for \"X_Dot\[0\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[1\] Game.v(850) " "Inferred latch for \"X_Dot\[1\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[2\] Game.v(850) " "Inferred latch for \"X_Dot\[2\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[3\] Game.v(850) " "Inferred latch for \"X_Dot\[3\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[4\] Game.v(850) " "Inferred latch for \"X_Dot\[4\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[5\] Game.v(850) " "Inferred latch for \"X_Dot\[5\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Dot\[6\] Game.v(850) " "Inferred latch for \"X_Dot\[6\]\" at Game.v(850)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[0\] Game.v(849) " "Inferred latch for \"S_Time_1\[0\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[1\] Game.v(849) " "Inferred latch for \"S_Time_1\[1\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694411998 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[2\] Game.v(849) " "Inferred latch for \"S_Time_1\[2\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[3\] Game.v(849) " "Inferred latch for \"S_Time_1\[3\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[4\] Game.v(849) " "Inferred latch for \"S_Time_1\[4\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[5\] Game.v(849) " "Inferred latch for \"S_Time_1\[5\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_1\[6\] Game.v(849) " "Inferred latch for \"S_Time_1\[6\]\" at Game.v(849)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[0\] Game.v(848) " "Inferred latch for \"S_Time_2\[0\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[1\] Game.v(848) " "Inferred latch for \"S_Time_2\[1\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[2\] Game.v(848) " "Inferred latch for \"S_Time_2\[2\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[3\] Game.v(848) " "Inferred latch for \"S_Time_2\[3\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[4\] Game.v(848) " "Inferred latch for \"S_Time_2\[4\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[5\] Game.v(848) " "Inferred latch for \"S_Time_2\[5\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Time_2\[6\] Game.v(848) " "Inferred latch for \"S_Time_2\[6\]\" at Game.v(848)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[0\] Game.v(847) " "Inferred latch for \"M_Time_1\[0\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[1\] Game.v(847) " "Inferred latch for \"M_Time_1\[1\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[2\] Game.v(847) " "Inferred latch for \"M_Time_1\[2\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[3\] Game.v(847) " "Inferred latch for \"M_Time_1\[3\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[4\] Game.v(847) " "Inferred latch for \"M_Time_1\[4\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[5\] Game.v(847) " "Inferred latch for \"M_Time_1\[5\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_1\[6\] Game.v(847) " "Inferred latch for \"M_Time_1\[6\]\" at Game.v(847)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[0\] Game.v(846) " "Inferred latch for \"M_Time_2\[0\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[1\] Game.v(846) " "Inferred latch for \"M_Time_2\[1\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[2\] Game.v(846) " "Inferred latch for \"M_Time_2\[2\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[3\] Game.v(846) " "Inferred latch for \"M_Time_2\[3\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[4\] Game.v(846) " "Inferred latch for \"M_Time_2\[4\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[5\] Game.v(846) " "Inferred latch for \"M_Time_2\[5\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Time_2\[6\] Game.v(846) " "Inferred latch for \"M_Time_2\[6\]\" at Game.v(846)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 846 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[0\] Game.v(820) " "Inferred latch for \"y_time_s1\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[1\] Game.v(820) " "Inferred latch for \"y_time_s1\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[2\] Game.v(820) " "Inferred latch for \"y_time_s1\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[3\] Game.v(820) " "Inferred latch for \"y_time_s1\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[4\] Game.v(820) " "Inferred latch for \"y_time_s1\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[5\] Game.v(820) " "Inferred latch for \"y_time_s1\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[6\] Game.v(820) " "Inferred latch for \"y_time_s1\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[7\] Game.v(820) " "Inferred latch for \"y_time_s1\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[8\] Game.v(820) " "Inferred latch for \"y_time_s1\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s1\[9\] Game.v(820) " "Inferred latch for \"y_time_s1\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[0\] Game.v(820) " "Inferred latch for \"x_time_s1\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[1\] Game.v(820) " "Inferred latch for \"x_time_s1\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[2\] Game.v(820) " "Inferred latch for \"x_time_s1\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[3\] Game.v(820) " "Inferred latch for \"x_time_s1\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[4\] Game.v(820) " "Inferred latch for \"x_time_s1\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[5\] Game.v(820) " "Inferred latch for \"x_time_s1\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[6\] Game.v(820) " "Inferred latch for \"x_time_s1\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[7\] Game.v(820) " "Inferred latch for \"x_time_s1\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[8\] Game.v(820) " "Inferred latch for \"x_time_s1\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s1\[9\] Game.v(820) " "Inferred latch for \"x_time_s1\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[0\] Game.v(820) " "Inferred latch for \"y_time_s2\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[1\] Game.v(820) " "Inferred latch for \"y_time_s2\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[2\] Game.v(820) " "Inferred latch for \"y_time_s2\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[3\] Game.v(820) " "Inferred latch for \"y_time_s2\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[4\] Game.v(820) " "Inferred latch for \"y_time_s2\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[5\] Game.v(820) " "Inferred latch for \"y_time_s2\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[6\] Game.v(820) " "Inferred latch for \"y_time_s2\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[7\] Game.v(820) " "Inferred latch for \"y_time_s2\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[8\] Game.v(820) " "Inferred latch for \"y_time_s2\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_s2\[9\] Game.v(820) " "Inferred latch for \"y_time_s2\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[0\] Game.v(820) " "Inferred latch for \"x_time_s2\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[1\] Game.v(820) " "Inferred latch for \"x_time_s2\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[2\] Game.v(820) " "Inferred latch for \"x_time_s2\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[3\] Game.v(820) " "Inferred latch for \"x_time_s2\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[4\] Game.v(820) " "Inferred latch for \"x_time_s2\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[5\] Game.v(820) " "Inferred latch for \"x_time_s2\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[6\] Game.v(820) " "Inferred latch for \"x_time_s2\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[7\] Game.v(820) " "Inferred latch for \"x_time_s2\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[8\] Game.v(820) " "Inferred latch for \"x_time_s2\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_s2\[9\] Game.v(820) " "Inferred latch for \"x_time_s2\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[0\] Game.v(820) " "Inferred latch for \"y_dot\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[1\] Game.v(820) " "Inferred latch for \"y_dot\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[2\] Game.v(820) " "Inferred latch for \"y_dot\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[3\] Game.v(820) " "Inferred latch for \"y_dot\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[4\] Game.v(820) " "Inferred latch for \"y_dot\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[5\] Game.v(820) " "Inferred latch for \"y_dot\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[6\] Game.v(820) " "Inferred latch for \"y_dot\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[7\] Game.v(820) " "Inferred latch for \"y_dot\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[8\] Game.v(820) " "Inferred latch for \"y_dot\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_dot\[9\] Game.v(820) " "Inferred latch for \"y_dot\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[0\] Game.v(820) " "Inferred latch for \"x_dot\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[1\] Game.v(820) " "Inferred latch for \"x_dot\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[2\] Game.v(820) " "Inferred latch for \"x_dot\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[3\] Game.v(820) " "Inferred latch for \"x_dot\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[4\] Game.v(820) " "Inferred latch for \"x_dot\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[5\] Game.v(820) " "Inferred latch for \"x_dot\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[6\] Game.v(820) " "Inferred latch for \"x_dot\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[7\] Game.v(820) " "Inferred latch for \"x_dot\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[8\] Game.v(820) " "Inferred latch for \"x_dot\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_dot\[9\] Game.v(820) " "Inferred latch for \"x_dot\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[0\] Game.v(820) " "Inferred latch for \"y_time_m1\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[1\] Game.v(820) " "Inferred latch for \"y_time_m1\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[2\] Game.v(820) " "Inferred latch for \"y_time_m1\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[3\] Game.v(820) " "Inferred latch for \"y_time_m1\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[4\] Game.v(820) " "Inferred latch for \"y_time_m1\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[5\] Game.v(820) " "Inferred latch for \"y_time_m1\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[6\] Game.v(820) " "Inferred latch for \"y_time_m1\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[7\] Game.v(820) " "Inferred latch for \"y_time_m1\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[8\] Game.v(820) " "Inferred latch for \"y_time_m1\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m1\[9\] Game.v(820) " "Inferred latch for \"y_time_m1\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[0\] Game.v(820) " "Inferred latch for \"x_time_m1\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[1\] Game.v(820) " "Inferred latch for \"x_time_m1\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[2\] Game.v(820) " "Inferred latch for \"x_time_m1\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[3\] Game.v(820) " "Inferred latch for \"x_time_m1\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[4\] Game.v(820) " "Inferred latch for \"x_time_m1\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[5\] Game.v(820) " "Inferred latch for \"x_time_m1\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[6\] Game.v(820) " "Inferred latch for \"x_time_m1\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[7\] Game.v(820) " "Inferred latch for \"x_time_m1\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[8\] Game.v(820) " "Inferred latch for \"x_time_m1\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m1\[9\] Game.v(820) " "Inferred latch for \"x_time_m1\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[0\] Game.v(820) " "Inferred latch for \"y_time_m2\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[1\] Game.v(820) " "Inferred latch for \"y_time_m2\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[2\] Game.v(820) " "Inferred latch for \"y_time_m2\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[3\] Game.v(820) " "Inferred latch for \"y_time_m2\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[4\] Game.v(820) " "Inferred latch for \"y_time_m2\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[5\] Game.v(820) " "Inferred latch for \"y_time_m2\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[6\] Game.v(820) " "Inferred latch for \"y_time_m2\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[7\] Game.v(820) " "Inferred latch for \"y_time_m2\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[8\] Game.v(820) " "Inferred latch for \"y_time_m2\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_time_m2\[9\] Game.v(820) " "Inferred latch for \"y_time_m2\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[0\] Game.v(820) " "Inferred latch for \"x_time_m2\[0\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[1\] Game.v(820) " "Inferred latch for \"x_time_m2\[1\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[2\] Game.v(820) " "Inferred latch for \"x_time_m2\[2\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[3\] Game.v(820) " "Inferred latch for \"x_time_m2\[3\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[4\] Game.v(820) " "Inferred latch for \"x_time_m2\[4\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[5\] Game.v(820) " "Inferred latch for \"x_time_m2\[5\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[6\] Game.v(820) " "Inferred latch for \"x_time_m2\[6\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[7\] Game.v(820) " "Inferred latch for \"x_time_m2\[7\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[8\] Game.v(820) " "Inferred latch for \"x_time_m2\[8\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_time_m2\[9\] Game.v(820) " "Inferred latch for \"x_time_m2\[9\]\" at Game.v(820)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[0\] Game.v(811) " "Inferred latch for \"Best_Text\[0\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[1\] Game.v(811) " "Inferred latch for \"Best_Text\[1\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[2\] Game.v(811) " "Inferred latch for \"Best_Text\[2\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[3\] Game.v(811) " "Inferred latch for \"Best_Text\[3\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[4\] Game.v(811) " "Inferred latch for \"Best_Text\[4\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[5\] Game.v(811) " "Inferred latch for \"Best_Text\[5\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Best_Text\[6\] Game.v(811) " "Inferred latch for \"Best_Text\[6\]\" at Game.v(811)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 811 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[0\] Game.v(805) " "Inferred latch for \"y_best\[0\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[1\] Game.v(805) " "Inferred latch for \"y_best\[1\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[2\] Game.v(805) " "Inferred latch for \"y_best\[2\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[3\] Game.v(805) " "Inferred latch for \"y_best\[3\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[4\] Game.v(805) " "Inferred latch for \"y_best\[4\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[5\] Game.v(805) " "Inferred latch for \"y_best\[5\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[6\] Game.v(805) " "Inferred latch for \"y_best\[6\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[7\] Game.v(805) " "Inferred latch for \"y_best\[7\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[8\] Game.v(805) " "Inferred latch for \"y_best\[8\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best\[9\] Game.v(805) " "Inferred latch for \"y_best\[9\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[0\] Game.v(805) " "Inferred latch for \"x_best\[0\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[1\] Game.v(805) " "Inferred latch for \"x_best\[1\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[2\] Game.v(805) " "Inferred latch for \"x_best\[2\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[3\] Game.v(805) " "Inferred latch for \"x_best\[3\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[4\] Game.v(805) " "Inferred latch for \"x_best\[4\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[5\] Game.v(805) " "Inferred latch for \"x_best\[5\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[6\] Game.v(805) " "Inferred latch for \"x_best\[6\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[7\] Game.v(805) " "Inferred latch for \"x_best\[7\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[8\] Game.v(805) " "Inferred latch for \"x_best\[8\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best\[9\] Game.v(805) " "Inferred latch for \"x_best\[9\]\" at Game.v(805)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[0\] Game.v(796) " "Inferred latch for \"Score_Text\[0\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[1\] Game.v(796) " "Inferred latch for \"Score_Text\[1\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[2\] Game.v(796) " "Inferred latch for \"Score_Text\[2\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[3\] Game.v(796) " "Inferred latch for \"Score_Text\[3\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[4\] Game.v(796) " "Inferred latch for \"Score_Text\[4\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[5\] Game.v(796) " "Inferred latch for \"Score_Text\[5\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Score_Text\[6\] Game.v(796) " "Inferred latch for \"Score_Text\[6\]\" at Game.v(796)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[0\] Game.v(790) " "Inferred latch for \"y_score\[0\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[1\] Game.v(790) " "Inferred latch for \"y_score\[1\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[2\] Game.v(790) " "Inferred latch for \"y_score\[2\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[3\] Game.v(790) " "Inferred latch for \"y_score\[3\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[4\] Game.v(790) " "Inferred latch for \"y_score\[4\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[5\] Game.v(790) " "Inferred latch for \"y_score\[5\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[6\] Game.v(790) " "Inferred latch for \"y_score\[6\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[7\] Game.v(790) " "Inferred latch for \"y_score\[7\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[8\] Game.v(790) " "Inferred latch for \"y_score\[8\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score\[9\] Game.v(790) " "Inferred latch for \"y_score\[9\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[0\] Game.v(790) " "Inferred latch for \"x_score\[0\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[1\] Game.v(790) " "Inferred latch for \"x_score\[1\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[2\] Game.v(790) " "Inferred latch for \"x_score\[2\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[3\] Game.v(790) " "Inferred latch for \"x_score\[3\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[4\] Game.v(790) " "Inferred latch for \"x_score\[4\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[5\] Game.v(790) " "Inferred latch for \"x_score\[5\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[6\] Game.v(790) " "Inferred latch for \"x_score\[6\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[7\] Game.v(790) " "Inferred latch for \"x_score\[7\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[8\] Game.v(790) " "Inferred latch for \"x_score\[8\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score\[9\] Game.v(790) " "Inferred latch for \"x_score\[9\]\" at Game.v(790)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 790 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[0\] Game.v(781) " "Inferred latch for \"N_Best\[0\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[1\] Game.v(781) " "Inferred latch for \"N_Best\[1\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[2\] Game.v(781) " "Inferred latch for \"N_Best\[2\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[3\] Game.v(781) " "Inferred latch for \"N_Best\[3\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[4\] Game.v(781) " "Inferred latch for \"N_Best\[4\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[5\] Game.v(781) " "Inferred latch for \"N_Best\[5\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Best\[6\] Game.v(781) " "Inferred latch for \"N_Best\[6\]\" at Game.v(781)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[0\] Game.v(780) " "Inferred latch for \"M_Best\[0\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[1\] Game.v(780) " "Inferred latch for \"M_Best\[1\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[2\] Game.v(780) " "Inferred latch for \"M_Best\[2\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[3\] Game.v(780) " "Inferred latch for \"M_Best\[3\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[4\] Game.v(780) " "Inferred latch for \"M_Best\[4\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[5\] Game.v(780) " "Inferred latch for \"M_Best\[5\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Best\[6\] Game.v(780) " "Inferred latch for \"M_Best\[6\]\" at Game.v(780)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 780 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[0\] Game.v(779) " "Inferred latch for \"W_Best\[0\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[1\] Game.v(779) " "Inferred latch for \"W_Best\[1\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[2\] Game.v(779) " "Inferred latch for \"W_Best\[2\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[3\] Game.v(779) " "Inferred latch for \"W_Best\[3\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[4\] Game.v(779) " "Inferred latch for \"W_Best\[4\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[5\] Game.v(779) " "Inferred latch for \"W_Best\[5\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Best\[6\] Game.v(779) " "Inferred latch for \"W_Best\[6\]\" at Game.v(779)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[0\] Game.v(778) " "Inferred latch for \"Z_Best\[0\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[1\] Game.v(778) " "Inferred latch for \"Z_Best\[1\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[2\] Game.v(778) " "Inferred latch for \"Z_Best\[2\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[3\] Game.v(778) " "Inferred latch for \"Z_Best\[3\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[4\] Game.v(778) " "Inferred latch for \"Z_Best\[4\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[5\] Game.v(778) " "Inferred latch for \"Z_Best\[5\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Best\[6\] Game.v(778) " "Inferred latch for \"Z_Best\[6\]\" at Game.v(778)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[0\] Game.v(777) " "Inferred latch for \"Y_Best\[0\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[1\] Game.v(777) " "Inferred latch for \"Y_Best\[1\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[2\] Game.v(777) " "Inferred latch for \"Y_Best\[2\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[3\] Game.v(777) " "Inferred latch for \"Y_Best\[3\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[4\] Game.v(777) " "Inferred latch for \"Y_Best\[4\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[5\] Game.v(777) " "Inferred latch for \"Y_Best\[5\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Best\[6\] Game.v(777) " "Inferred latch for \"Y_Best\[6\]\" at Game.v(777)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 777 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[0\] Game.v(776) " "Inferred latch for \"X_Best\[0\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[1\] Game.v(776) " "Inferred latch for \"X_Best\[1\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[2\] Game.v(776) " "Inferred latch for \"X_Best\[2\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[3\] Game.v(776) " "Inferred latch for \"X_Best\[3\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[4\] Game.v(776) " "Inferred latch for \"X_Best\[4\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[5\] Game.v(776) " "Inferred latch for \"X_Best\[5\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Best\[6\] Game.v(776) " "Inferred latch for \"X_Best\[6\]\" at Game.v(776)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 776 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[0\] Game.v(745) " "Inferred latch for \"y_best_0\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[1\] Game.v(745) " "Inferred latch for \"y_best_0\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[2\] Game.v(745) " "Inferred latch for \"y_best_0\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[3\] Game.v(745) " "Inferred latch for \"y_best_0\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[4\] Game.v(745) " "Inferred latch for \"y_best_0\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[5\] Game.v(745) " "Inferred latch for \"y_best_0\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[6\] Game.v(745) " "Inferred latch for \"y_best_0\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[7\] Game.v(745) " "Inferred latch for \"y_best_0\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[8\] Game.v(745) " "Inferred latch for \"y_best_0\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_0\[9\] Game.v(745) " "Inferred latch for \"y_best_0\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[0\] Game.v(745) " "Inferred latch for \"x_best_0\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[1\] Game.v(745) " "Inferred latch for \"x_best_0\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[2\] Game.v(745) " "Inferred latch for \"x_best_0\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[3\] Game.v(745) " "Inferred latch for \"x_best_0\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[4\] Game.v(745) " "Inferred latch for \"x_best_0\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[5\] Game.v(745) " "Inferred latch for \"x_best_0\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[6\] Game.v(745) " "Inferred latch for \"x_best_0\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[7\] Game.v(745) " "Inferred latch for \"x_best_0\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[8\] Game.v(745) " "Inferred latch for \"x_best_0\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_0\[9\] Game.v(745) " "Inferred latch for \"x_best_0\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[0\] Game.v(745) " "Inferred latch for \"y_best_1\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[1\] Game.v(745) " "Inferred latch for \"y_best_1\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[2\] Game.v(745) " "Inferred latch for \"y_best_1\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[3\] Game.v(745) " "Inferred latch for \"y_best_1\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[4\] Game.v(745) " "Inferred latch for \"y_best_1\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[5\] Game.v(745) " "Inferred latch for \"y_best_1\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[6\] Game.v(745) " "Inferred latch for \"y_best_1\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[7\] Game.v(745) " "Inferred latch for \"y_best_1\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[8\] Game.v(745) " "Inferred latch for \"y_best_1\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_1\[9\] Game.v(745) " "Inferred latch for \"y_best_1\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[0\] Game.v(745) " "Inferred latch for \"x_best_1\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[1\] Game.v(745) " "Inferred latch for \"x_best_1\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[2\] Game.v(745) " "Inferred latch for \"x_best_1\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[3\] Game.v(745) " "Inferred latch for \"x_best_1\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[4\] Game.v(745) " "Inferred latch for \"x_best_1\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[5\] Game.v(745) " "Inferred latch for \"x_best_1\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[6\] Game.v(745) " "Inferred latch for \"x_best_1\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[7\] Game.v(745) " "Inferred latch for \"x_best_1\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[8\] Game.v(745) " "Inferred latch for \"x_best_1\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_1\[9\] Game.v(745) " "Inferred latch for \"x_best_1\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[0\] Game.v(745) " "Inferred latch for \"y_best_2\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[1\] Game.v(745) " "Inferred latch for \"y_best_2\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[2\] Game.v(745) " "Inferred latch for \"y_best_2\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[3\] Game.v(745) " "Inferred latch for \"y_best_2\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[4\] Game.v(745) " "Inferred latch for \"y_best_2\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[5\] Game.v(745) " "Inferred latch for \"y_best_2\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[6\] Game.v(745) " "Inferred latch for \"y_best_2\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[7\] Game.v(745) " "Inferred latch for \"y_best_2\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[8\] Game.v(745) " "Inferred latch for \"y_best_2\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_2\[9\] Game.v(745) " "Inferred latch for \"y_best_2\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[0\] Game.v(745) " "Inferred latch for \"x_best_2\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[1\] Game.v(745) " "Inferred latch for \"x_best_2\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[2\] Game.v(745) " "Inferred latch for \"x_best_2\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[3\] Game.v(745) " "Inferred latch for \"x_best_2\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[4\] Game.v(745) " "Inferred latch for \"x_best_2\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[5\] Game.v(745) " "Inferred latch for \"x_best_2\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[6\] Game.v(745) " "Inferred latch for \"x_best_2\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[7\] Game.v(745) " "Inferred latch for \"x_best_2\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[8\] Game.v(745) " "Inferred latch for \"x_best_2\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_2\[9\] Game.v(745) " "Inferred latch for \"x_best_2\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[0\] Game.v(745) " "Inferred latch for \"y_best_3\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[1\] Game.v(745) " "Inferred latch for \"y_best_3\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[2\] Game.v(745) " "Inferred latch for \"y_best_3\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[3\] Game.v(745) " "Inferred latch for \"y_best_3\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[4\] Game.v(745) " "Inferred latch for \"y_best_3\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[5\] Game.v(745) " "Inferred latch for \"y_best_3\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[6\] Game.v(745) " "Inferred latch for \"y_best_3\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[7\] Game.v(745) " "Inferred latch for \"y_best_3\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[8\] Game.v(745) " "Inferred latch for \"y_best_3\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_3\[9\] Game.v(745) " "Inferred latch for \"y_best_3\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[0\] Game.v(745) " "Inferred latch for \"x_best_3\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[1\] Game.v(745) " "Inferred latch for \"x_best_3\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[2\] Game.v(745) " "Inferred latch for \"x_best_3\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[3\] Game.v(745) " "Inferred latch for \"x_best_3\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[4\] Game.v(745) " "Inferred latch for \"x_best_3\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[5\] Game.v(745) " "Inferred latch for \"x_best_3\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[6\] Game.v(745) " "Inferred latch for \"x_best_3\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[7\] Game.v(745) " "Inferred latch for \"x_best_3\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[8\] Game.v(745) " "Inferred latch for \"x_best_3\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_3\[9\] Game.v(745) " "Inferred latch for \"x_best_3\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[0\] Game.v(745) " "Inferred latch for \"y_best_4\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[1\] Game.v(745) " "Inferred latch for \"y_best_4\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[2\] Game.v(745) " "Inferred latch for \"y_best_4\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[3\] Game.v(745) " "Inferred latch for \"y_best_4\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[4\] Game.v(745) " "Inferred latch for \"y_best_4\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[5\] Game.v(745) " "Inferred latch for \"y_best_4\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[6\] Game.v(745) " "Inferred latch for \"y_best_4\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[7\] Game.v(745) " "Inferred latch for \"y_best_4\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[8\] Game.v(745) " "Inferred latch for \"y_best_4\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_4\[9\] Game.v(745) " "Inferred latch for \"y_best_4\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[0\] Game.v(745) " "Inferred latch for \"x_best_4\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[1\] Game.v(745) " "Inferred latch for \"x_best_4\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[2\] Game.v(745) " "Inferred latch for \"x_best_4\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[3\] Game.v(745) " "Inferred latch for \"x_best_4\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[4\] Game.v(745) " "Inferred latch for \"x_best_4\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[5\] Game.v(745) " "Inferred latch for \"x_best_4\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[6\] Game.v(745) " "Inferred latch for \"x_best_4\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[7\] Game.v(745) " "Inferred latch for \"x_best_4\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[8\] Game.v(745) " "Inferred latch for \"x_best_4\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_4\[9\] Game.v(745) " "Inferred latch for \"x_best_4\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[0\] Game.v(745) " "Inferred latch for \"y_best_5\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[1\] Game.v(745) " "Inferred latch for \"y_best_5\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[2\] Game.v(745) " "Inferred latch for \"y_best_5\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[3\] Game.v(745) " "Inferred latch for \"y_best_5\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[4\] Game.v(745) " "Inferred latch for \"y_best_5\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[5\] Game.v(745) " "Inferred latch for \"y_best_5\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[6\] Game.v(745) " "Inferred latch for \"y_best_5\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[7\] Game.v(745) " "Inferred latch for \"y_best_5\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[8\] Game.v(745) " "Inferred latch for \"y_best_5\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_best_5\[9\] Game.v(745) " "Inferred latch for \"y_best_5\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[0\] Game.v(745) " "Inferred latch for \"x_best_5\[0\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[1\] Game.v(745) " "Inferred latch for \"x_best_5\[1\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[2\] Game.v(745) " "Inferred latch for \"x_best_5\[2\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[3\] Game.v(745) " "Inferred latch for \"x_best_5\[3\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[4\] Game.v(745) " "Inferred latch for \"x_best_5\[4\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[5\] Game.v(745) " "Inferred latch for \"x_best_5\[5\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[6\] Game.v(745) " "Inferred latch for \"x_best_5\[6\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[7\] Game.v(745) " "Inferred latch for \"x_best_5\[7\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[8\] Game.v(745) " "Inferred latch for \"x_best_5\[8\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_best_5\[9\] Game.v(745) " "Inferred latch for \"x_best_5\[9\]\" at Game.v(745)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[0\] Game.v(736) " "Inferred latch for \"N_Score\[0\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[1\] Game.v(736) " "Inferred latch for \"N_Score\[1\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[2\] Game.v(736) " "Inferred latch for \"N_Score\[2\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[3\] Game.v(736) " "Inferred latch for \"N_Score\[3\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[4\] Game.v(736) " "Inferred latch for \"N_Score\[4\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[5\] Game.v(736) " "Inferred latch for \"N_Score\[5\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412007 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Score\[6\] Game.v(736) " "Inferred latch for \"N_Score\[6\]\" at Game.v(736)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[0\] Game.v(735) " "Inferred latch for \"M_Score\[0\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[1\] Game.v(735) " "Inferred latch for \"M_Score\[1\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[2\] Game.v(735) " "Inferred latch for \"M_Score\[2\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[3\] Game.v(735) " "Inferred latch for \"M_Score\[3\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[4\] Game.v(735) " "Inferred latch for \"M_Score\[4\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[5\] Game.v(735) " "Inferred latch for \"M_Score\[5\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Score\[6\] Game.v(735) " "Inferred latch for \"M_Score\[6\]\" at Game.v(735)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 735 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[0\] Game.v(734) " "Inferred latch for \"W_Score\[0\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[1\] Game.v(734) " "Inferred latch for \"W_Score\[1\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[2\] Game.v(734) " "Inferred latch for \"W_Score\[2\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[3\] Game.v(734) " "Inferred latch for \"W_Score\[3\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[4\] Game.v(734) " "Inferred latch for \"W_Score\[4\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[5\] Game.v(734) " "Inferred latch for \"W_Score\[5\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Score\[6\] Game.v(734) " "Inferred latch for \"W_Score\[6\]\" at Game.v(734)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 734 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[0\] Game.v(733) " "Inferred latch for \"Z_Score\[0\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[1\] Game.v(733) " "Inferred latch for \"Z_Score\[1\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[2\] Game.v(733) " "Inferred latch for \"Z_Score\[2\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[3\] Game.v(733) " "Inferred latch for \"Z_Score\[3\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[4\] Game.v(733) " "Inferred latch for \"Z_Score\[4\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[5\] Game.v(733) " "Inferred latch for \"Z_Score\[5\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Score\[6\] Game.v(733) " "Inferred latch for \"Z_Score\[6\]\" at Game.v(733)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[0\] Game.v(732) " "Inferred latch for \"Y_Score\[0\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[1\] Game.v(732) " "Inferred latch for \"Y_Score\[1\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[2\] Game.v(732) " "Inferred latch for \"Y_Score\[2\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[3\] Game.v(732) " "Inferred latch for \"Y_Score\[3\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[4\] Game.v(732) " "Inferred latch for \"Y_Score\[4\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[5\] Game.v(732) " "Inferred latch for \"Y_Score\[5\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Score\[6\] Game.v(732) " "Inferred latch for \"Y_Score\[6\]\" at Game.v(732)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 732 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[0\] Game.v(731) " "Inferred latch for \"X_Score\[0\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[1\] Game.v(731) " "Inferred latch for \"X_Score\[1\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[2\] Game.v(731) " "Inferred latch for \"X_Score\[2\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[3\] Game.v(731) " "Inferred latch for \"X_Score\[3\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[4\] Game.v(731) " "Inferred latch for \"X_Score\[4\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[5\] Game.v(731) " "Inferred latch for \"X_Score\[5\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Score\[6\] Game.v(731) " "Inferred latch for \"X_Score\[6\]\" at Game.v(731)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 731 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[0\] Game.v(700) " "Inferred latch for \"y_score_0\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[1\] Game.v(700) " "Inferred latch for \"y_score_0\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[2\] Game.v(700) " "Inferred latch for \"y_score_0\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[3\] Game.v(700) " "Inferred latch for \"y_score_0\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[4\] Game.v(700) " "Inferred latch for \"y_score_0\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[5\] Game.v(700) " "Inferred latch for \"y_score_0\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[6\] Game.v(700) " "Inferred latch for \"y_score_0\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[7\] Game.v(700) " "Inferred latch for \"y_score_0\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[8\] Game.v(700) " "Inferred latch for \"y_score_0\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_0\[9\] Game.v(700) " "Inferred latch for \"y_score_0\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[0\] Game.v(700) " "Inferred latch for \"x_score_0\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[1\] Game.v(700) " "Inferred latch for \"x_score_0\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[2\] Game.v(700) " "Inferred latch for \"x_score_0\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[3\] Game.v(700) " "Inferred latch for \"x_score_0\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[4\] Game.v(700) " "Inferred latch for \"x_score_0\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[5\] Game.v(700) " "Inferred latch for \"x_score_0\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[6\] Game.v(700) " "Inferred latch for \"x_score_0\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[7\] Game.v(700) " "Inferred latch for \"x_score_0\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[8\] Game.v(700) " "Inferred latch for \"x_score_0\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_0\[9\] Game.v(700) " "Inferred latch for \"x_score_0\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[0\] Game.v(700) " "Inferred latch for \"y_score_1\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[1\] Game.v(700) " "Inferred latch for \"y_score_1\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[2\] Game.v(700) " "Inferred latch for \"y_score_1\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[3\] Game.v(700) " "Inferred latch for \"y_score_1\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[4\] Game.v(700) " "Inferred latch for \"y_score_1\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[5\] Game.v(700) " "Inferred latch for \"y_score_1\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[6\] Game.v(700) " "Inferred latch for \"y_score_1\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[7\] Game.v(700) " "Inferred latch for \"y_score_1\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[8\] Game.v(700) " "Inferred latch for \"y_score_1\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_1\[9\] Game.v(700) " "Inferred latch for \"y_score_1\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[0\] Game.v(700) " "Inferred latch for \"x_score_1\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[1\] Game.v(700) " "Inferred latch for \"x_score_1\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[2\] Game.v(700) " "Inferred latch for \"x_score_1\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[3\] Game.v(700) " "Inferred latch for \"x_score_1\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[4\] Game.v(700) " "Inferred latch for \"x_score_1\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[5\] Game.v(700) " "Inferred latch for \"x_score_1\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[6\] Game.v(700) " "Inferred latch for \"x_score_1\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[7\] Game.v(700) " "Inferred latch for \"x_score_1\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[8\] Game.v(700) " "Inferred latch for \"x_score_1\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_1\[9\] Game.v(700) " "Inferred latch for \"x_score_1\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[0\] Game.v(700) " "Inferred latch for \"y_score_2\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[1\] Game.v(700) " "Inferred latch for \"y_score_2\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[2\] Game.v(700) " "Inferred latch for \"y_score_2\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[3\] Game.v(700) " "Inferred latch for \"y_score_2\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[4\] Game.v(700) " "Inferred latch for \"y_score_2\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[5\] Game.v(700) " "Inferred latch for \"y_score_2\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[6\] Game.v(700) " "Inferred latch for \"y_score_2\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[7\] Game.v(700) " "Inferred latch for \"y_score_2\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[8\] Game.v(700) " "Inferred latch for \"y_score_2\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_2\[9\] Game.v(700) " "Inferred latch for \"y_score_2\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[0\] Game.v(700) " "Inferred latch for \"x_score_2\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[1\] Game.v(700) " "Inferred latch for \"x_score_2\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[2\] Game.v(700) " "Inferred latch for \"x_score_2\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[3\] Game.v(700) " "Inferred latch for \"x_score_2\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[4\] Game.v(700) " "Inferred latch for \"x_score_2\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[5\] Game.v(700) " "Inferred latch for \"x_score_2\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[6\] Game.v(700) " "Inferred latch for \"x_score_2\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[7\] Game.v(700) " "Inferred latch for \"x_score_2\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[8\] Game.v(700) " "Inferred latch for \"x_score_2\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_2\[9\] Game.v(700) " "Inferred latch for \"x_score_2\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[0\] Game.v(700) " "Inferred latch for \"y_score_3\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[1\] Game.v(700) " "Inferred latch for \"y_score_3\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[2\] Game.v(700) " "Inferred latch for \"y_score_3\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[3\] Game.v(700) " "Inferred latch for \"y_score_3\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[4\] Game.v(700) " "Inferred latch for \"y_score_3\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[5\] Game.v(700) " "Inferred latch for \"y_score_3\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[6\] Game.v(700) " "Inferred latch for \"y_score_3\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[7\] Game.v(700) " "Inferred latch for \"y_score_3\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[8\] Game.v(700) " "Inferred latch for \"y_score_3\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_3\[9\] Game.v(700) " "Inferred latch for \"y_score_3\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[0\] Game.v(700) " "Inferred latch for \"x_score_3\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[1\] Game.v(700) " "Inferred latch for \"x_score_3\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[2\] Game.v(700) " "Inferred latch for \"x_score_3\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[3\] Game.v(700) " "Inferred latch for \"x_score_3\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[4\] Game.v(700) " "Inferred latch for \"x_score_3\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[5\] Game.v(700) " "Inferred latch for \"x_score_3\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[6\] Game.v(700) " "Inferred latch for \"x_score_3\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[7\] Game.v(700) " "Inferred latch for \"x_score_3\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[8\] Game.v(700) " "Inferred latch for \"x_score_3\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_3\[9\] Game.v(700) " "Inferred latch for \"x_score_3\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[0\] Game.v(700) " "Inferred latch for \"y_score_4\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[1\] Game.v(700) " "Inferred latch for \"y_score_4\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[2\] Game.v(700) " "Inferred latch for \"y_score_4\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[3\] Game.v(700) " "Inferred latch for \"y_score_4\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[4\] Game.v(700) " "Inferred latch for \"y_score_4\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[5\] Game.v(700) " "Inferred latch for \"y_score_4\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[6\] Game.v(700) " "Inferred latch for \"y_score_4\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[7\] Game.v(700) " "Inferred latch for \"y_score_4\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[8\] Game.v(700) " "Inferred latch for \"y_score_4\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_4\[9\] Game.v(700) " "Inferred latch for \"y_score_4\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[0\] Game.v(700) " "Inferred latch for \"x_score_4\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[1\] Game.v(700) " "Inferred latch for \"x_score_4\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[2\] Game.v(700) " "Inferred latch for \"x_score_4\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[3\] Game.v(700) " "Inferred latch for \"x_score_4\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[4\] Game.v(700) " "Inferred latch for \"x_score_4\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[5\] Game.v(700) " "Inferred latch for \"x_score_4\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[6\] Game.v(700) " "Inferred latch for \"x_score_4\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[7\] Game.v(700) " "Inferred latch for \"x_score_4\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[8\] Game.v(700) " "Inferred latch for \"x_score_4\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_4\[9\] Game.v(700) " "Inferred latch for \"x_score_4\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[0\] Game.v(700) " "Inferred latch for \"y_score_5\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[1\] Game.v(700) " "Inferred latch for \"y_score_5\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[2\] Game.v(700) " "Inferred latch for \"y_score_5\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[3\] Game.v(700) " "Inferred latch for \"y_score_5\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[4\] Game.v(700) " "Inferred latch for \"y_score_5\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[5\] Game.v(700) " "Inferred latch for \"y_score_5\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[6\] Game.v(700) " "Inferred latch for \"y_score_5\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[7\] Game.v(700) " "Inferred latch for \"y_score_5\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[8\] Game.v(700) " "Inferred latch for \"y_score_5\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_score_5\[9\] Game.v(700) " "Inferred latch for \"y_score_5\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[0\] Game.v(700) " "Inferred latch for \"x_score_5\[0\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[1\] Game.v(700) " "Inferred latch for \"x_score_5\[1\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[2\] Game.v(700) " "Inferred latch for \"x_score_5\[2\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[3\] Game.v(700) " "Inferred latch for \"x_score_5\[3\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[4\] Game.v(700) " "Inferred latch for \"x_score_5\[4\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[5\] Game.v(700) " "Inferred latch for \"x_score_5\[5\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[6\] Game.v(700) " "Inferred latch for \"x_score_5\[6\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[7\] Game.v(700) " "Inferred latch for \"x_score_5\[7\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[8\] Game.v(700) " "Inferred latch for \"x_score_5\[8\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_score_5\[9\] Game.v(700) " "Inferred latch for \"x_score_5\[9\]\" at Game.v(700)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[0\] Game.v(688) " "Inferred latch for \"N_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[1\] Game.v(688) " "Inferred latch for \"N_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[2\] Game.v(688) " "Inferred latch for \"N_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[3\] Game.v(688) " "Inferred latch for \"N_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[4\] Game.v(688) " "Inferred latch for \"N_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[5\] Game.v(688) " "Inferred latch for \"N_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[6\] Game.v(688) " "Inferred latch for \"N_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[7\] Game.v(688) " "Inferred latch for \"N_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[8\] Game.v(688) " "Inferred latch for \"N_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[9\] Game.v(688) " "Inferred latch for \"N_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[10\] Game.v(688) " "Inferred latch for \"N_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[11\] Game.v(688) " "Inferred latch for \"N_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[12\] Game.v(688) " "Inferred latch for \"N_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[13\] Game.v(688) " "Inferred latch for \"N_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[14\] Game.v(688) " "Inferred latch for \"N_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[15\] Game.v(688) " "Inferred latch for \"N_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[16\] Game.v(688) " "Inferred latch for \"N_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[17\] Game.v(688) " "Inferred latch for \"N_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[18\] Game.v(688) " "Inferred latch for \"N_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[19\] Game.v(688) " "Inferred latch for \"N_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[20\] Game.v(688) " "Inferred latch for \"N_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_C\[21\] Game.v(688) " "Inferred latch for \"N_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412018 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[0\] Game.v(688) " "Inferred latch for \"M_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[1\] Game.v(688) " "Inferred latch for \"M_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[2\] Game.v(688) " "Inferred latch for \"M_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[3\] Game.v(688) " "Inferred latch for \"M_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[4\] Game.v(688) " "Inferred latch for \"M_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[5\] Game.v(688) " "Inferred latch for \"M_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[6\] Game.v(688) " "Inferred latch for \"M_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[7\] Game.v(688) " "Inferred latch for \"M_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[8\] Game.v(688) " "Inferred latch for \"M_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[9\] Game.v(688) " "Inferred latch for \"M_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[10\] Game.v(688) " "Inferred latch for \"M_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[11\] Game.v(688) " "Inferred latch for \"M_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[12\] Game.v(688) " "Inferred latch for \"M_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[13\] Game.v(688) " "Inferred latch for \"M_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[14\] Game.v(688) " "Inferred latch for \"M_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[15\] Game.v(688) " "Inferred latch for \"M_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[16\] Game.v(688) " "Inferred latch for \"M_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[17\] Game.v(688) " "Inferred latch for \"M_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[18\] Game.v(688) " "Inferred latch for \"M_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[19\] Game.v(688) " "Inferred latch for \"M_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[20\] Game.v(688) " "Inferred latch for \"M_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_C\[21\] Game.v(688) " "Inferred latch for \"M_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[0\] Game.v(688) " "Inferred latch for \"W_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[1\] Game.v(688) " "Inferred latch for \"W_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[2\] Game.v(688) " "Inferred latch for \"W_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[3\] Game.v(688) " "Inferred latch for \"W_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[4\] Game.v(688) " "Inferred latch for \"W_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[5\] Game.v(688) " "Inferred latch for \"W_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[6\] Game.v(688) " "Inferred latch for \"W_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[7\] Game.v(688) " "Inferred latch for \"W_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[8\] Game.v(688) " "Inferred latch for \"W_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[9\] Game.v(688) " "Inferred latch for \"W_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[10\] Game.v(688) " "Inferred latch for \"W_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[11\] Game.v(688) " "Inferred latch for \"W_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[12\] Game.v(688) " "Inferred latch for \"W_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[13\] Game.v(688) " "Inferred latch for \"W_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[14\] Game.v(688) " "Inferred latch for \"W_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[15\] Game.v(688) " "Inferred latch for \"W_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[16\] Game.v(688) " "Inferred latch for \"W_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[17\] Game.v(688) " "Inferred latch for \"W_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[18\] Game.v(688) " "Inferred latch for \"W_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[19\] Game.v(688) " "Inferred latch for \"W_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[20\] Game.v(688) " "Inferred latch for \"W_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_C\[21\] Game.v(688) " "Inferred latch for \"W_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[0\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[1\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[2\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[3\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[4\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[5\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[6\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[7\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[8\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[9\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[10\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[11\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[12\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[13\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[14\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[15\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[16\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[17\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[18\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[19\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[20\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_C\[21\] Game.v(688) " "Inferred latch for \"Z_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[0\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[1\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[2\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[3\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[4\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[5\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[6\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[7\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[8\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[9\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[10\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[11\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[12\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[13\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[14\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[15\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[16\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[17\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[18\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[19\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[20\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_C\[21\] Game.v(688) " "Inferred latch for \"Y_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[0\] Game.v(688) " "Inferred latch for \"X_Bus_C\[0\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[1\] Game.v(688) " "Inferred latch for \"X_Bus_C\[1\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[2\] Game.v(688) " "Inferred latch for \"X_Bus_C\[2\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[3\] Game.v(688) " "Inferred latch for \"X_Bus_C\[3\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[4\] Game.v(688) " "Inferred latch for \"X_Bus_C\[4\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[5\] Game.v(688) " "Inferred latch for \"X_Bus_C\[5\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[6\] Game.v(688) " "Inferred latch for \"X_Bus_C\[6\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[7\] Game.v(688) " "Inferred latch for \"X_Bus_C\[7\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[8\] Game.v(688) " "Inferred latch for \"X_Bus_C\[8\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[9\] Game.v(688) " "Inferred latch for \"X_Bus_C\[9\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[10\] Game.v(688) " "Inferred latch for \"X_Bus_C\[10\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[11\] Game.v(688) " "Inferred latch for \"X_Bus_C\[11\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[12\] Game.v(688) " "Inferred latch for \"X_Bus_C\[12\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[13\] Game.v(688) " "Inferred latch for \"X_Bus_C\[13\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[14\] Game.v(688) " "Inferred latch for \"X_Bus_C\[14\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[15\] Game.v(688) " "Inferred latch for \"X_Bus_C\[15\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[16\] Game.v(688) " "Inferred latch for \"X_Bus_C\[16\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[17\] Game.v(688) " "Inferred latch for \"X_Bus_C\[17\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[18\] Game.v(688) " "Inferred latch for \"X_Bus_C\[18\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[19\] Game.v(688) " "Inferred latch for \"X_Bus_C\[19\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[20\] Game.v(688) " "Inferred latch for \"X_Bus_C\[20\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_C\[21\] Game.v(688) " "Inferred latch for \"X_Bus_C\[21\]\" at Game.v(688)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[0\] Game.v(677) " "Inferred latch for \"y_bus_C\[0\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[1\] Game.v(677) " "Inferred latch for \"y_bus_C\[1\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[2\] Game.v(677) " "Inferred latch for \"y_bus_C\[2\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[3\] Game.v(677) " "Inferred latch for \"y_bus_C\[3\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[4\] Game.v(677) " "Inferred latch for \"y_bus_C\[4\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[5\] Game.v(677) " "Inferred latch for \"y_bus_C\[5\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[6\] Game.v(677) " "Inferred latch for \"y_bus_C\[6\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[7\] Game.v(677) " "Inferred latch for \"y_bus_C\[7\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[8\] Game.v(677) " "Inferred latch for \"y_bus_C\[8\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_C\[9\] Game.v(677) " "Inferred latch for \"y_bus_C\[9\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[0\] Game.v(677) " "Inferred latch for \"x_bus_C\[0\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[1\] Game.v(677) " "Inferred latch for \"x_bus_C\[1\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[2\] Game.v(677) " "Inferred latch for \"x_bus_C\[2\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[3\] Game.v(677) " "Inferred latch for \"x_bus_C\[3\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[4\] Game.v(677) " "Inferred latch for \"x_bus_C\[4\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[5\] Game.v(677) " "Inferred latch for \"x_bus_C\[5\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[6\] Game.v(677) " "Inferred latch for \"x_bus_C\[6\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[7\] Game.v(677) " "Inferred latch for \"x_bus_C\[7\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[8\] Game.v(677) " "Inferred latch for \"x_bus_C\[8\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_C\[9\] Game.v(677) " "Inferred latch for \"x_bus_C\[9\]\" at Game.v(677)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[0\] Game.v(659) " "Inferred latch for \"N_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[1\] Game.v(659) " "Inferred latch for \"N_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[2\] Game.v(659) " "Inferred latch for \"N_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[3\] Game.v(659) " "Inferred latch for \"N_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[4\] Game.v(659) " "Inferred latch for \"N_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[5\] Game.v(659) " "Inferred latch for \"N_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[6\] Game.v(659) " "Inferred latch for \"N_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[7\] Game.v(659) " "Inferred latch for \"N_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[8\] Game.v(659) " "Inferred latch for \"N_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[9\] Game.v(659) " "Inferred latch for \"N_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[10\] Game.v(659) " "Inferred latch for \"N_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[11\] Game.v(659) " "Inferred latch for \"N_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[12\] Game.v(659) " "Inferred latch for \"N_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[13\] Game.v(659) " "Inferred latch for \"N_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[14\] Game.v(659) " "Inferred latch for \"N_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[15\] Game.v(659) " "Inferred latch for \"N_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[16\] Game.v(659) " "Inferred latch for \"N_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[17\] Game.v(659) " "Inferred latch for \"N_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[18\] Game.v(659) " "Inferred latch for \"N_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[19\] Game.v(659) " "Inferred latch for \"N_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[20\] Game.v(659) " "Inferred latch for \"N_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_B\[21\] Game.v(659) " "Inferred latch for \"N_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[0\] Game.v(659) " "Inferred latch for \"M_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[1\] Game.v(659) " "Inferred latch for \"M_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[2\] Game.v(659) " "Inferred latch for \"M_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[3\] Game.v(659) " "Inferred latch for \"M_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[4\] Game.v(659) " "Inferred latch for \"M_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[5\] Game.v(659) " "Inferred latch for \"M_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[6\] Game.v(659) " "Inferred latch for \"M_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[7\] Game.v(659) " "Inferred latch for \"M_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[8\] Game.v(659) " "Inferred latch for \"M_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[9\] Game.v(659) " "Inferred latch for \"M_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[10\] Game.v(659) " "Inferred latch for \"M_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[11\] Game.v(659) " "Inferred latch for \"M_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[12\] Game.v(659) " "Inferred latch for \"M_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[13\] Game.v(659) " "Inferred latch for \"M_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[14\] Game.v(659) " "Inferred latch for \"M_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[15\] Game.v(659) " "Inferred latch for \"M_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[16\] Game.v(659) " "Inferred latch for \"M_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[17\] Game.v(659) " "Inferred latch for \"M_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[18\] Game.v(659) " "Inferred latch for \"M_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[19\] Game.v(659) " "Inferred latch for \"M_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[20\] Game.v(659) " "Inferred latch for \"M_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_B\[21\] Game.v(659) " "Inferred latch for \"M_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[0\] Game.v(659) " "Inferred latch for \"W_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[1\] Game.v(659) " "Inferred latch for \"W_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[2\] Game.v(659) " "Inferred latch for \"W_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[3\] Game.v(659) " "Inferred latch for \"W_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[4\] Game.v(659) " "Inferred latch for \"W_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[5\] Game.v(659) " "Inferred latch for \"W_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[6\] Game.v(659) " "Inferred latch for \"W_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[7\] Game.v(659) " "Inferred latch for \"W_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[8\] Game.v(659) " "Inferred latch for \"W_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[9\] Game.v(659) " "Inferred latch for \"W_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[10\] Game.v(659) " "Inferred latch for \"W_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[11\] Game.v(659) " "Inferred latch for \"W_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[12\] Game.v(659) " "Inferred latch for \"W_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[13\] Game.v(659) " "Inferred latch for \"W_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[14\] Game.v(659) " "Inferred latch for \"W_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[15\] Game.v(659) " "Inferred latch for \"W_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[16\] Game.v(659) " "Inferred latch for \"W_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[17\] Game.v(659) " "Inferred latch for \"W_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[18\] Game.v(659) " "Inferred latch for \"W_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[19\] Game.v(659) " "Inferred latch for \"W_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[20\] Game.v(659) " "Inferred latch for \"W_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_B\[21\] Game.v(659) " "Inferred latch for \"W_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[0\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[1\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[2\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[3\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[4\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[5\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[6\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[7\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[8\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[9\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[10\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[11\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[12\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[13\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[14\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[15\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[16\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[17\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[18\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[19\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[20\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_B\[21\] Game.v(659) " "Inferred latch for \"Z_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[0\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[1\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[2\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[3\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[4\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[5\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[6\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[7\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[8\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[9\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[10\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[11\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[12\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[13\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[14\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[15\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[16\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[17\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[18\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[19\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[20\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_B\[21\] Game.v(659) " "Inferred latch for \"Y_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[0\] Game.v(659) " "Inferred latch for \"X_Bus_B\[0\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[1\] Game.v(659) " "Inferred latch for \"X_Bus_B\[1\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[2\] Game.v(659) " "Inferred latch for \"X_Bus_B\[2\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[3\] Game.v(659) " "Inferred latch for \"X_Bus_B\[3\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[4\] Game.v(659) " "Inferred latch for \"X_Bus_B\[4\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[5\] Game.v(659) " "Inferred latch for \"X_Bus_B\[5\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[6\] Game.v(659) " "Inferred latch for \"X_Bus_B\[6\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[7\] Game.v(659) " "Inferred latch for \"X_Bus_B\[7\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[8\] Game.v(659) " "Inferred latch for \"X_Bus_B\[8\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[9\] Game.v(659) " "Inferred latch for \"X_Bus_B\[9\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[10\] Game.v(659) " "Inferred latch for \"X_Bus_B\[10\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[11\] Game.v(659) " "Inferred latch for \"X_Bus_B\[11\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[12\] Game.v(659) " "Inferred latch for \"X_Bus_B\[12\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[13\] Game.v(659) " "Inferred latch for \"X_Bus_B\[13\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[14\] Game.v(659) " "Inferred latch for \"X_Bus_B\[14\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[15\] Game.v(659) " "Inferred latch for \"X_Bus_B\[15\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[16\] Game.v(659) " "Inferred latch for \"X_Bus_B\[16\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[17\] Game.v(659) " "Inferred latch for \"X_Bus_B\[17\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[18\] Game.v(659) " "Inferred latch for \"X_Bus_B\[18\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[19\] Game.v(659) " "Inferred latch for \"X_Bus_B\[19\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[20\] Game.v(659) " "Inferred latch for \"X_Bus_B\[20\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_B\[21\] Game.v(659) " "Inferred latch for \"X_Bus_B\[21\]\" at Game.v(659)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 659 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[0\] Game.v(648) " "Inferred latch for \"y_bus_B\[0\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[1\] Game.v(648) " "Inferred latch for \"y_bus_B\[1\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[2\] Game.v(648) " "Inferred latch for \"y_bus_B\[2\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[3\] Game.v(648) " "Inferred latch for \"y_bus_B\[3\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[4\] Game.v(648) " "Inferred latch for \"y_bus_B\[4\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[5\] Game.v(648) " "Inferred latch for \"y_bus_B\[5\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[6\] Game.v(648) " "Inferred latch for \"y_bus_B\[6\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[7\] Game.v(648) " "Inferred latch for \"y_bus_B\[7\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[8\] Game.v(648) " "Inferred latch for \"y_bus_B\[8\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_B\[9\] Game.v(648) " "Inferred latch for \"y_bus_B\[9\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[0\] Game.v(648) " "Inferred latch for \"x_bus_B\[0\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[1\] Game.v(648) " "Inferred latch for \"x_bus_B\[1\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[2\] Game.v(648) " "Inferred latch for \"x_bus_B\[2\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[3\] Game.v(648) " "Inferred latch for \"x_bus_B\[3\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[4\] Game.v(648) " "Inferred latch for \"x_bus_B\[4\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[5\] Game.v(648) " "Inferred latch for \"x_bus_B\[5\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[6\] Game.v(648) " "Inferred latch for \"x_bus_B\[6\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[7\] Game.v(648) " "Inferred latch for \"x_bus_B\[7\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[8\] Game.v(648) " "Inferred latch for \"x_bus_B\[8\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_B\[9\] Game.v(648) " "Inferred latch for \"x_bus_B\[9\]\" at Game.v(648)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[0\] Game.v(630) " "Inferred latch for \"N_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[1\] Game.v(630) " "Inferred latch for \"N_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[2\] Game.v(630) " "Inferred latch for \"N_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[3\] Game.v(630) " "Inferred latch for \"N_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[4\] Game.v(630) " "Inferred latch for \"N_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[5\] Game.v(630) " "Inferred latch for \"N_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[6\] Game.v(630) " "Inferred latch for \"N_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[7\] Game.v(630) " "Inferred latch for \"N_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[8\] Game.v(630) " "Inferred latch for \"N_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[9\] Game.v(630) " "Inferred latch for \"N_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412023 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[10\] Game.v(630) " "Inferred latch for \"N_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[11\] Game.v(630) " "Inferred latch for \"N_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[12\] Game.v(630) " "Inferred latch for \"N_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[13\] Game.v(630) " "Inferred latch for \"N_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[14\] Game.v(630) " "Inferred latch for \"N_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[15\] Game.v(630) " "Inferred latch for \"N_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[16\] Game.v(630) " "Inferred latch for \"N_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[17\] Game.v(630) " "Inferred latch for \"N_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[18\] Game.v(630) " "Inferred latch for \"N_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[19\] Game.v(630) " "Inferred latch for \"N_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[20\] Game.v(630) " "Inferred latch for \"N_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Bus_A\[21\] Game.v(630) " "Inferred latch for \"N_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[0\] Game.v(630) " "Inferred latch for \"M_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[1\] Game.v(630) " "Inferred latch for \"M_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[2\] Game.v(630) " "Inferred latch for \"M_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[3\] Game.v(630) " "Inferred latch for \"M_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[4\] Game.v(630) " "Inferred latch for \"M_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[5\] Game.v(630) " "Inferred latch for \"M_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[6\] Game.v(630) " "Inferred latch for \"M_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[7\] Game.v(630) " "Inferred latch for \"M_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[8\] Game.v(630) " "Inferred latch for \"M_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[9\] Game.v(630) " "Inferred latch for \"M_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[10\] Game.v(630) " "Inferred latch for \"M_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[11\] Game.v(630) " "Inferred latch for \"M_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[12\] Game.v(630) " "Inferred latch for \"M_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[13\] Game.v(630) " "Inferred latch for \"M_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[14\] Game.v(630) " "Inferred latch for \"M_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[15\] Game.v(630) " "Inferred latch for \"M_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[16\] Game.v(630) " "Inferred latch for \"M_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[17\] Game.v(630) " "Inferred latch for \"M_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[18\] Game.v(630) " "Inferred latch for \"M_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[19\] Game.v(630) " "Inferred latch for \"M_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[20\] Game.v(630) " "Inferred latch for \"M_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Bus_A\[21\] Game.v(630) " "Inferred latch for \"M_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[0\] Game.v(630) " "Inferred latch for \"W_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[1\] Game.v(630) " "Inferred latch for \"W_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[2\] Game.v(630) " "Inferred latch for \"W_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[3\] Game.v(630) " "Inferred latch for \"W_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[4\] Game.v(630) " "Inferred latch for \"W_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[5\] Game.v(630) " "Inferred latch for \"W_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[6\] Game.v(630) " "Inferred latch for \"W_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[7\] Game.v(630) " "Inferred latch for \"W_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[8\] Game.v(630) " "Inferred latch for \"W_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[9\] Game.v(630) " "Inferred latch for \"W_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[10\] Game.v(630) " "Inferred latch for \"W_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[11\] Game.v(630) " "Inferred latch for \"W_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[12\] Game.v(630) " "Inferred latch for \"W_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[13\] Game.v(630) " "Inferred latch for \"W_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[14\] Game.v(630) " "Inferred latch for \"W_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[15\] Game.v(630) " "Inferred latch for \"W_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[16\] Game.v(630) " "Inferred latch for \"W_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[17\] Game.v(630) " "Inferred latch for \"W_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[18\] Game.v(630) " "Inferred latch for \"W_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[19\] Game.v(630) " "Inferred latch for \"W_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[20\] Game.v(630) " "Inferred latch for \"W_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Bus_A\[21\] Game.v(630) " "Inferred latch for \"W_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[0\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[1\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[2\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[3\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[4\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[5\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[6\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[7\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[8\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[9\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[10\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[11\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[12\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[13\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[14\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[15\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[16\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[17\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[18\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[19\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[20\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Bus_A\[21\] Game.v(630) " "Inferred latch for \"Z_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[0\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[1\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[2\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[3\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[4\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[5\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[6\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[7\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[8\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[9\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[10\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[11\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[12\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[13\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[14\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[15\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[16\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[17\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[18\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[19\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[20\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Bus_A\[21\] Game.v(630) " "Inferred latch for \"Y_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[0\] Game.v(630) " "Inferred latch for \"X_Bus_A\[0\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[1\] Game.v(630) " "Inferred latch for \"X_Bus_A\[1\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[2\] Game.v(630) " "Inferred latch for \"X_Bus_A\[2\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[3\] Game.v(630) " "Inferred latch for \"X_Bus_A\[3\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[4\] Game.v(630) " "Inferred latch for \"X_Bus_A\[4\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[5\] Game.v(630) " "Inferred latch for \"X_Bus_A\[5\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[6\] Game.v(630) " "Inferred latch for \"X_Bus_A\[6\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[7\] Game.v(630) " "Inferred latch for \"X_Bus_A\[7\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[8\] Game.v(630) " "Inferred latch for \"X_Bus_A\[8\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[9\] Game.v(630) " "Inferred latch for \"X_Bus_A\[9\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[10\] Game.v(630) " "Inferred latch for \"X_Bus_A\[10\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[11\] Game.v(630) " "Inferred latch for \"X_Bus_A\[11\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[12\] Game.v(630) " "Inferred latch for \"X_Bus_A\[12\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[13\] Game.v(630) " "Inferred latch for \"X_Bus_A\[13\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[14\] Game.v(630) " "Inferred latch for \"X_Bus_A\[14\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[15\] Game.v(630) " "Inferred latch for \"X_Bus_A\[15\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[16\] Game.v(630) " "Inferred latch for \"X_Bus_A\[16\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[17\] Game.v(630) " "Inferred latch for \"X_Bus_A\[17\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[18\] Game.v(630) " "Inferred latch for \"X_Bus_A\[18\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[19\] Game.v(630) " "Inferred latch for \"X_Bus_A\[19\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[20\] Game.v(630) " "Inferred latch for \"X_Bus_A\[20\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Bus_A\[21\] Game.v(630) " "Inferred latch for \"X_Bus_A\[21\]\" at Game.v(630)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[0\] Game.v(619) " "Inferred latch for \"y_bus_A\[0\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[1\] Game.v(619) " "Inferred latch for \"y_bus_A\[1\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[2\] Game.v(619) " "Inferred latch for \"y_bus_A\[2\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[3\] Game.v(619) " "Inferred latch for \"y_bus_A\[3\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[4\] Game.v(619) " "Inferred latch for \"y_bus_A\[4\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[5\] Game.v(619) " "Inferred latch for \"y_bus_A\[5\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[6\] Game.v(619) " "Inferred latch for \"y_bus_A\[6\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[7\] Game.v(619) " "Inferred latch for \"y_bus_A\[7\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[8\] Game.v(619) " "Inferred latch for \"y_bus_A\[8\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_bus_A\[9\] Game.v(619) " "Inferred latch for \"y_bus_A\[9\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[0\] Game.v(619) " "Inferred latch for \"x_bus_A\[0\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[1\] Game.v(619) " "Inferred latch for \"x_bus_A\[1\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[2\] Game.v(619) " "Inferred latch for \"x_bus_A\[2\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[3\] Game.v(619) " "Inferred latch for \"x_bus_A\[3\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[4\] Game.v(619) " "Inferred latch for \"x_bus_A\[4\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[5\] Game.v(619) " "Inferred latch for \"x_bus_A\[5\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[6\] Game.v(619) " "Inferred latch for \"x_bus_A\[6\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[7\] Game.v(619) " "Inferred latch for \"x_bus_A\[7\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[8\] Game.v(619) " "Inferred latch for \"x_bus_A\[8\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_bus_A\[9\] Game.v(619) " "Inferred latch for \"x_bus_A\[9\]\" at Game.v(619)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[0\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[0\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[1\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[1\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[2\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[2\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[3\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[3\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[4\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[4\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[5\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[5\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[6\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[6\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[7\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[7\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[8\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[8\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[9\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[9\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[10\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[10\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[11\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[11\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[12\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[12\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[13\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[13\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[14\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[14\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[15\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[15\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[16\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[16\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[17\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[17\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[18\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[18\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[19\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[19\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_C\[20\] Game.v(602) " "Inferred latch for \"Y_Barr_C\[20\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[0\] Game.v(602) " "Inferred latch for \"X_Barr_C\[0\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[1\] Game.v(602) " "Inferred latch for \"X_Barr_C\[1\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[2\] Game.v(602) " "Inferred latch for \"X_Barr_C\[2\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[3\] Game.v(602) " "Inferred latch for \"X_Barr_C\[3\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[4\] Game.v(602) " "Inferred latch for \"X_Barr_C\[4\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[5\] Game.v(602) " "Inferred latch for \"X_Barr_C\[5\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[6\] Game.v(602) " "Inferred latch for \"X_Barr_C\[6\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[7\] Game.v(602) " "Inferred latch for \"X_Barr_C\[7\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[8\] Game.v(602) " "Inferred latch for \"X_Barr_C\[8\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[9\] Game.v(602) " "Inferred latch for \"X_Barr_C\[9\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[10\] Game.v(602) " "Inferred latch for \"X_Barr_C\[10\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[11\] Game.v(602) " "Inferred latch for \"X_Barr_C\[11\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[12\] Game.v(602) " "Inferred latch for \"X_Barr_C\[12\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[13\] Game.v(602) " "Inferred latch for \"X_Barr_C\[13\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[14\] Game.v(602) " "Inferred latch for \"X_Barr_C\[14\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[15\] Game.v(602) " "Inferred latch for \"X_Barr_C\[15\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[16\] Game.v(602) " "Inferred latch for \"X_Barr_C\[16\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[17\] Game.v(602) " "Inferred latch for \"X_Barr_C\[17\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[18\] Game.v(602) " "Inferred latch for \"X_Barr_C\[18\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[19\] Game.v(602) " "Inferred latch for \"X_Barr_C\[19\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_C\[20\] Game.v(602) " "Inferred latch for \"X_Barr_C\[20\]\" at Game.v(602)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 602 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[0\] Game.v(590) " "Inferred latch for \"y_barr_C\[0\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[1\] Game.v(590) " "Inferred latch for \"y_barr_C\[1\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[2\] Game.v(590) " "Inferred latch for \"y_barr_C\[2\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[3\] Game.v(590) " "Inferred latch for \"y_barr_C\[3\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[4\] Game.v(590) " "Inferred latch for \"y_barr_C\[4\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[5\] Game.v(590) " "Inferred latch for \"y_barr_C\[5\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[6\] Game.v(590) " "Inferred latch for \"y_barr_C\[6\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[7\] Game.v(590) " "Inferred latch for \"y_barr_C\[7\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[8\] Game.v(590) " "Inferred latch for \"y_barr_C\[8\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_C\[9\] Game.v(590) " "Inferred latch for \"y_barr_C\[9\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[0\] Game.v(590) " "Inferred latch for \"x_barr_C\[0\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[1\] Game.v(590) " "Inferred latch for \"x_barr_C\[1\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[2\] Game.v(590) " "Inferred latch for \"x_barr_C\[2\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[3\] Game.v(590) " "Inferred latch for \"x_barr_C\[3\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[4\] Game.v(590) " "Inferred latch for \"x_barr_C\[4\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[5\] Game.v(590) " "Inferred latch for \"x_barr_C\[5\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[6\] Game.v(590) " "Inferred latch for \"x_barr_C\[6\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[7\] Game.v(590) " "Inferred latch for \"x_barr_C\[7\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[8\] Game.v(590) " "Inferred latch for \"x_barr_C\[8\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_C\[9\] Game.v(590) " "Inferred latch for \"x_barr_C\[9\]\" at Game.v(590)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[0\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[0\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[1\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[1\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[2\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[2\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[3\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[3\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[4\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[4\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[5\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[5\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[6\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[6\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[7\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[7\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[8\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[8\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[9\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[9\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[10\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[10\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[11\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[11\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[12\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[12\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[13\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[13\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[14\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[14\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[15\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[15\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[16\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[16\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[17\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[17\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[18\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[18\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[19\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[19\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_B\[20\] Game.v(563) " "Inferred latch for \"Y_Barr_B\[20\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[0\] Game.v(563) " "Inferred latch for \"X_Barr_B\[0\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[1\] Game.v(563) " "Inferred latch for \"X_Barr_B\[1\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[2\] Game.v(563) " "Inferred latch for \"X_Barr_B\[2\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[3\] Game.v(563) " "Inferred latch for \"X_Barr_B\[3\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[4\] Game.v(563) " "Inferred latch for \"X_Barr_B\[4\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[5\] Game.v(563) " "Inferred latch for \"X_Barr_B\[5\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[6\] Game.v(563) " "Inferred latch for \"X_Barr_B\[6\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[7\] Game.v(563) " "Inferred latch for \"X_Barr_B\[7\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[8\] Game.v(563) " "Inferred latch for \"X_Barr_B\[8\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[9\] Game.v(563) " "Inferred latch for \"X_Barr_B\[9\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[10\] Game.v(563) " "Inferred latch for \"X_Barr_B\[10\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[11\] Game.v(563) " "Inferred latch for \"X_Barr_B\[11\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[12\] Game.v(563) " "Inferred latch for \"X_Barr_B\[12\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[13\] Game.v(563) " "Inferred latch for \"X_Barr_B\[13\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[14\] Game.v(563) " "Inferred latch for \"X_Barr_B\[14\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[15\] Game.v(563) " "Inferred latch for \"X_Barr_B\[15\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[16\] Game.v(563) " "Inferred latch for \"X_Barr_B\[16\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[17\] Game.v(563) " "Inferred latch for \"X_Barr_B\[17\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[18\] Game.v(563) " "Inferred latch for \"X_Barr_B\[18\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[19\] Game.v(563) " "Inferred latch for \"X_Barr_B\[19\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_B\[20\] Game.v(563) " "Inferred latch for \"X_Barr_B\[20\]\" at Game.v(563)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[0\] Game.v(551) " "Inferred latch for \"y_barr_B\[0\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[1\] Game.v(551) " "Inferred latch for \"y_barr_B\[1\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[2\] Game.v(551) " "Inferred latch for \"y_barr_B\[2\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[3\] Game.v(551) " "Inferred latch for \"y_barr_B\[3\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[4\] Game.v(551) " "Inferred latch for \"y_barr_B\[4\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[5\] Game.v(551) " "Inferred latch for \"y_barr_B\[5\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[6\] Game.v(551) " "Inferred latch for \"y_barr_B\[6\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[7\] Game.v(551) " "Inferred latch for \"y_barr_B\[7\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[8\] Game.v(551) " "Inferred latch for \"y_barr_B\[8\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_B\[9\] Game.v(551) " "Inferred latch for \"y_barr_B\[9\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[0\] Game.v(551) " "Inferred latch for \"x_barr_B\[0\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[1\] Game.v(551) " "Inferred latch for \"x_barr_B\[1\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[2\] Game.v(551) " "Inferred latch for \"x_barr_B\[2\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[3\] Game.v(551) " "Inferred latch for \"x_barr_B\[3\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[4\] Game.v(551) " "Inferred latch for \"x_barr_B\[4\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[5\] Game.v(551) " "Inferred latch for \"x_barr_B\[5\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[6\] Game.v(551) " "Inferred latch for \"x_barr_B\[6\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[7\] Game.v(551) " "Inferred latch for \"x_barr_B\[7\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[8\] Game.v(551) " "Inferred latch for \"x_barr_B\[8\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_B\[9\] Game.v(551) " "Inferred latch for \"x_barr_B\[9\]\" at Game.v(551)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 551 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[0\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[0\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[1\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[1\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[2\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[2\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[3\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[3\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[4\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[4\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[5\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[5\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[6\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[6\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[7\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[7\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[8\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[8\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[9\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[9\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[10\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[10\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[11\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[11\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[12\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[12\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[13\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[13\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[14\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[14\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[15\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[15\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[16\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[16\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[17\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[17\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[18\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[18\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[19\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[19\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Barr_A\[20\] Game.v(524) " "Inferred latch for \"Y_Barr_A\[20\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[0\] Game.v(524) " "Inferred latch for \"X_Barr_A\[0\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[1\] Game.v(524) " "Inferred latch for \"X_Barr_A\[1\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[2\] Game.v(524) " "Inferred latch for \"X_Barr_A\[2\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[3\] Game.v(524) " "Inferred latch for \"X_Barr_A\[3\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[4\] Game.v(524) " "Inferred latch for \"X_Barr_A\[4\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[5\] Game.v(524) " "Inferred latch for \"X_Barr_A\[5\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[6\] Game.v(524) " "Inferred latch for \"X_Barr_A\[6\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[7\] Game.v(524) " "Inferred latch for \"X_Barr_A\[7\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[8\] Game.v(524) " "Inferred latch for \"X_Barr_A\[8\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[9\] Game.v(524) " "Inferred latch for \"X_Barr_A\[9\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[10\] Game.v(524) " "Inferred latch for \"X_Barr_A\[10\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[11\] Game.v(524) " "Inferred latch for \"X_Barr_A\[11\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[12\] Game.v(524) " "Inferred latch for \"X_Barr_A\[12\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[13\] Game.v(524) " "Inferred latch for \"X_Barr_A\[13\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[14\] Game.v(524) " "Inferred latch for \"X_Barr_A\[14\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[15\] Game.v(524) " "Inferred latch for \"X_Barr_A\[15\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[16\] Game.v(524) " "Inferred latch for \"X_Barr_A\[16\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[17\] Game.v(524) " "Inferred latch for \"X_Barr_A\[17\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[18\] Game.v(524) " "Inferred latch for \"X_Barr_A\[18\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[19\] Game.v(524) " "Inferred latch for \"X_Barr_A\[19\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Barr_A\[20\] Game.v(524) " "Inferred latch for \"X_Barr_A\[20\]\" at Game.v(524)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[0\] Game.v(512) " "Inferred latch for \"y_barr_A\[0\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[1\] Game.v(512) " "Inferred latch for \"y_barr_A\[1\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[2\] Game.v(512) " "Inferred latch for \"y_barr_A\[2\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[3\] Game.v(512) " "Inferred latch for \"y_barr_A\[3\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[4\] Game.v(512) " "Inferred latch for \"y_barr_A\[4\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[5\] Game.v(512) " "Inferred latch for \"y_barr_A\[5\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[6\] Game.v(512) " "Inferred latch for \"y_barr_A\[6\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[7\] Game.v(512) " "Inferred latch for \"y_barr_A\[7\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[8\] Game.v(512) " "Inferred latch for \"y_barr_A\[8\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_barr_A\[9\] Game.v(512) " "Inferred latch for \"y_barr_A\[9\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[0\] Game.v(512) " "Inferred latch for \"x_barr_A\[0\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[1\] Game.v(512) " "Inferred latch for \"x_barr_A\[1\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[2\] Game.v(512) " "Inferred latch for \"x_barr_A\[2\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[3\] Game.v(512) " "Inferred latch for \"x_barr_A\[3\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[4\] Game.v(512) " "Inferred latch for \"x_barr_A\[4\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[5\] Game.v(512) " "Inferred latch for \"x_barr_A\[5\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412027 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[6\] Game.v(512) " "Inferred latch for \"x_barr_A\[6\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[7\] Game.v(512) " "Inferred latch for \"x_barr_A\[7\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[8\] Game.v(512) " "Inferred latch for \"x_barr_A\[8\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_barr_A\[9\] Game.v(512) " "Inferred latch for \"x_barr_A\[9\]\" at Game.v(512)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 512 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[0\] Game.v(484) " "Inferred latch for \"O_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[1\] Game.v(484) " "Inferred latch for \"O_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[2\] Game.v(484) " "Inferred latch for \"O_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[3\] Game.v(484) " "Inferred latch for \"O_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[4\] Game.v(484) " "Inferred latch for \"O_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[5\] Game.v(484) " "Inferred latch for \"O_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[6\] Game.v(484) " "Inferred latch for \"O_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[7\] Game.v(484) " "Inferred latch for \"O_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[8\] Game.v(484) " "Inferred latch for \"O_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[9\] Game.v(484) " "Inferred latch for \"O_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[10\] Game.v(484) " "Inferred latch for \"O_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[11\] Game.v(484) " "Inferred latch for \"O_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[12\] Game.v(484) " "Inferred latch for \"O_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[13\] Game.v(484) " "Inferred latch for \"O_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[14\] Game.v(484) " "Inferred latch for \"O_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[15\] Game.v(484) " "Inferred latch for \"O_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[16\] Game.v(484) " "Inferred latch for \"O_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[17\] Game.v(484) " "Inferred latch for \"O_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[18\] Game.v(484) " "Inferred latch for \"O_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[19\] Game.v(484) " "Inferred latch for \"O_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[20\] Game.v(484) " "Inferred latch for \"O_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_Car\[21\] Game.v(484) " "Inferred latch for \"O_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[0\] Game.v(484) " "Inferred latch for \"N_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[1\] Game.v(484) " "Inferred latch for \"N_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[2\] Game.v(484) " "Inferred latch for \"N_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[3\] Game.v(484) " "Inferred latch for \"N_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[4\] Game.v(484) " "Inferred latch for \"N_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[5\] Game.v(484) " "Inferred latch for \"N_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[6\] Game.v(484) " "Inferred latch for \"N_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[7\] Game.v(484) " "Inferred latch for \"N_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[8\] Game.v(484) " "Inferred latch for \"N_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[9\] Game.v(484) " "Inferred latch for \"N_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[10\] Game.v(484) " "Inferred latch for \"N_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[11\] Game.v(484) " "Inferred latch for \"N_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[12\] Game.v(484) " "Inferred latch for \"N_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[13\] Game.v(484) " "Inferred latch for \"N_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[14\] Game.v(484) " "Inferred latch for \"N_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[15\] Game.v(484) " "Inferred latch for \"N_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[16\] Game.v(484) " "Inferred latch for \"N_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[17\] Game.v(484) " "Inferred latch for \"N_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[18\] Game.v(484) " "Inferred latch for \"N_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[19\] Game.v(484) " "Inferred latch for \"N_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[20\] Game.v(484) " "Inferred latch for \"N_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_Car\[21\] Game.v(484) " "Inferred latch for \"N_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[0\] Game.v(484) " "Inferred latch for \"M_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[1\] Game.v(484) " "Inferred latch for \"M_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[2\] Game.v(484) " "Inferred latch for \"M_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[3\] Game.v(484) " "Inferred latch for \"M_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[4\] Game.v(484) " "Inferred latch for \"M_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[5\] Game.v(484) " "Inferred latch for \"M_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[6\] Game.v(484) " "Inferred latch for \"M_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[7\] Game.v(484) " "Inferred latch for \"M_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[8\] Game.v(484) " "Inferred latch for \"M_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[9\] Game.v(484) " "Inferred latch for \"M_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[10\] Game.v(484) " "Inferred latch for \"M_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[11\] Game.v(484) " "Inferred latch for \"M_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[12\] Game.v(484) " "Inferred latch for \"M_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[13\] Game.v(484) " "Inferred latch for \"M_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[14\] Game.v(484) " "Inferred latch for \"M_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[15\] Game.v(484) " "Inferred latch for \"M_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412032 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[16\] Game.v(484) " "Inferred latch for \"M_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[17\] Game.v(484) " "Inferred latch for \"M_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[18\] Game.v(484) " "Inferred latch for \"M_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[19\] Game.v(484) " "Inferred latch for \"M_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[20\] Game.v(484) " "Inferred latch for \"M_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_Car\[21\] Game.v(484) " "Inferred latch for \"M_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[0\] Game.v(484) " "Inferred latch for \"W_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[1\] Game.v(484) " "Inferred latch for \"W_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[2\] Game.v(484) " "Inferred latch for \"W_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[3\] Game.v(484) " "Inferred latch for \"W_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[4\] Game.v(484) " "Inferred latch for \"W_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[5\] Game.v(484) " "Inferred latch for \"W_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[6\] Game.v(484) " "Inferred latch for \"W_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[7\] Game.v(484) " "Inferred latch for \"W_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[8\] Game.v(484) " "Inferred latch for \"W_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[9\] Game.v(484) " "Inferred latch for \"W_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[10\] Game.v(484) " "Inferred latch for \"W_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[11\] Game.v(484) " "Inferred latch for \"W_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[12\] Game.v(484) " "Inferred latch for \"W_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[13\] Game.v(484) " "Inferred latch for \"W_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[14\] Game.v(484) " "Inferred latch for \"W_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[15\] Game.v(484) " "Inferred latch for \"W_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[16\] Game.v(484) " "Inferred latch for \"W_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[17\] Game.v(484) " "Inferred latch for \"W_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[18\] Game.v(484) " "Inferred latch for \"W_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[19\] Game.v(484) " "Inferred latch for \"W_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[20\] Game.v(484) " "Inferred latch for \"W_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Car\[21\] Game.v(484) " "Inferred latch for \"W_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[0\] Game.v(484) " "Inferred latch for \"Z_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[1\] Game.v(484) " "Inferred latch for \"Z_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[2\] Game.v(484) " "Inferred latch for \"Z_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[3\] Game.v(484) " "Inferred latch for \"Z_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[4\] Game.v(484) " "Inferred latch for \"Z_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[5\] Game.v(484) " "Inferred latch for \"Z_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[6\] Game.v(484) " "Inferred latch for \"Z_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[7\] Game.v(484) " "Inferred latch for \"Z_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[8\] Game.v(484) " "Inferred latch for \"Z_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[9\] Game.v(484) " "Inferred latch for \"Z_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[10\] Game.v(484) " "Inferred latch for \"Z_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[11\] Game.v(484) " "Inferred latch for \"Z_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[12\] Game.v(484) " "Inferred latch for \"Z_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[13\] Game.v(484) " "Inferred latch for \"Z_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[14\] Game.v(484) " "Inferred latch for \"Z_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[15\] Game.v(484) " "Inferred latch for \"Z_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[16\] Game.v(484) " "Inferred latch for \"Z_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[17\] Game.v(484) " "Inferred latch for \"Z_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[18\] Game.v(484) " "Inferred latch for \"Z_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[19\] Game.v(484) " "Inferred latch for \"Z_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[20\] Game.v(484) " "Inferred latch for \"Z_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Car\[21\] Game.v(484) " "Inferred latch for \"Z_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[0\] Game.v(484) " "Inferred latch for \"Y_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[1\] Game.v(484) " "Inferred latch for \"Y_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[2\] Game.v(484) " "Inferred latch for \"Y_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[3\] Game.v(484) " "Inferred latch for \"Y_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[4\] Game.v(484) " "Inferred latch for \"Y_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[5\] Game.v(484) " "Inferred latch for \"Y_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[6\] Game.v(484) " "Inferred latch for \"Y_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[7\] Game.v(484) " "Inferred latch for \"Y_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[8\] Game.v(484) " "Inferred latch for \"Y_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[9\] Game.v(484) " "Inferred latch for \"Y_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[10\] Game.v(484) " "Inferred latch for \"Y_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[11\] Game.v(484) " "Inferred latch for \"Y_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[12\] Game.v(484) " "Inferred latch for \"Y_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[13\] Game.v(484) " "Inferred latch for \"Y_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[14\] Game.v(484) " "Inferred latch for \"Y_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[15\] Game.v(484) " "Inferred latch for \"Y_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[16\] Game.v(484) " "Inferred latch for \"Y_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[17\] Game.v(484) " "Inferred latch for \"Y_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[18\] Game.v(484) " "Inferred latch for \"Y_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[19\] Game.v(484) " "Inferred latch for \"Y_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[20\] Game.v(484) " "Inferred latch for \"Y_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Car\[21\] Game.v(484) " "Inferred latch for \"Y_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[0\] Game.v(484) " "Inferred latch for \"X_Car\[0\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[1\] Game.v(484) " "Inferred latch for \"X_Car\[1\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[2\] Game.v(484) " "Inferred latch for \"X_Car\[2\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[3\] Game.v(484) " "Inferred latch for \"X_Car\[3\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[4\] Game.v(484) " "Inferred latch for \"X_Car\[4\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[5\] Game.v(484) " "Inferred latch for \"X_Car\[5\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[6\] Game.v(484) " "Inferred latch for \"X_Car\[6\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[7\] Game.v(484) " "Inferred latch for \"X_Car\[7\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[8\] Game.v(484) " "Inferred latch for \"X_Car\[8\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[9\] Game.v(484) " "Inferred latch for \"X_Car\[9\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[10\] Game.v(484) " "Inferred latch for \"X_Car\[10\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[11\] Game.v(484) " "Inferred latch for \"X_Car\[11\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[12\] Game.v(484) " "Inferred latch for \"X_Car\[12\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[13\] Game.v(484) " "Inferred latch for \"X_Car\[13\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[14\] Game.v(484) " "Inferred latch for \"X_Car\[14\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[15\] Game.v(484) " "Inferred latch for \"X_Car\[15\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[16\] Game.v(484) " "Inferred latch for \"X_Car\[16\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[17\] Game.v(484) " "Inferred latch for \"X_Car\[17\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[18\] Game.v(484) " "Inferred latch for \"X_Car\[18\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[19\] Game.v(484) " "Inferred latch for \"X_Car\[19\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[20\] Game.v(484) " "Inferred latch for \"X_Car\[20\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Car\[21\] Game.v(484) " "Inferred latch for \"X_Car\[21\]\" at Game.v(484)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[0\] Game.v(472) " "Inferred latch for \"y_Car\[0\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[1\] Game.v(472) " "Inferred latch for \"y_Car\[1\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[2\] Game.v(472) " "Inferred latch for \"y_Car\[2\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[3\] Game.v(472) " "Inferred latch for \"y_Car\[3\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[4\] Game.v(472) " "Inferred latch for \"y_Car\[4\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[5\] Game.v(472) " "Inferred latch for \"y_Car\[5\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[6\] Game.v(472) " "Inferred latch for \"y_Car\[6\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[7\] Game.v(472) " "Inferred latch for \"y_Car\[7\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[8\] Game.v(472) " "Inferred latch for \"y_Car\[8\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Car\[9\] Game.v(472) " "Inferred latch for \"y_Car\[9\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[0\] Game.v(472) " "Inferred latch for \"x_Car\[0\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[1\] Game.v(472) " "Inferred latch for \"x_Car\[1\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[2\] Game.v(472) " "Inferred latch for \"x_Car\[2\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[3\] Game.v(472) " "Inferred latch for \"x_Car\[3\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[4\] Game.v(472) " "Inferred latch for \"x_Car\[4\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[5\] Game.v(472) " "Inferred latch for \"x_Car\[5\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[6\] Game.v(472) " "Inferred latch for \"x_Car\[6\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[7\] Game.v(472) " "Inferred latch for \"x_Car\[7\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[8\] Game.v(472) " "Inferred latch for \"x_Car\[8\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Car\[9\] Game.v(472) " "Inferred latch for \"x_Car\[9\]\" at Game.v(472)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Game.v(453) " "Inferred latch for \"x\[0\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Game.v(453) " "Inferred latch for \"x\[1\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Game.v(453) " "Inferred latch for \"x\[2\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] Game.v(453) " "Inferred latch for \"x\[3\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] Game.v(453) " "Inferred latch for \"x\[4\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] Game.v(453) " "Inferred latch for \"x\[5\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] Game.v(453) " "Inferred latch for \"x\[6\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] Game.v(453) " "Inferred latch for \"x\[7\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] Game.v(453) " "Inferred latch for \"x\[8\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] Game.v(453) " "Inferred latch for \"x\[9\]\" at Game.v(453)" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694412033 "|Game"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "Game.v" "Div3" { Text "D:/FPGA/Game/Game.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "Game.v" "Mod4" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "Game.v" "Div4" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "Game.v" "Mod5" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "Game.v" "Div5" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "Game.v" "Mod6" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "Game.v" "Div6" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "Game.v" "Mod7" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "Game.v" "Div7" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "Game.v" "Mod8" { Text "D:/FPGA/Game/Game.v" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Game.v" "Mod0" { Text "D:/FPGA/Game/Game.v" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "Game.v" "Div18" { Text "D:/FPGA/Game/Game.v" 1087 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "Game.v" "Div17" { Text "D:/FPGA/Game/Game.v" 1086 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Game.v" "Mod2" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Game.v" "Mod3" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Game.v" "Div1" { Text "D:/FPGA/Game/Game.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Game.v" "Mod1" { Text "D:/FPGA/Game/Game.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.v" "Div0" { Text "D:/FPGA/Game/Game.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.v" "Div2" { Text "D:/FPGA/Game/Game.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "Game.v" "Div8" { Text "D:/FPGA/Game/Game.v" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "Game.v" "Mod9" { Text "D:/FPGA/Game/Game.v" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "Game.v" "Div9" { Text "D:/FPGA/Game/Game.v" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "Game.v" "Mod10" { Text "D:/FPGA/Game/Game.v" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "Game.v" "Div10" { Text "D:/FPGA/Game/Game.v" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "Game.v" "Mod11" { Text "D:/FPGA/Game/Game.v" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "Game.v" "Div11" { Text "D:/FPGA/Game/Game.v" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "Game.v" "Mod12" { Text "D:/FPGA/Game/Game.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "Game.v" "Div12" { Text "D:/FPGA/Game/Game.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "Game.v" "Mod13" { Text "D:/FPGA/Game/Game.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "Game.v" "Div13" { Text "D:/FPGA/Game/Game.v" 971 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "Game.v" "Div16" { Text "D:/FPGA/Game/Game.v" 987 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "Game.v" "Div15" { Text "D:/FPGA/Game/Game.v" 986 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div24\"" {  } { { "Game.v" "Div24" { Text "D:/FPGA/Game/Game.v" 1107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "Game.v" "Div19" { Text "D:/FPGA/Game/Game.v" 1098 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "Game.v" "Div21" { Text "D:/FPGA/Game/Game.v" 1102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "Game.v" "Div23" { Text "D:/FPGA/Game/Game.v" 1106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694413867 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655694413867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694413887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413887 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694413887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694413914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694413914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694413917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694413917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694413938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694413938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694413947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413947 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694413947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694413973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694413973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694413977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694413977 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694413977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_6dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_u2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414027 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_95m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_95m " "Found entity 1: lpm_divide_95m" {  } { { "db/lpm_divide_95m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_95m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414058 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414102 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414135 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lve " "Found entity 1: alt_u_div_lve" {  } { { "db/alt_u_div_lve.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_lve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414167 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414207 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 250 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rse " "Found entity 1: alt_u_div_rse" {  } { { "db/alt_u_div_rse.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_rse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414247 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_92m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414278 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div18 " "Elaborated megafunction instantiation \"lpm_divide:Div18\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1087 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div18 " "Instantiated megafunction \"lpm_divide:Div18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414328 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1087 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414388 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nve " "Found entity 1: alt_u_div_nve" {  } { { "db/alt_u_div_nve.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_nve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414438 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pse " "Found entity 1: alt_u_div_pse" {  } { { "db/alt_u_div_pse.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_pse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414477 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414513 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414542 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7am " "Found entity 1: lpm_divide_7am" {  } { { "db/lpm_divide_7am.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_7am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div13 " "Elaborated megafunction instantiation \"lpm_divide:Div13\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 971 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694414608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div13 " "Instantiated megafunction \"lpm_divide:Div13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694414608 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 971 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655694414608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/FPGA/Game/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/FPGA/Game/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/FPGA/Game/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655694414657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694414657 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x\[0\] x\[1\] " "Duplicate LATCH primitive \"x\[0\]\" merged with LATCH primitive \"x\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[9\] x_coin_a\[9\] " "Duplicate LATCH primitive \"x_bomb_a\[9\]\" merged with LATCH primitive \"x_coin_a\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[9\] x_coin_a\[9\] " "Duplicate LATCH primitive \"x_blood_a\[9\]\" merged with LATCH primitive \"x_coin_a\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[8\] x_coin_a\[8\] " "Duplicate LATCH primitive \"x_bomb_a\[8\]\" merged with LATCH primitive \"x_coin_a\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[8\] x_coin_a\[8\] " "Duplicate LATCH primitive \"x_blood_a\[8\]\" merged with LATCH primitive \"x_coin_a\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[7\] x_coin_a\[7\] " "Duplicate LATCH primitive \"x_bomb_a\[7\]\" merged with LATCH primitive \"x_coin_a\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[7\] x_coin_a\[7\] " "Duplicate LATCH primitive \"x_blood_a\[7\]\" merged with LATCH primitive \"x_coin_a\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[6\] x_coin_a\[6\] " "Duplicate LATCH primitive \"x_bomb_a\[6\]\" merged with LATCH primitive \"x_coin_a\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[6\] x_coin_a\[6\] " "Duplicate LATCH primitive \"x_blood_a\[6\]\" merged with LATCH primitive \"x_coin_a\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[5\] x_coin_a\[5\] " "Duplicate LATCH primitive \"x_bomb_a\[5\]\" merged with LATCH primitive \"x_coin_a\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[5\] x_coin_a\[5\] " "Duplicate LATCH primitive \"x_blood_a\[5\]\" merged with LATCH primitive \"x_coin_a\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[4\] x_coin_a\[4\] " "Duplicate LATCH primitive \"x_bomb_a\[4\]\" merged with LATCH primitive \"x_coin_a\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[4\] x_coin_a\[4\] " "Duplicate LATCH primitive \"x_blood_a\[4\]\" merged with LATCH primitive \"x_coin_a\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[9\] y_coin_a\[9\] " "Duplicate LATCH primitive \"y_bomb_a\[9\]\" merged with LATCH primitive \"y_coin_a\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[9\] y_coin_a\[9\] " "Duplicate LATCH primitive \"y_blood_a\[9\]\" merged with LATCH primitive \"y_coin_a\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[8\] y_coin_a\[8\] " "Duplicate LATCH primitive \"y_bomb_a\[8\]\" merged with LATCH primitive \"y_coin_a\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[8\] y_coin_a\[8\] " "Duplicate LATCH primitive \"y_blood_a\[8\]\" merged with LATCH primitive \"y_coin_a\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[7\] y_coin_a\[7\] " "Duplicate LATCH primitive \"y_bomb_a\[7\]\" merged with LATCH primitive \"y_coin_a\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[7\] y_coin_a\[7\] " "Duplicate LATCH primitive \"y_blood_a\[7\]\" merged with LATCH primitive \"y_coin_a\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[6\] y_coin_a\[6\] " "Duplicate LATCH primitive \"y_bomb_a\[6\]\" merged with LATCH primitive \"y_coin_a\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[6\] y_coin_a\[6\] " "Duplicate LATCH primitive \"y_blood_a\[6\]\" merged with LATCH primitive \"y_coin_a\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[5\] y_coin_a\[5\] " "Duplicate LATCH primitive \"y_bomb_a\[5\]\" merged with LATCH primitive \"y_coin_a\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[5\] y_coin_a\[5\] " "Duplicate LATCH primitive \"y_blood_a\[5\]\" merged with LATCH primitive \"y_coin_a\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[4\] y_coin_a\[4\] " "Duplicate LATCH primitive \"y_bomb_a\[4\]\" merged with LATCH primitive \"y_coin_a\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[4\] y_coin_a\[4\] " "Duplicate LATCH primitive \"y_blood_a\[4\]\" merged with LATCH primitive \"y_coin_a\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[3\] x_coin_a\[3\] " "Duplicate LATCH primitive \"x_bomb_a\[3\]\" merged with LATCH primitive \"x_coin_a\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[3\] x_coin_a\[3\] " "Duplicate LATCH primitive \"x_blood_a\[3\]\" merged with LATCH primitive \"x_coin_a\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[2\] x_coin_a\[2\] " "Duplicate LATCH primitive \"x_bomb_a\[2\]\" merged with LATCH primitive \"x_coin_a\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[2\] x_coin_a\[2\] " "Duplicate LATCH primitive \"x_blood_a\[2\]\" merged with LATCH primitive \"x_coin_a\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[1\] x_coin_a\[1\] " "Duplicate LATCH primitive \"x_bomb_a\[1\]\" merged with LATCH primitive \"x_coin_a\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[1\] x_coin_a\[1\] " "Duplicate LATCH primitive \"x_blood_a\[1\]\" merged with LATCH primitive \"x_coin_a\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_a\[0\] x_coin_a\[0\] " "Duplicate LATCH primitive \"x_bomb_a\[0\]\" merged with LATCH primitive \"x_coin_a\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_a\[0\] x_coin_a\[0\] " "Duplicate LATCH primitive \"x_blood_a\[0\]\" merged with LATCH primitive \"x_coin_a\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[3\] y_coin_a\[3\] " "Duplicate LATCH primitive \"y_bomb_a\[3\]\" merged with LATCH primitive \"y_coin_a\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[3\] y_coin_a\[3\] " "Duplicate LATCH primitive \"y_blood_a\[3\]\" merged with LATCH primitive \"y_coin_a\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_a\[2\] y_coin_a\[2\] " "Duplicate LATCH primitive \"y_bomb_a\[2\]\" merged with LATCH primitive \"y_coin_a\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_a\[2\] y_coin_a\[2\] " "Duplicate LATCH primitive \"y_blood_a\[2\]\" merged with LATCH primitive \"y_coin_a\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[9\] x_coin_b\[9\] " "Duplicate LATCH primitive \"x_bomb_b\[9\]\" merged with LATCH primitive \"x_coin_b\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[9\] x_coin_b\[9\] " "Duplicate LATCH primitive \"x_blood_b\[9\]\" merged with LATCH primitive \"x_coin_b\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[8\] x_coin_b\[8\] " "Duplicate LATCH primitive \"x_bomb_b\[8\]\" merged with LATCH primitive \"x_coin_b\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[8\] x_coin_b\[8\] " "Duplicate LATCH primitive \"x_blood_b\[8\]\" merged with LATCH primitive \"x_coin_b\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[7\] x_coin_b\[7\] " "Duplicate LATCH primitive \"x_bomb_b\[7\]\" merged with LATCH primitive \"x_coin_b\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[7\] x_coin_b\[7\] " "Duplicate LATCH primitive \"x_blood_b\[7\]\" merged with LATCH primitive \"x_coin_b\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[6\] x_coin_b\[6\] " "Duplicate LATCH primitive \"x_bomb_b\[6\]\" merged with LATCH primitive \"x_coin_b\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[6\] x_coin_b\[6\] " "Duplicate LATCH primitive \"x_blood_b\[6\]\" merged with LATCH primitive \"x_coin_b\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[5\] x_coin_b\[5\] " "Duplicate LATCH primitive \"x_bomb_b\[5\]\" merged with LATCH primitive \"x_coin_b\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[5\] x_coin_b\[5\] " "Duplicate LATCH primitive \"x_blood_b\[5\]\" merged with LATCH primitive \"x_coin_b\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[4\] x_coin_b\[4\] " "Duplicate LATCH primitive \"x_bomb_b\[4\]\" merged with LATCH primitive \"x_coin_b\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[4\] x_coin_b\[4\] " "Duplicate LATCH primitive \"x_blood_b\[4\]\" merged with LATCH primitive \"x_coin_b\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[9\] y_coin_b\[9\] " "Duplicate LATCH primitive \"y_bomb_b\[9\]\" merged with LATCH primitive \"y_coin_b\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[9\] y_coin_b\[9\] " "Duplicate LATCH primitive \"y_blood_b\[9\]\" merged with LATCH primitive \"y_coin_b\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[8\] y_coin_b\[8\] " "Duplicate LATCH primitive \"y_bomb_b\[8\]\" merged with LATCH primitive \"y_coin_b\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[8\] y_coin_b\[8\] " "Duplicate LATCH primitive \"y_blood_b\[8\]\" merged with LATCH primitive \"y_coin_b\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[7\] y_coin_b\[7\] " "Duplicate LATCH primitive \"y_bomb_b\[7\]\" merged with LATCH primitive \"y_coin_b\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[7\] y_coin_b\[7\] " "Duplicate LATCH primitive \"y_blood_b\[7\]\" merged with LATCH primitive \"y_coin_b\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[6\] y_coin_b\[6\] " "Duplicate LATCH primitive \"y_bomb_b\[6\]\" merged with LATCH primitive \"y_coin_b\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[6\] y_coin_b\[6\] " "Duplicate LATCH primitive \"y_blood_b\[6\]\" merged with LATCH primitive \"y_coin_b\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[5\] y_coin_b\[5\] " "Duplicate LATCH primitive \"y_bomb_b\[5\]\" merged with LATCH primitive \"y_coin_b\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[5\] y_coin_b\[5\] " "Duplicate LATCH primitive \"y_blood_b\[5\]\" merged with LATCH primitive \"y_coin_b\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[4\] y_coin_b\[4\] " "Duplicate LATCH primitive \"y_bomb_b\[4\]\" merged with LATCH primitive \"y_coin_b\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[4\] y_coin_b\[4\] " "Duplicate LATCH primitive \"y_blood_b\[4\]\" merged with LATCH primitive \"y_coin_b\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[3\] x_coin_b\[3\] " "Duplicate LATCH primitive \"x_bomb_b\[3\]\" merged with LATCH primitive \"x_coin_b\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[3\] x_coin_b\[3\] " "Duplicate LATCH primitive \"x_blood_b\[3\]\" merged with LATCH primitive \"x_coin_b\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[2\] x_coin_b\[2\] " "Duplicate LATCH primitive \"x_bomb_b\[2\]\" merged with LATCH primitive \"x_coin_b\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[2\] x_coin_b\[2\] " "Duplicate LATCH primitive \"x_blood_b\[2\]\" merged with LATCH primitive \"x_coin_b\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[1\] x_coin_b\[1\] " "Duplicate LATCH primitive \"x_bomb_b\[1\]\" merged with LATCH primitive \"x_coin_b\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[1\] x_coin_b\[1\] " "Duplicate LATCH primitive \"x_blood_b\[1\]\" merged with LATCH primitive \"x_coin_b\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_b\[0\] x_coin_b\[0\] " "Duplicate LATCH primitive \"x_bomb_b\[0\]\" merged with LATCH primitive \"x_coin_b\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_b\[0\] x_coin_b\[0\] " "Duplicate LATCH primitive \"x_blood_b\[0\]\" merged with LATCH primitive \"x_coin_b\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[3\] y_coin_b\[3\] " "Duplicate LATCH primitive \"y_bomb_b\[3\]\" merged with LATCH primitive \"y_coin_b\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[3\] y_coin_b\[3\] " "Duplicate LATCH primitive \"y_blood_b\[3\]\" merged with LATCH primitive \"y_coin_b\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_b\[2\] y_coin_b\[2\] " "Duplicate LATCH primitive \"y_bomb_b\[2\]\" merged with LATCH primitive \"y_coin_b\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_b\[2\] y_coin_b\[2\] " "Duplicate LATCH primitive \"y_blood_b\[2\]\" merged with LATCH primitive \"y_coin_b\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[9\] x_coin_c\[9\] " "Duplicate LATCH primitive \"x_bomb_c\[9\]\" merged with LATCH primitive \"x_coin_c\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[9\] x_coin_c\[9\] " "Duplicate LATCH primitive \"x_blood_c\[9\]\" merged with LATCH primitive \"x_coin_c\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[8\] x_coin_c\[8\] " "Duplicate LATCH primitive \"x_bomb_c\[8\]\" merged with LATCH primitive \"x_coin_c\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[8\] x_coin_c\[8\] " "Duplicate LATCH primitive \"x_blood_c\[8\]\" merged with LATCH primitive \"x_coin_c\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[7\] x_coin_c\[7\] " "Duplicate LATCH primitive \"x_bomb_c\[7\]\" merged with LATCH primitive \"x_coin_c\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[7\] x_coin_c\[7\] " "Duplicate LATCH primitive \"x_blood_c\[7\]\" merged with LATCH primitive \"x_coin_c\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[6\] x_coin_c\[6\] " "Duplicate LATCH primitive \"x_bomb_c\[6\]\" merged with LATCH primitive \"x_coin_c\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[6\] x_coin_c\[6\] " "Duplicate LATCH primitive \"x_blood_c\[6\]\" merged with LATCH primitive \"x_coin_c\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[5\] x_coin_c\[5\] " "Duplicate LATCH primitive \"x_bomb_c\[5\]\" merged with LATCH primitive \"x_coin_c\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[5\] x_coin_c\[5\] " "Duplicate LATCH primitive \"x_blood_c\[5\]\" merged with LATCH primitive \"x_coin_c\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[4\] x_coin_c\[4\] " "Duplicate LATCH primitive \"x_bomb_c\[4\]\" merged with LATCH primitive \"x_coin_c\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[4\] x_coin_c\[4\] " "Duplicate LATCH primitive \"x_blood_c\[4\]\" merged with LATCH primitive \"x_coin_c\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[9\] y_coin_c\[9\] " "Duplicate LATCH primitive \"y_bomb_c\[9\]\" merged with LATCH primitive \"y_coin_c\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[9\] y_coin_c\[9\] " "Duplicate LATCH primitive \"y_blood_c\[9\]\" merged with LATCH primitive \"y_coin_c\[9\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[8\] y_coin_c\[8\] " "Duplicate LATCH primitive \"y_bomb_c\[8\]\" merged with LATCH primitive \"y_coin_c\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[8\] y_coin_c\[8\] " "Duplicate LATCH primitive \"y_blood_c\[8\]\" merged with LATCH primitive \"y_coin_c\[8\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[7\] y_coin_c\[7\] " "Duplicate LATCH primitive \"y_bomb_c\[7\]\" merged with LATCH primitive \"y_coin_c\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[7\] y_coin_c\[7\] " "Duplicate LATCH primitive \"y_blood_c\[7\]\" merged with LATCH primitive \"y_coin_c\[7\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[6\] y_coin_c\[6\] " "Duplicate LATCH primitive \"y_bomb_c\[6\]\" merged with LATCH primitive \"y_coin_c\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[6\] y_coin_c\[6\] " "Duplicate LATCH primitive \"y_blood_c\[6\]\" merged with LATCH primitive \"y_coin_c\[6\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[5\] y_coin_c\[5\] " "Duplicate LATCH primitive \"y_bomb_c\[5\]\" merged with LATCH primitive \"y_coin_c\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[5\] y_coin_c\[5\] " "Duplicate LATCH primitive \"y_blood_c\[5\]\" merged with LATCH primitive \"y_coin_c\[5\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[4\] y_coin_c\[4\] " "Duplicate LATCH primitive \"y_bomb_c\[4\]\" merged with LATCH primitive \"y_coin_c\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[4\] y_coin_c\[4\] " "Duplicate LATCH primitive \"y_blood_c\[4\]\" merged with LATCH primitive \"y_coin_c\[4\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[3\] x_coin_c\[3\] " "Duplicate LATCH primitive \"x_bomb_c\[3\]\" merged with LATCH primitive \"x_coin_c\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[3\] x_coin_c\[3\] " "Duplicate LATCH primitive \"x_blood_c\[3\]\" merged with LATCH primitive \"x_coin_c\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[2\] x_coin_c\[2\] " "Duplicate LATCH primitive \"x_bomb_c\[2\]\" merged with LATCH primitive \"x_coin_c\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[2\] x_coin_c\[2\] " "Duplicate LATCH primitive \"x_blood_c\[2\]\" merged with LATCH primitive \"x_coin_c\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[1\] x_coin_c\[1\] " "Duplicate LATCH primitive \"x_bomb_c\[1\]\" merged with LATCH primitive \"x_coin_c\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[1\] x_coin_c\[1\] " "Duplicate LATCH primitive \"x_blood_c\[1\]\" merged with LATCH primitive \"x_coin_c\[1\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_bomb_c\[0\] x_coin_c\[0\] " "Duplicate LATCH primitive \"x_bomb_c\[0\]\" merged with LATCH primitive \"x_coin_c\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "x_blood_c\[0\] x_coin_c\[0\] " "Duplicate LATCH primitive \"x_blood_c\[0\]\" merged with LATCH primitive \"x_coin_c\[0\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[3\] y_coin_c\[3\] " "Duplicate LATCH primitive \"y_bomb_c\[3\]\" merged with LATCH primitive \"y_coin_c\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[3\] y_coin_c\[3\] " "Duplicate LATCH primitive \"y_blood_c\[3\]\" merged with LATCH primitive \"y_coin_c\[3\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_bomb_c\[2\] y_coin_c\[2\] " "Duplicate LATCH primitive \"y_bomb_c\[2\]\" merged with LATCH primitive \"y_coin_c\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 897 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y_blood_c\[2\] y_coin_c\[2\] " "Duplicate LATCH primitive \"y_blood_c\[2\]\" merged with LATCH primitive \"y_coin_c\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 934 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655694415536 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655694415536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Car\[0\] " "Latch X_Car\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Car\[0\] " "Latch Y_Car\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S_Time_1\[0\] " "Latch S_Time_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 849 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Coin_C\[0\] " "Latch X_Coin_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Coin_C\[0\] " "Latch Y_Coin_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 885 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Bomb_C\[0\] " "Latch X_Bomb_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Bomb_C\[0\] " "Latch Y_Bomb_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 922 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Blood_C\[0\] " "Latch X_Blood_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Blood_C\[0\] " "Latch Y_Blood_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 959 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Bus_A\[0\] " "Latch X_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X_Bus_C\[0\] " "Latch X_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Bus_A\[0\] " "Latch Y_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Bus_C\[0\] " "Latch Y_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z_Bus_A\[0\] " "Latch Z_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z_Bus_C\[0\] " "Latch Z_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W_Bus_A\[0\] " "Latch W_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W_Bus_C\[0\] " "Latch W_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M_Bus_A\[0\] " "Latch M_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M_Bus_C\[0\] " "Latch M_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_Bus_A\[0\] " "Latch N_Bus_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 630 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_Bus_C\[0\] " "Latch N_Bus_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z_Car\[0\] " "Latch Z_Car\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W_Car\[0\] " "Latch W_Car\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M_Car\[0\] " "Latch M_Car\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 484 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[8\] " "Latch x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[4\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[4\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[3\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[3\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[4\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[3\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[3\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[4\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[4\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Move_Car\[3\] " "Ports D and ENA on the latch are fed by the same signal Move_Car\[3\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 449 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_Car\[1\] " "Latch y_Car\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 472 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best\[9\] " "Latch y_best\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best\[8\] " "Latch y_best\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best\[7\] " "Latch y_best\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best\[6\] " "Latch y_best\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[9\] " "Latch x_time_s1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[8\] " "Latch x_time_s1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[7\] " "Latch x_time_s1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[8\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[8\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[6\] " "Latch x_time_s1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[5\] " "Latch x_time_s1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[6\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[6\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[4\] " "Latch x_time_s1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[3\] " "Latch x_time_s1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_time_s1\[2\] " "Latch x_time_s1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[3\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[3\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 820 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[4\] " "Latch x_score_5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[5\] " "Latch x_score_5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[6\] " "Latch x_score_5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[7\] " "Latch x_score_5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[8\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[8\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[8\] " "Latch x_score_5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_score_5\[9\] " "Latch x_score_5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 700 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_5\[6\] " "Latch y_best_5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_5\[7\] " "Latch y_best_5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_5\[8\] " "Latch y_best_5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_5\[9\] " "Latch y_best_5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[4\] " "Latch x_best_5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[5\] " "Latch x_best_5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[6\] " "Latch x_best_5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[7\] " "Latch x_best_5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[8\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[8\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[8\] " "Latch x_best_5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_best_5\[9\] " "Latch x_best_5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_4\[6\] " "Latch y_best_4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_4\[7\] " "Latch y_best_4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_4\[8\] " "Latch y_best_4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_4\[9\] " "Latch y_best_4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_3\[6\] " "Latch y_best_3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_3\[7\] " "Latch y_best_3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_3\[8\] " "Latch y_best_3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_3\[9\] " "Latch y_best_3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_2\[6\] " "Latch y_best_2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_2\[7\] " "Latch y_best_2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_2\[8\] " "Latch y_best_2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_2\[9\] " "Latch y_best_2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_1\[6\] " "Latch y_best_1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_1\[7\] " "Latch y_best_1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_1\[8\] " "Latch y_best_1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_1\[9\] " "Latch y_best_1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_0\[6\] " "Latch y_best_0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_0\[7\] " "Latch y_best_0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_0\[8\] " "Latch y_best_0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_best_0\[9\] " "Latch y_best_0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 745 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[9\] " "Latch x_coin_c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[8\] " "Latch x_coin_c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[7\] " "Latch x_coin_c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[8\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[8\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[6\] " "Latch x_coin_c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[5\] " "Latch x_coin_c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[6\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[6\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[4\] " "Latch x_coin_c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_coin_c\[3\] " "Latch x_coin_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[4\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 860 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_A\[1\] " "Latch x_bus_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 619 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[4\] " "Latch x_bus_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[5\] " "Latch x_bus_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[5\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[5\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[6\] " "Latch x_bus_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[7\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[7\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[7\] " "Latch x_bus_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[8\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[8\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[8\] " "Latch x_bus_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_B\[9\] " "Latch x_bus_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_bus_C\[1\] " "Latch x_bus_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415537 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[9\] " "Latch x_line\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[8\] " "Latch x_line\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[7\] " "Latch x_line\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[6\] " "Latch x_line\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[5\] " "Latch x_line\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[4\] " "Latch x_line\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[3\] " "Latch x_line\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[2\] " "Latch x_line\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[1\] " "Latch x_line\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_line\[0\] " "Latch x_line\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hor_counter\[9\] " "Ports D and ENA on the latch are fed by the same signal hor_counter\[9\]" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655694415548 ""}  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 1097 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655694415548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655694421482 "|Game|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655694421482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655694421837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Game/output_files/Game.map.smsg " "Generated suppressed messages file D:/FPGA/Game/output_files/Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694424028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655694424268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655694424268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[2\] " "No output dependent on input pin \"Key\[2\]\"" {  } { { "Game.v" "" { Text "D:/FPGA/Game/Game.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655694424477 "|Game|Key[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655694424477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7484 " "Implemented 7484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655694424487 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655694424487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7406 " "Implemented 7406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655694424487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655694424487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 554 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 554 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655694424557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 11:07:04 2022 " "Processing ended: Mon Jun 20 11:07:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655694424557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655694424557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655694424557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655694424557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655694425568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655694425580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 11:07:05 2022 " "Processing started: Mon Jun 20 11:07:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655694425580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655694425580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655694425580 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655694425628 ""}
{ "Info" "0" "" "Project  = Game" {  } {  } 0 0 "Project  = Game" 0 0 "Fitter" 0 0 1655694425628 ""}
{ "Info" "0" "" "Revision = Game" {  } {  } 0 0 "Revision = Game" 0 0 "Fitter" 0 0 1655694425628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655694425758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655694425758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Game 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655694425787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655694425822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655694425822 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655694426142 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655694426152 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655694426290 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655694434041 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk_50MHz~inputCLKENA0 356 global CLKCTRL_G6 " "Clk_50MHz~inputCLKENA0 with 356 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1655694434212 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Key\[3\]~inputCLKENA0 212 global CLKCTRL_G7 " "Key\[3\]~inputCLKENA0 with 212 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1655694434212 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1655694434212 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655694434212 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver Key\[3\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver Key\[3\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Key\[3\] PIN_AA15 " "Refclk input I/O pad Key\[3\] is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1655694434212 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1655694434212 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1655694434212 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694434212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655694434238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655694434238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655694434248 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655694434251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655694434251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655694434251 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "785 " "The Timing Analyzer is analyzing 785 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655694434813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655694434817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655694434817 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr11~0  from: datad  to: combout " "Cell: WideOr11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655694434842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1655694434842 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655694434862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655694434862 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655694434862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655694435447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655694435447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655694435447 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694435548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655694438533 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1655694439472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694454267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655694475169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655694484707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694484707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655694486067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 3.5% " "6e+03 ns of routing delay (approximately 3.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1655694499347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/FPGA/Game/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655694510028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655694510028 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1655694672238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655694698314 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655694698314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:30 " "Fitter routing operations ending: elapsed time is 00:03:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694698317 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.94 " "Total time spent on timing analysis during the Fitter is 28.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655694704367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655694704416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655694706377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655694706387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655694708244 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655694714012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Game/output_files/Game.fit.smsg " "Generated suppressed messages file D:/FPGA/Game/output_files/Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655694714510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6802 " "Peak virtual memory: 6802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655694715687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 11:11:55 2022 " "Processing ended: Mon Jun 20 11:11:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655694715687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:50 " "Elapsed time: 00:04:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655694715687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:07 " "Total CPU time (on all processors): 00:08:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655694715687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655694715687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655694716621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655694716624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 11:11:56 2022 " "Processing started: Mon Jun 20 11:11:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655694716624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655694716624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655694716624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655694717307 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655694721817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655694722162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 11:12:02 2022 " "Processing ended: Mon Jun 20 11:12:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655694722162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655694722162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655694722162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655694722162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655694722847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655694723150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655694723157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 11:12:03 2022 " "Processing started: Mon Jun 20 11:12:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655694723157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655694723157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Game -c Game " "Command: quartus_sta Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655694723157 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655694723207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655694723829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655694723829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694723857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694723858 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "785 " "The Timing Analyzer is analyzing 785 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655694724340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655694724441 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694724441 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_6 CLK_6 " "create_clock -period 1.000 -name CLK_6 CLK_6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_LFSR CLK_LFSR " "create_clock -period 1.000 -name CLK_LFSR CLK_LFSR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Move_Car\[0\] Move_Car\[0\] " "create_clock -period 1.000 -name Move_Car\[0\] Move_Car\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\] " "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[1\] hor_counter\[1\] " "create_clock -period 1.000 -name hor_counter\[1\] hor_counter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[3\] hor_counter\[3\] " "create_clock -period 1.000 -name hor_counter\[3\] hor_counter\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[4\] hor_counter\[4\] " "create_clock -period 1.000 -name hor_counter\[4\] hor_counter\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[5\] hor_counter\[5\] " "create_clock -period 1.000 -name hor_counter\[5\] hor_counter\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655694724457 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655694724457 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr11~0  from: dataa  to: combout " "Cell: WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655694724469 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655694724469 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655694724482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655694724537 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655694724541 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655694724548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655694725071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655694725071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.400 " "Worst-case setup slack is -45.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.400           -5013.981 hor_counter\[3\]  " "  -45.400           -5013.981 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.121           -5589.701 hor_counter\[5\]  " "  -45.121           -5589.701 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.693           -5117.711 hor_counter\[4\]  " "  -44.693           -5117.711 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.781           -3407.291 hor_counter\[1\]  " "  -43.781           -3407.291 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.065           -3637.305 Clk_50MHz  " "  -37.065           -3637.305 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.583            -168.108 hor_counter\[0\]  " "   -5.583            -168.108 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.610             -33.061 Move_Car\[0\]  " "   -4.610             -33.061 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512             -89.293 VGA_CLK~reg0  " "   -4.512             -89.293 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.295            -281.666 CLK  " "   -4.295            -281.666 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948              -9.152 CLK_6  " "   -1.948              -9.152 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -20.092 CLK_LFSR  " "   -1.663             -20.092 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694725071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.011 " "Worst-case hold slack is -8.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.011            -640.456 hor_counter\[3\]  " "   -8.011            -640.456 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.865            -590.128 hor_counter\[4\]  " "   -7.865            -590.128 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.640            -536.909 hor_counter\[5\]  " "   -7.640            -536.909 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.006            -492.675 hor_counter\[1\]  " "   -7.006            -492.675 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720            -133.567 hor_counter\[0\]  " "   -4.720            -133.567 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429              -9.779 CLK_6  " "   -2.429              -9.779 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863             -12.886 Clk_50MHz  " "   -1.863             -12.886 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -1.234 VGA_CLK~reg0  " "   -0.686              -1.234 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.235 Move_Car\[0\]  " "   -0.235              -0.235 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 CLK  " "    0.127               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 CLK_LFSR  " "    0.647               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694725150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.263 " "Worst-case recovery slack is -13.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.263            -494.840 hor_counter\[3\]  " "  -13.263            -494.840 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.236            -273.353 hor_counter\[1\]  " "  -13.236            -273.353 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.803            -589.912 hor_counter\[5\]  " "  -12.803            -589.912 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.375            -532.875 hor_counter\[4\]  " "  -12.375            -532.875 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.406             -53.307 hor_counter\[0\]  " "   -6.406             -53.307 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694725167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.139 " "Worst-case removal slack is -7.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.139             -56.912 hor_counter\[3\]  " "   -7.139             -56.912 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.004             -50.586 hor_counter\[4\]  " "   -7.004             -50.586 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.340             -34.999 hor_counter\[5\]  " "   -6.340             -34.999 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.134             -51.710 hor_counter\[1\]  " "   -6.134             -51.710 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252             -15.447 hor_counter\[0\]  " "   -2.252             -15.447 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694725177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.311 " "Worst-case minimum pulse width slack is -6.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.311           -2163.757 hor_counter\[5\]  " "   -6.311           -2163.757 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.119           -1785.663 hor_counter\[4\]  " "   -6.119           -1785.663 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055           -2464.367 hor_counter\[3\]  " "   -6.055           -2464.367 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.044            -992.433 hor_counter\[1\]  " "   -5.044            -992.433 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587             -23.514 hor_counter\[0\]  " "   -0.587             -23.514 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464            -196.956 Clk_50MHz  " "   -0.464            -196.956 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -4.900 CLK_6  " "   -0.424              -4.900 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412            -105.217 CLK  " "   -0.412            -105.217 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.291 VGA_CLK~reg0  " "   -0.394             -12.291 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.745 CLK_LFSR  " "   -0.394              -7.745 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Move_Car\[0\]  " "    0.428               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694725177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694725177 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655694725277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655694725302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655694727532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr11~0  from: dataa  to: combout " "Cell: WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655694727777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655694727777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655694727832 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655694727946 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655694727946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.654 " "Worst-case setup slack is -46.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.654           -4944.338 hor_counter\[3\]  " "  -46.654           -4944.338 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.449           -5515.569 hor_counter\[5\]  " "  -46.449           -5515.569 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.999           -5051.357 hor_counter\[4\]  " "  -45.999           -5051.357 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.124           -3354.539 hor_counter\[1\]  " "  -45.124           -3354.539 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.674           -3664.975 Clk_50MHz  " "  -38.674           -3664.975 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.599            -165.846 hor_counter\[0\]  " "   -5.599            -165.846 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.480             -88.752 VGA_CLK~reg0  " "   -4.480             -88.752 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.454             -31.277 Move_Car\[0\]  " "   -4.454             -31.277 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.314            -284.025 CLK  " "   -4.314            -284.025 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875              -8.925 CLK_6  " "   -1.875              -8.925 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598             -19.721 CLK_LFSR  " "   -1.598             -19.721 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694727948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694727948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.806 " "Worst-case hold slack is -7.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.806            -618.772 hor_counter\[3\]  " "   -7.806            -618.772 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.620            -570.901 hor_counter\[4\]  " "   -7.620            -570.901 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.460            -522.146 hor_counter\[5\]  " "   -7.460            -522.146 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.801            -479.108 hor_counter\[1\]  " "   -6.801            -479.108 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597            -132.231 hor_counter\[0\]  " "   -4.597            -132.231 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.259              -8.907 CLK_6  " "   -2.259              -8.907 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809             -14.317 Clk_50MHz  " "   -1.809             -14.317 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -0.852 VGA_CLK~reg0  " "   -0.608              -0.852 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.300 Move_Car\[0\]  " "   -0.300              -0.300 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 CLK  " "    0.111               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 CLK_LFSR  " "    0.593               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694728017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.760 " "Worst-case recovery slack is -12.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.760            -483.339 hor_counter\[3\]  " "  -12.760            -483.339 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.737            -266.894 hor_counter\[1\]  " "  -12.737            -266.894 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.435            -577.727 hor_counter\[5\]  " "  -12.435            -577.727 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.985            -521.426 hor_counter\[4\]  " "  -11.985            -521.426 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.334             -52.593 hor_counter\[0\]  " "   -6.334             -52.593 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694728037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.994 " "Worst-case removal slack is -6.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.994             -57.190 hor_counter\[3\]  " "   -6.994             -57.190 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.817             -50.413 hor_counter\[4\]  " "   -6.817             -50.413 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.198             -34.452 hor_counter\[5\]  " "   -6.198             -34.452 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.989             -51.330 hor_counter\[1\]  " "   -5.989             -51.330 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.322             -15.882 hor_counter\[0\]  " "   -2.322             -15.882 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694728052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.183 " "Worst-case minimum pulse width slack is -6.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.183           -2122.662 hor_counter\[5\]  " "   -6.183           -2122.662 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.904           -1727.845 hor_counter\[4\]  " "   -5.904           -1727.845 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.887           -2357.966 hor_counter\[3\]  " "   -5.887           -2357.966 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.875            -935.823 hor_counter\[1\]  " "   -4.875            -935.823 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -19.093 hor_counter\[0\]  " "   -0.490             -19.093 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474            -210.989 Clk_50MHz  " "   -0.474            -210.989 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413              -4.834 CLK_6  " "   -0.413              -4.834 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396            -104.537 CLK  " "   -0.396            -104.537 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.276 VGA_CLK~reg0  " "   -0.394             -12.276 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.933 CLK_LFSR  " "   -0.394              -7.933 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Move_Car\[0\]  " "    0.402               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694728052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694728052 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655694728147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655694728262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655694730567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr11~0  from: dataa  to: combout " "Cell: WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655694730807 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655694730807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655694730862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655694730937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655694730937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.485 " "Worst-case setup slack is -24.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.485           -3088.450 hor_counter\[3\]  " "  -24.485           -3088.450 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.283           -3436.234 hor_counter\[5\]  " "  -24.283           -3436.234 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.056           -3160.413 hor_counter\[4\]  " "  -24.056           -3160.413 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.552           -2119.145 hor_counter\[1\]  " "  -23.552           -2119.145 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.663           -1885.519 Clk_50MHz  " "  -18.663           -1885.519 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.572             -94.676 hor_counter\[0\]  " "   -3.572             -94.676 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750             -19.452 Move_Car\[0\]  " "   -2.750             -19.452 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580             -51.725 VGA_CLK~reg0  " "   -2.580             -51.725 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108            -132.289 CLK  " "   -2.108            -132.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034              -4.326 CLK_6  " "   -1.034              -4.326 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -9.253 CLK_LFSR  " "   -0.752              -9.253 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694730946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694730946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.797 " "Worst-case hold slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797            -399.612 hor_counter\[3\]  " "   -4.797            -399.612 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -363.355 hor_counter\[4\]  " "   -4.730            -363.355 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.556            -334.241 hor_counter\[5\]  " "   -4.556            -334.241 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.398            -317.024 hor_counter\[1\]  " "   -4.398            -317.024 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138             -87.533 hor_counter\[0\]  " "   -3.138             -87.533 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -6.782 CLK_6  " "   -1.623              -6.782 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994              -6.771 Clk_50MHz  " "   -0.994              -6.771 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -1.344 VGA_CLK~reg0  " "   -0.544              -1.344 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 CLK  " "    0.021               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 Move_Car\[0\]  " "    0.052               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 CLK_LFSR  " "    0.304               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.366 " "Worst-case recovery slack is -8.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.366            -155.940 hor_counter\[1\]  " "   -8.366            -155.940 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.361            -280.204 hor_counter\[3\]  " "   -8.361            -280.204 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.946            -331.929 hor_counter\[5\]  " "   -7.946            -331.929 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.719            -301.373 hor_counter\[4\]  " "   -7.719            -301.373 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.443             -28.608 hor_counter\[0\]  " "   -3.443             -28.608 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.411 " "Worst-case removal slack is -4.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411             -39.124 hor_counter\[3\]  " "   -4.411             -39.124 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -34.103 hor_counter\[4\]  " "   -4.346             -34.103 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.012             -35.656 hor_counter\[1\]  " "   -4.012             -35.656 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943             -23.338 hor_counter\[5\]  " "   -3.943             -23.338 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630             -11.239 hor_counter\[0\]  " "   -1.630             -11.239 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.624 " "Worst-case minimum pulse width slack is -3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624           -1260.910 hor_counter\[3\]  " "   -3.624           -1260.910 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558            -983.961 hor_counter\[5\]  " "   -3.558            -983.961 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515            -852.452 hor_counter\[4\]  " "   -3.515            -852.452 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220            -527.735 hor_counter\[1\]  " "   -3.220            -527.735 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476             -21.067 hor_counter\[0\]  " "   -0.476             -21.067 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462             -35.243 Clk_50MHz  " "   -0.462             -35.243 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.958 CLK_6  " "   -0.160              -0.958 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157             -15.042 CLK  " "   -0.157             -15.042 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 VGA_CLK~reg0  " "   -0.035              -0.035 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 CLK_LFSR  " "    0.124               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 Move_Car\[0\]  " "    0.390               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731059 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655694731147 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr11~0  from: dataa  to: combout " "Cell: WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655694731382 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655694731382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655694731437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655694731517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655694731517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.271 " "Worst-case setup slack is -23.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.271           -2735.641 hor_counter\[3\]  " "  -23.271           -2735.641 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.103           -3044.184 hor_counter\[5\]  " "  -23.103           -3044.184 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.885           -2796.279 hor_counter\[4\]  " "  -22.885           -2796.279 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.440           -1871.168 hor_counter\[1\]  " "  -22.440           -1871.168 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.773           -1719.770 Clk_50MHz  " "  -17.773           -1719.770 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116             -82.131 hor_counter\[0\]  " "   -3.116             -82.131 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.416             -16.948 Move_Car\[0\]  " "   -2.416             -16.948 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.352             -46.843 VGA_CLK~reg0  " "   -2.352             -46.843 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.909            -117.541 CLK  " "   -1.909            -117.541 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -3.589 CLK_6  " "   -0.881              -3.589 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630              -7.496 CLK_LFSR  " "   -0.630              -7.496 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.334 " "Worst-case hold slack is -4.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.334            -353.091 hor_counter\[3\]  " "   -4.334            -353.091 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263            -321.445 hor_counter\[4\]  " "   -4.263            -321.445 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129            -297.434 hor_counter\[5\]  " "   -4.129            -297.434 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.939            -278.580 hor_counter\[1\]  " "   -3.939            -278.580 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787             -78.388 hor_counter\[0\]  " "   -2.787             -78.388 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -5.997 CLK_6  " "   -1.445              -5.997 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -8.054 Clk_50MHz  " "   -1.032              -8.054 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -1.213 VGA_CLK~reg0  " "   -0.503              -1.213 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 CLK  " "    0.011               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 Move_Car\[0\]  " "    0.014               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 CLK_LFSR  " "    0.257               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.302 " "Worst-case recovery slack is -7.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.302            -243.759 hor_counter\[3\]  " "   -7.302            -243.759 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.297            -135.850 hor_counter\[1\]  " "   -7.297            -135.850 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.905            -289.443 hor_counter\[5\]  " "   -6.905            -289.443 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.687            -262.168 hor_counter\[4\]  " "   -6.687            -262.168 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992             -24.849 hor_counter\[0\]  " "   -2.992             -24.849 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.950 " "Worst-case removal slack is -3.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.950             -36.067 hor_counter\[3\]  " "   -3.950             -36.067 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876             -31.275 hor_counter\[4\]  " "   -3.876             -31.275 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -32.312 hor_counter\[1\]  " "   -3.552             -32.312 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.524             -21.222 hor_counter\[5\]  " "   -3.524             -21.222 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485             -10.257 hor_counter\[0\]  " "   -1.485             -10.257 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.137 " "Worst-case minimum pulse width slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137           -1060.813 hor_counter\[3\]  " "   -3.137           -1060.813 hor_counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122            -832.337 hor_counter\[5\]  " "   -3.122            -832.337 hor_counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.048            -710.993 hor_counter\[4\]  " "   -3.048            -710.993 hor_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.729            -431.958 hor_counter\[1\]  " "   -2.729            -431.958 hor_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463             -34.602 Clk_50MHz  " "   -0.463             -34.602 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274             -10.492 hor_counter\[0\]  " "   -0.274             -10.492 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.659 CLK_6  " "   -0.110              -0.659 CLK_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -7.468 CLK  " "   -0.087              -7.468 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 VGA_CLK~reg0  " "    0.011               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 CLK_LFSR  " "    0.125               0.000 CLK_LFSR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Move_Car\[0\]  " "    0.402               0.000 Move_Car\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655694731627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655694731627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655694732997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655694733012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655694733091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 11:12:13 2022 " "Processing ended: Mon Jun 20 11:12:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655694733091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655694733091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655694733091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655694733091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1655694734062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655694734067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 11:12:13 2022 " "Processing started: Mon Jun 20 11:12:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655694734067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655694734067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655694734067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1655694734855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Game.vo D:/FPGA/Game/simulation/modelsim/ simulation " "Generated file Game.vo in folder \"D:/FPGA/Game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655694735508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655694735577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 11:12:15 2022 " "Processing ended: Mon Jun 20 11:12:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655694735577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655694735577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655694735577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655694735577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 570 s " "Quartus Prime Full Compilation was successful. 0 errors, 570 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655694736257 ""}
