# Roteador

Problema 2 A):

```verilog
//Lucas Leones Costa dos Santos - 121110281
//Roteiro 2 - Problema 2 - Letra A
parameter Num_bits=4; 
module roteamento(
  input logic [Num_bits-1:0] A, B, 
  input logic SEL,
  output logic [Num_bits-1:0]Saida
);
  
  always_comb 
    begin
		if(SEL == 0)
			Saida <= A;
		else 
			Saida <= B;
	end
endmodule
```

Problema 2 B):

```verilog
parameter Num_bits=4;
parameter Num_bits_Select=2;
module roteamento(
  input logic [Num_bits-1:0] A, B, C, D, 
  input logic [Num_bits_Select-1:0]SEL,
  output logic [Num_bits-1:0]Saida
);
  
  always_comb begin
      case(SEL)
        'b00:Saida<=A;
        'b01:Saida<=B;
        'b10:Saida<=C;
        'b11:Saida<=D;
      endcase
	end
endmodule
```

Problema 1:

[LUCAS_LEONES_ROTEIRO2_PROBLEMA1.cv](Roteador%202811f12a36884fb18e579e51dfb48a4c/LUCAS_LEONES_ROTEIRO2_PROBLEMA1.cv)

```verilog
parameter Num_de_Bits=2;
module roteamento(
  input logic [Num_de_Bits-1:0] U, 
  output logic A, B, C, D, E, F, G,
  output logic [Num_de_Bits-1:0] Saida
);
  
  always_comb begin
    Saida <= U;
    A <= U[0];
    B <= U[0] | U[1];
    C <= U[0] ^ U[1];
    D <= U[0];
    E <= U[0];
    F <= (~U[1]) & U[0];
    G <= U[0] & U[1];
	end
endmodule
```

[Irrigador2.sv](Roteador%202811f12a36884fb18e579e51dfb48a4c/Irrigador2.sv)