This explains what'swrong with Assemble.sh does:

(1) Assemble
────────────
f1_asm.s           # Your RISC-V assembly program
   │
   ▼
assemble.sh
   │
   ▼
program.hex        # Output machine code (1 word per line, hex)
   │
   └──> linked into:
        obj_dir/
          test_out/f1_test/program.hex   <-- InstMem.sv loads from here


(2) Verilate & Compile
──────────────────────
../rtl/top.sv      # RTL top-level
f1_tb.cpp          # C++ testbench
   │
   ▼
verilator ... --exe f1_tb.cpp
   │
   ▼
obj_dir/
   Vtop.mk         # Makefile generated by Verilator
   Vtop.cpp, ...   # C++ model of your RTL
   │
   ▼
make -C obj_dir
   │
   ▼
obj_dir/Vtop       # Simulation executable


(3) Memory Setup
────────────────
obj_dir/data.hex   # Generated here by:
yes 00 | head -n 65536 > data.hex
                  # (64 KiB byte-wide zeros)
   │
   └──> DataMem.sv loads this for memory at [0x10000..0x1FFFF]


(4) Run Simulation
──────────────────
./obj_dir/Vtop
   │
   ├─ Reads program.hex & data.hex
   │
   ├─ Produces waveform.vcd:
   │     obj_dir/test_out/f1_test/waveform.vcd
   │
   └─ Updates data.hex in obj_dir/


(5) Archive Results
───────────────────
obj_dir/data.hex  → test_out/f1_test/data.hex
obj_dir/test_out/f1_test/program.hex  (symlink to ../program.hex)
obj_dir/test_out/f1_test/waveform.vcd



    At the moment, after typing out `./f1_test.sh`, we need to type:
    ```
    cd obj_dir
    make -f Vtop.mk
    ./Vtop
    ```
