

================================================================
== Vitis HLS Report for 'scale_and_twoNorm'
================================================================
* Date:           Fri Jan  9 14:23:20 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 7 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_3 = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale0_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colScale0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale0" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 11 'read' 'colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln353 = icmp_eq  i32 %ifScaled_read, i32 0" [./basic_helper.hpp:353->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 12 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %icmp_ln353, void %if.then.i, void %if.else.i" [./basic_helper.hpp:353->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 13 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.40ns)   --->   "%call_ln354 = call void @scale_and_twoNorm_Scaled, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:354->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 14 'call' 'call_ln354' <Predicate = (!icmp_ln353)> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln356 = call void @scale_and_twoNorm_noScaled, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:356->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 15 'call' 'call_ln356' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln354 = call void @scale_and_twoNorm_Scaled, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:354->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'call' 'call_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln355 = br void %scale_and_twoNorm.exit" [./basic_helper.hpp:355->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 17 'br' 'br_ln355' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln356 = call void @scale_and_twoNorm_noScaled, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:356->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'call' 'call_ln356' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %scale_and_twoNorm.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.111ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_ifScaled_read') [10]  (0.000 ns)
	wire read operation ('ifScaled_read', ./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95) on port 'ifScaled' (./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95) [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln353', ./basic_helper.hpp:353->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95) [16]  (0.710 ns)
	'call' operation 0 bit ('call_ln354', ./basic_helper.hpp:354->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95) to 'scale_and_twoNorm_Scaled' [19]  (1.401 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
