
Smart_Home.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005a50  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000002ee  00800060  00005a50  00005ae4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000029  0080034e  0080034e  00005dd2  2**0
                  ALLOC
  3 .stab         000076c8  00000000  00000000  00005dd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003bc4  00000000  00000000  0000d49c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  00011060  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  00011220  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  00011434  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  00013a46  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  00014f14  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00016220  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  00016400  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  00016707  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00017121  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	13 e0       	ldi	r17, 0x03	; 3
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e5       	ldi	r30, 0x50	; 80
      68:	fa e5       	ldi	r31, 0x5A	; 90
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 34       	cpi	r26, 0x4E	; 78
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	ae e4       	ldi	r26, 0x4E	; 78
      7a:	b3 e0       	ldi	r27, 0x03	; 3
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 37       	cpi	r26, 0x77	; 119
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 07 	call	0xeea	; 0xeea <main>
      8a:	0c 94 26 2d 	jmp	0x5a4c	; 0x5a4c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 6b 28 	jmp	0x50d6	; 0x50d6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 e3       	ldi	r26, 0x34	; 52
     128:	b2 e0       	ldi	r27, 0x02	; 2
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 87 28 	jmp	0x510e	; 0x510e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 77 28 	jmp	0x50ee	; 0x50ee <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 93 28 	jmp	0x5126	; 0x5126 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 77 28 	jmp	0x50ee	; 0x50ee <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 93 28 	jmp	0x5126	; 0x5126 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 6b 28 	jmp	0x50d6	; 0x50d6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 e3       	ldi	r24, 0x34	; 52
     496:	92 e0       	ldi	r25, 0x02	; 2
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 87 28 	jmp	0x510e	; 0x510e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 73 28 	jmp	0x50e6	; 0x50e6 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	64 e3       	ldi	r22, 0x34	; 52
     69c:	72 e0       	ldi	r23, 0x02	; 2
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 8f 28 	jmp	0x511e	; 0x511e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 77 28 	jmp	0x50ee	; 0x50ee <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 93 28 	jmp	0x5126	; 0x5126 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 77 28 	jmp	0x50ee	; 0x50ee <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 93 28 	jmp	0x5126	; 0x5126 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 77 28 	jmp	0x50ee	; 0x50ee <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 93 28 	jmp	0x5126	; 0x5126 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 74 28 	jmp	0x50e8	; 0x50e8 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 90 28 	jmp	0x5120	; 0x5120 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 7b 28 	jmp	0x50f6	; 0x50f6 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 97 28 	jmp	0x512e	; 0x512e <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 73 28 	jmp	0x50e6	; 0x50e6 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 8f 28 	jmp	0x511e	; 0x511e <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e4 5c       	subi	r30, 0xC4	; 196
     b86:	fd 4f       	sbci	r31, 0xFD	; 253
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <main>:
void setup();
void loop();


void main(void)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62

	setup();
     ef2:	0e 94 7e 07 	call	0xefc	; 0xefc <setup>
	while (1)
	{
		loop();
     ef6:	0e 94 ae 07 	call	0xf5c	; 0xf5c <loop>
     efa:	fd cf       	rjmp	.-6      	; 0xef6 <main+0xc>

00000efc <setup>:
	}

}

void setup()
{
     efc:	df 93       	push	r29
     efe:	cf 93       	push	r28
     f00:	cd b7       	in	r28, 0x3d	; 61
     f02:	de b7       	in	r29, 0x3e	; 62

	Watchdog_OFF();
     f04:	0e 94 d3 1c 	call	0x39a6	; 0x39a6 <Watchdog_OFF>
	LCD_init();
     f08:	0e 94 9c 11 	call	0x2338	; 0x2338 <LCD_init>
	Keypad_keypadInit();
     f0c:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <Keypad_keypadInit>
	EEPROM_Init();
     f10:	0e 94 c8 18 	call	0x3190	; 0x3190 <EEPROM_Init>
	HC05_Init();
     f14:	0e 94 78 18 	call	0x30f0	; 0x30f0 <HC05_Init>
	Buzzer_init();
     f18:	0e 94 5a 1c 	call	0x38b4	; 0x38b4 <Buzzer_init>
	LM35_Init();
     f1c:	0e 94 a8 10 	call	0x2150	; 0x2150 <LM35_Init>
	DCMotor_Init(DCMOTOR_1);
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	0e 94 77 1b 	call	0x36ee	; 0x36ee <DCMotor_Init>
	Door_Init();
     f26:	0e 94 3e 0c 	call	0x187c	; 0x187c <Door_Init>
	Relay_Init();
     f2a:	0e 94 10 10 	call	0x2020	; 0x2020 <Relay_Init>

	userType = login();
     f2e:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <login>
     f32:	80 93 5e 03 	sts	0x035E, r24
//	userType = '2';
	HC05_SendString("Enter command...\n");
     f36:	80 e6       	ldi	r24, 0x60	; 96
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
	LCD_setAddressPosition(0, 0);
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
	LCD_displayString("Enter command...");
     f46:	82 e7       	ldi	r24, 0x72	; 114
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>
	LCD_setAddressPosition(1, 0);
     f4e:	81 e0       	ldi	r24, 0x01	; 1
     f50:	60 e0       	ldi	r22, 0x00	; 0
     f52:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>

}
     f56:	cf 91       	pop	r28
     f58:	df 91       	pop	r29
     f5a:	08 95       	ret

00000f5c <loop>:

void loop()
{
     f5c:	df 93       	push	r29
     f5e:	cf 93       	push	r28
     f60:	cd b7       	in	r28, 0x3d	; 61
     f62:	de b7       	in	r29, 0x3e	; 62
     f64:	29 97       	sbiw	r28, 0x09	; 9
     f66:	0f b6       	in	r0, 0x3f	; 63
     f68:	f8 94       	cli
     f6a:	de bf       	out	0x3e, r29	; 62
     f6c:	0f be       	out	0x3f, r0	; 63
     f6e:	cd bf       	out	0x3d, r28	; 61


	// Get Command
	u8 command = '\0';
     f70:	19 82       	std	Y+1, r1	; 0x01

	// Admin Mode
	if (userType == '1')
     f72:	80 91 5e 03 	lds	r24, 0x035E
     f76:	81 33       	cpi	r24, 0x31	; 49
     f78:	09 f0       	breq	.+2      	; 0xf7c <loop+0x20>
     f7a:	61 c0       	rjmp	.+194    	; 0x103e <loop+0xe2>
	{

		command = HC05_ReceiveCharNonBlock();
     f7c:	0e 94 99 18 	call	0x3132	; 0x3132 <HC05_ReceiveCharNonBlock>
     f80:	89 83       	std	Y+1, r24	; 0x01

		switch (command) {
     f82:	89 81       	ldd	r24, Y+1	; 0x01
     f84:	28 2f       	mov	r18, r24
     f86:	30 e0       	ldi	r19, 0x00	; 0
     f88:	39 87       	std	Y+9, r19	; 0x09
     f8a:	28 87       	std	Y+8, r18	; 0x08
     f8c:	88 85       	ldd	r24, Y+8	; 0x08
     f8e:	99 85       	ldd	r25, Y+9	; 0x09
     f90:	84 33       	cpi	r24, 0x34	; 52
     f92:	91 05       	cpc	r25, r1
     f94:	89 f1       	breq	.+98     	; 0xff8 <loop+0x9c>
     f96:	28 85       	ldd	r18, Y+8	; 0x08
     f98:	39 85       	ldd	r19, Y+9	; 0x09
     f9a:	25 33       	cpi	r18, 0x35	; 53
     f9c:	31 05       	cpc	r19, r1
     f9e:	84 f4       	brge	.+32     	; 0xfc0 <loop+0x64>
     fa0:	88 85       	ldd	r24, Y+8	; 0x08
     fa2:	99 85       	ldd	r25, Y+9	; 0x09
     fa4:	82 33       	cpi	r24, 0x32	; 50
     fa6:	91 05       	cpc	r25, r1
     fa8:	f9 f0       	breq	.+62     	; 0xfe8 <loop+0x8c>
     faa:	28 85       	ldd	r18, Y+8	; 0x08
     fac:	39 85       	ldd	r19, Y+9	; 0x09
     fae:	23 33       	cpi	r18, 0x33	; 51
     fb0:	31 05       	cpc	r19, r1
     fb2:	f4 f4       	brge	.+60     	; 0xff0 <loop+0x94>
     fb4:	88 85       	ldd	r24, Y+8	; 0x08
     fb6:	99 85       	ldd	r25, Y+9	; 0x09
     fb8:	81 33       	cpi	r24, 0x31	; 49
     fba:	91 05       	cpc	r25, r1
     fbc:	89 f0       	breq	.+34     	; 0xfe0 <loop+0x84>
     fbe:	a2 c0       	rjmp	.+324    	; 0x1104 <loop+0x1a8>
     fc0:	28 85       	ldd	r18, Y+8	; 0x08
     fc2:	39 85       	ldd	r19, Y+9	; 0x09
     fc4:	26 33       	cpi	r18, 0x36	; 54
     fc6:	31 05       	cpc	r19, r1
     fc8:	f9 f0       	breq	.+62     	; 0x1008 <loop+0xac>
     fca:	88 85       	ldd	r24, Y+8	; 0x08
     fcc:	99 85       	ldd	r25, Y+9	; 0x09
     fce:	86 33       	cpi	r24, 0x36	; 54
     fd0:	91 05       	cpc	r25, r1
     fd2:	b4 f0       	brlt	.+44     	; 0x1000 <loop+0xa4>
     fd4:	28 85       	ldd	r18, Y+8	; 0x08
     fd6:	39 85       	ldd	r19, Y+9	; 0x09
     fd8:	27 33       	cpi	r18, 0x37	; 55
     fda:	31 05       	cpc	r19, r1
     fdc:	69 f1       	breq	.+90     	; 0x1038 <loop+0xdc>
     fde:	92 c0       	rjmp	.+292    	; 0x1104 <loop+0x1a8>
			// 6 Lamps
			case '1':
				// Relay 1 On function
				Relay_toogle(Relay_1);
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
     fe6:	8e c0       	rjmp	.+284    	; 0x1104 <loop+0x1a8>
				break;
			case '2':
				// Relay 2 On function
				Relay_toogle(Relay_2);
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
     fee:	8a c0       	rjmp	.+276    	; 0x1104 <loop+0x1a8>
				break;
			case '3':
				// Relay 3 On function
				Relay_toogle(Relay_3);
     ff0:	82 e0       	ldi	r24, 0x02	; 2
     ff2:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
     ff6:	86 c0       	rjmp	.+268    	; 0x1104 <loop+0x1a8>
				break;
			case '4':
				// Relay 4 On function
				Relay_toogle(Relay_4);
     ff8:	83 e0       	ldi	r24, 0x03	; 3
     ffa:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
     ffe:	82 c0       	rjmp	.+260    	; 0x1104 <loop+0x1a8>
				break;
			case '5':
				// Relay 5 On function
				Relay_toogle(Relay_5);
    1000:	84 e0       	ldi	r24, 0x04	; 4
    1002:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    1006:	7e c0       	rjmp	.+252    	; 0x1104 <loop+0x1a8>
				break;
			case '6':

				// Relay 6 On function
				HC05_SendString("Enter percentage (0-100)...\n");
    1008:	83 e8       	ldi	r24, 0x83	; 131
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
				HC05_ReceiveString(dimmerLamp, 4);
    1010:	81 e6       	ldi	r24, 0x61	; 97
    1012:	93 e0       	ldi	r25, 0x03	; 3
    1014:	64 e0       	ldi	r22, 0x04	; 4
    1016:	0e 94 b3 18 	call	0x3166	; 0x3166 <HC05_ReceiveString>
				u8* nextToLastDigit;
				Relay_setDimmer(strtol(dimmerLamp, &nextToLastDigit, 10));
    101a:	81 e6       	ldi	r24, 0x61	; 97
    101c:	93 e0       	ldi	r25, 0x03	; 3
    101e:	9e 01       	movw	r18, r28
    1020:	2e 5f       	subi	r18, 0xFE	; 254
    1022:	3f 4f       	sbci	r19, 0xFF	; 255
    1024:	b9 01       	movw	r22, r18
    1026:	4a e0       	ldi	r20, 0x0A	; 10
    1028:	50 e0       	ldi	r21, 0x00	; 0
    102a:	0e 94 a2 28 	call	0x5144	; 0x5144 <strtol>
    102e:	dc 01       	movw	r26, r24
    1030:	cb 01       	movw	r24, r22
    1032:	0e 94 98 10 	call	0x2130	; 0x2130 <Relay_setDimmer>
    1036:	66 c0       	rjmp	.+204    	; 0x1104 <loop+0x1a8>
				break;

			case '7':
				// switch servo
				Door_Toogle();
    1038:	0e 94 69 0d 	call	0x1ad2	; 0x1ad2 <Door_Toogle>
    103c:	63 c0       	rjmp	.+198    	; 0x1104 <loop+0x1a8>

	// User Mode
	else
	{

		command = Keypad_getButton();
    103e:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    1042:	89 83       	std	Y+1, r24	; 0x01

		switch (command) {
    1044:	89 81       	ldd	r24, Y+1	; 0x01
    1046:	28 2f       	mov	r18, r24
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	3f 83       	std	Y+7, r19	; 0x07
    104c:	2e 83       	std	Y+6, r18	; 0x06
    104e:	8e 81       	ldd	r24, Y+6	; 0x06
    1050:	9f 81       	ldd	r25, Y+7	; 0x07
    1052:	83 33       	cpi	r24, 0x33	; 51
    1054:	91 05       	cpc	r25, r1
    1056:	41 f1       	breq	.+80     	; 0x10a8 <loop+0x14c>
    1058:	2e 81       	ldd	r18, Y+6	; 0x06
    105a:	3f 81       	ldd	r19, Y+7	; 0x07
    105c:	24 33       	cpi	r18, 0x34	; 52
    105e:	31 05       	cpc	r19, r1
    1060:	5c f4       	brge	.+22     	; 0x1078 <loop+0x11c>
    1062:	8e 81       	ldd	r24, Y+6	; 0x06
    1064:	9f 81       	ldd	r25, Y+7	; 0x07
    1066:	81 33       	cpi	r24, 0x31	; 49
    1068:	91 05       	cpc	r25, r1
    106a:	b1 f0       	breq	.+44     	; 0x1098 <loop+0x13c>
    106c:	2e 81       	ldd	r18, Y+6	; 0x06
    106e:	3f 81       	ldd	r19, Y+7	; 0x07
    1070:	22 33       	cpi	r18, 0x32	; 50
    1072:	31 05       	cpc	r19, r1
    1074:	a9 f0       	breq	.+42     	; 0x10a0 <loop+0x144>
    1076:	46 c0       	rjmp	.+140    	; 0x1104 <loop+0x1a8>
    1078:	8e 81       	ldd	r24, Y+6	; 0x06
    107a:	9f 81       	ldd	r25, Y+7	; 0x07
    107c:	85 33       	cpi	r24, 0x35	; 53
    107e:	91 05       	cpc	r25, r1
    1080:	d9 f0       	breq	.+54     	; 0x10b8 <loop+0x15c>
    1082:	2e 81       	ldd	r18, Y+6	; 0x06
    1084:	3f 81       	ldd	r19, Y+7	; 0x07
    1086:	25 33       	cpi	r18, 0x35	; 53
    1088:	31 05       	cpc	r19, r1
    108a:	94 f0       	brlt	.+36     	; 0x10b0 <loop+0x154>
    108c:	8e 81       	ldd	r24, Y+6	; 0x06
    108e:	9f 81       	ldd	r25, Y+7	; 0x07
    1090:	86 33       	cpi	r24, 0x36	; 54
    1092:	91 05       	cpc	r25, r1
    1094:	a9 f0       	breq	.+42     	; 0x10c0 <loop+0x164>
    1096:	36 c0       	rjmp	.+108    	; 0x1104 <loop+0x1a8>
			// 6 Lamps
			case '1':
				// Relay 1 On function
				Relay_toogle(Relay_1);
    1098:	80 e0       	ldi	r24, 0x00	; 0
    109a:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    109e:	32 c0       	rjmp	.+100    	; 0x1104 <loop+0x1a8>
				break;
			case '2':
				// Relay 2 On function
				Relay_toogle(Relay_2);
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    10a6:	2e c0       	rjmp	.+92     	; 0x1104 <loop+0x1a8>
				break;
			case '3':
				// Relay 3 On function
				Relay_toogle(Relay_3);
    10a8:	82 e0       	ldi	r24, 0x02	; 2
    10aa:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    10ae:	2a c0       	rjmp	.+84     	; 0x1104 <loop+0x1a8>
				break;
			case '4':
				// Relay 4 On function
				Relay_toogle(Relay_4);
    10b0:	83 e0       	ldi	r24, 0x03	; 3
    10b2:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    10b6:	26 c0       	rjmp	.+76     	; 0x1104 <loop+0x1a8>
				break;
			case '5':
				// Relay 5 On function
				Relay_toogle(Relay_5);
    10b8:	84 e0       	ldi	r24, 0x04	; 4
    10ba:	0e 94 4f 10 	call	0x209e	; 0x209e <Relay_toogle>
    10be:	22 c0       	rjmp	.+68     	; 0x1104 <loop+0x1a8>
				break;
			case '6':

				// Relay 6 On function
				LCD_setAddressPosition(1, 0);
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	60 e0       	ldi	r22, 0x00	; 0
    10c4:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
				LCD_displayString("Enter from 0-100");
    10c8:	80 ea       	ldi	r24, 0xA0	; 160
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>
				Keypad_GetString(dimmerLamp, 4);
    10d0:	81 e6       	ldi	r24, 0x61	; 97
    10d2:	93 e0       	ldi	r25, 0x03	; 3
    10d4:	64 e0       	ldi	r22, 0x04	; 4
    10d6:	0e 94 2d 18 	call	0x305a	; 0x305a <Keypad_GetString>
				u8* nextToLastDigit;
				Relay_setDimmer(strtol(dimmerLamp, &nextToLastDigit, 10));
    10da:	81 e6       	ldi	r24, 0x61	; 97
    10dc:	93 e0       	ldi	r25, 0x03	; 3
    10de:	9e 01       	movw	r18, r28
    10e0:	2c 5f       	subi	r18, 0xFC	; 252
    10e2:	3f 4f       	sbci	r19, 0xFF	; 255
    10e4:	b9 01       	movw	r22, r18
    10e6:	4a e0       	ldi	r20, 0x0A	; 10
    10e8:	50 e0       	ldi	r21, 0x00	; 0
    10ea:	0e 94 a2 28 	call	0x5144	; 0x5144 <strtol>
    10ee:	dc 01       	movw	r26, r24
    10f0:	cb 01       	movw	r24, r22
    10f2:	0e 94 98 10 	call	0x2130	; 0x2130 <Relay_setDimmer>
				LCD_ClearRow(1);
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LCD_ClearRow>
				LCD_setAddressPosition(1, 0);
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	60 e0       	ldi	r22, 0x00	; 0
    1100:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
				break;
		}

	}

	command = '\0';
    1104:	19 82       	std	Y+1, r1	; 0x01

	// AC -> Temp Sensor, DC Motor
	if (LM35_ReadTemperature() > 28)
    1106:	0e 94 b6 10 	call	0x216c	; 0x216c <LM35_ReadTemperature>
    110a:	8d 31       	cpi	r24, 0x1D	; 29
    110c:	28 f0       	brcs	.+10     	; 0x1118 <loop+0x1bc>
	{

		// Run dc motor
		DCMotor_Start(DCMOTOR_1, DCMOTOR_CLOCKWISE);
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	60 e0       	ldi	r22, 0x00	; 0
    1112:	0e 94 bc 1b 	call	0x3778	; 0x3778 <DCMotor_Start>
    1116:	07 c0       	rjmp	.+14     	; 0x1126 <loop+0x1ca>

	}
	else if (LM35_ReadTemperature() < 21)
    1118:	0e 94 b6 10 	call	0x216c	; 0x216c <LM35_ReadTemperature>
    111c:	85 31       	cpi	r24, 0x15	; 21
    111e:	18 f4       	brcc	.+6      	; 0x1126 <loop+0x1ca>
	{

		// Stop DC motor
		DCMotor_Stop(DCMOTOR_1);
    1120:	80 e0       	ldi	r24, 0x00	; 0
    1122:	0e 94 33 1c 	call	0x3866	; 0x3866 <DCMotor_Stop>

	}

}
    1126:	29 96       	adiw	r28, 0x09	; 9
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	de bf       	out	0x3e, r29	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	cd bf       	out	0x3d, r28	; 61
    1132:	cf 91       	pop	r28
    1134:	df 91       	pop	r29
    1136:	08 95       	ret

00001138 <Reset>:
 */

#include "Login.h"

static void Reset()
{
    1138:	df 93       	push	r29
    113a:	cf 93       	push	r28
    113c:	cd b7       	in	r28, 0x3d	; 61
    113e:	de b7       	in	r29, 0x3e	; 62

	Buzzer_turnOn();
    1140:	0e 94 66 1c 	call	0x38cc	; 0x38cc <Buzzer_turnOn>
	HC05_SendString("The program will reset in 3 seconds.");
    1144:	81 eb       	ldi	r24, 0xB1	; 177
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
	LCD_ClearRow(LCD_ROW0);
    114c:	80 e0       	ldi	r24, 0x00	; 0
    114e:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LCD_ClearRow>
	LCD_ClearRow(LCD_ROW1);
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LCD_ClearRow>
	LCD_setAddressPosition(0, 0);
    1158:	80 e0       	ldi	r24, 0x00	; 0
    115a:	60 e0       	ldi	r22, 0x00	; 0
    115c:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
	LCD_displayString("reset in 3 secs");
    1160:	86 ed       	ldi	r24, 0xD6	; 214
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>

	// _delay_ms(1000);
	// Reset
	Watchdog_ON();
    1168:	0e 94 c8 1c 	call	0x3990	; 0x3990 <Watchdog_ON>

}
    116c:	cf 91       	pop	r28
    116e:	df 91       	pop	r29
    1170:	08 95       	ret

00001172 <login_getNumberOfUsers>:

static u8 login_getNumberOfUsers()
{
    1172:	df 93       	push	r29
    1174:	cf 93       	push	r28
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62

	return IEEPROM_Read(0);
    117a:	80 e0       	ldi	r24, 0x00	; 0
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	0e 94 71 23 	call	0x46e2	; 0x46e2 <IEEPROM_Read>

}
    1182:	cf 91       	pop	r28
    1184:	df 91       	pop	r29
    1186:	08 95       	ret

00001188 <login_searchForUser>:

static s8 login_searchForUser(User* user)
{
    1188:	df 93       	push	r29
    118a:	cf 93       	push	r28
    118c:	cd b7       	in	r28, 0x3d	; 61
    118e:	de b7       	in	r29, 0x3e	; 62
    1190:	66 97       	sbiw	r28, 0x16	; 22
    1192:	0f b6       	in	r0, 0x3f	; 63
    1194:	f8 94       	cli
    1196:	de bf       	out	0x3e, r29	; 62
    1198:	0f be       	out	0x3f, r0	; 63
    119a:	cd bf       	out	0x3d, r28	; 61
    119c:	9d 8b       	std	Y+21, r25	; 0x15
    119e:	8c 8b       	std	Y+20, r24	; 0x14

	u8 numOfUsers = login_getNumberOfUsers();
    11a0:	0e 94 b9 08 	call	0x1172	; 0x1172 <login_getNumberOfUsers>
    11a4:	8b 83       	std	Y+3, r24	; 0x03
	u8 username[USERNAME_SIZE];
	u8 password[PASSWORD_SIZE];

	for (u8 i = USER_DATA_BYTE, n = 0; i < MEMORY_SIZE && n < numOfUsers; i += USER_SIZE, n++)
    11a6:	88 e1       	ldi	r24, 0x18	; 24
    11a8:	8a 83       	std	Y+2, r24	; 0x02
    11aa:	19 82       	std	Y+1, r1	; 0x01
    11ac:	43 c0       	rjmp	.+134    	; 0x1234 <login_searchForUser+0xac>
	{

		IEEPROM_ReadString(i, username, USERNAME_SIZE);
    11ae:	8a 81       	ldd	r24, Y+2	; 0x02
    11b0:	88 2f       	mov	r24, r24
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	9e 01       	movw	r18, r28
    11b6:	2c 5f       	subi	r18, 0xFC	; 252
    11b8:	3f 4f       	sbci	r19, 0xFF	; 255
    11ba:	b9 01       	movw	r22, r18
    11bc:	48 e0       	ldi	r20, 0x08	; 8
    11be:	0e 94 b6 23 	call	0x476c	; 0x476c <IEEPROM_ReadString>
		IEEPROM_ReadString(i + USERNAME_SIZE, password, PASSWORD_SIZE);
    11c2:	8a 81       	ldd	r24, Y+2	; 0x02
    11c4:	88 2f       	mov	r24, r24
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	08 96       	adiw	r24, 0x08	; 8
    11ca:	9e 01       	movw	r18, r28
    11cc:	24 5f       	subi	r18, 0xF4	; 244
    11ce:	3f 4f       	sbci	r19, 0xFF	; 255
    11d0:	b9 01       	movw	r22, r18
    11d2:	48 e0       	ldi	r20, 0x08	; 8
    11d4:	0e 94 b6 23 	call	0x476c	; 0x476c <IEEPROM_ReadString>

		if ( strcmp(user->username, username) == 0 && strcmp(user->password, password) == 0)
    11d8:	8c 89       	ldd	r24, Y+20	; 0x14
    11da:	9d 89       	ldd	r25, Y+21	; 0x15
    11dc:	9e 01       	movw	r18, r28
    11de:	2c 5f       	subi	r18, 0xFC	; 252
    11e0:	3f 4f       	sbci	r19, 0xFF	; 255
    11e2:	b9 01       	movw	r22, r18
    11e4:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    11e8:	00 97       	sbiw	r24, 0x00	; 0
    11ea:	f1 f4       	brne	.+60     	; 0x1228 <login_searchForUser+0xa0>
    11ec:	8c 89       	ldd	r24, Y+20	; 0x14
    11ee:	9d 89       	ldd	r25, Y+21	; 0x15
    11f0:	08 96       	adiw	r24, 0x08	; 8
    11f2:	9e 01       	movw	r18, r28
    11f4:	24 5f       	subi	r18, 0xF4	; 244
    11f6:	3f 4f       	sbci	r19, 0xFF	; 255
    11f8:	b9 01       	movw	r22, r18
    11fa:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    11fe:	00 97       	sbiw	r24, 0x00	; 0
    1200:	99 f4       	brne	.+38     	; 0x1228 <login_searchForUser+0xa0>
		{

			// User strcpy
			strcpy(authUser.username, username);
    1202:	85 e6       	ldi	r24, 0x65	; 101
    1204:	93 e0       	ldi	r25, 0x03	; 3
    1206:	9e 01       	movw	r18, r28
    1208:	2c 5f       	subi	r18, 0xFC	; 252
    120a:	3f 4f       	sbci	r19, 0xFF	; 255
    120c:	b9 01       	movw	r22, r18
    120e:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <strcpy>
			strcpy(authUser.password, password);
    1212:	8d e6       	ldi	r24, 0x6D	; 109
    1214:	93 e0       	ldi	r25, 0x03	; 3
    1216:	9e 01       	movw	r18, r28
    1218:	24 5f       	subi	r18, 0xF4	; 244
    121a:	3f 4f       	sbci	r19, 0xFF	; 255
    121c:	b9 01       	movw	r22, r18
    121e:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <strcpy>
			return i;
    1222:	8a 81       	ldd	r24, Y+2	; 0x02
    1224:	8e 8b       	std	Y+22, r24	; 0x16
    1226:	0d c0       	rjmp	.+26     	; 0x1242 <login_searchForUser+0xba>

	u8 numOfUsers = login_getNumberOfUsers();
	u8 username[USERNAME_SIZE];
	u8 password[PASSWORD_SIZE];

	for (u8 i = USER_DATA_BYTE, n = 0; i < MEMORY_SIZE && n < numOfUsers; i += USER_SIZE, n++)
    1228:	8a 81       	ldd	r24, Y+2	; 0x02
    122a:	80 5f       	subi	r24, 0xF0	; 240
    122c:	8a 83       	std	Y+2, r24	; 0x02
    122e:	89 81       	ldd	r24, Y+1	; 0x01
    1230:	8f 5f       	subi	r24, 0xFF	; 255
    1232:	89 83       	std	Y+1, r24	; 0x01
    1234:	99 81       	ldd	r25, Y+1	; 0x01
    1236:	8b 81       	ldd	r24, Y+3	; 0x03
    1238:	98 17       	cp	r25, r24
    123a:	08 f4       	brcc	.+2      	; 0x123e <login_searchForUser+0xb6>
    123c:	b8 cf       	rjmp	.-144    	; 0x11ae <login_searchForUser+0x26>

		}

	}

	return -1;
    123e:	8f ef       	ldi	r24, 0xFF	; 255
    1240:	8e 8b       	std	Y+22, r24	; 0x16
    1242:	8e 89       	ldd	r24, Y+22	; 0x16

}
    1244:	66 96       	adiw	r28, 0x16	; 22
    1246:	0f b6       	in	r0, 0x3f	; 63
    1248:	f8 94       	cli
    124a:	de bf       	out	0x3e, r29	; 62
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	cd bf       	out	0x3d, r28	; 61
    1250:	cf 91       	pop	r28
    1252:	df 91       	pop	r29
    1254:	08 95       	ret

00001256 <login_getUser>:

static User login_getUser()
{
    1256:	df 93       	push	r29
    1258:	cf 93       	push	r28
    125a:	cd b7       	in	r28, 0x3d	; 61
    125c:	de b7       	in	r29, 0x3e	; 62
    125e:	ed 97       	sbiw	r28, 0x3d	; 61
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	f8 94       	cli
    1264:	de bf       	out	0x3e, r29	; 62
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	cd bf       	out	0x3d, r28	; 61
    126a:	98 af       	std	Y+56, r25	; 0x38
    126c:	8f ab       	std	Y+55, r24	; 0x37


	while (TRUE)
	{
		// Prompt for username
		HC05_SendString("Enter Username...\n");
    126e:	86 ee       	ldi	r24, 0xE6	; 230
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		HC05_ReceiveString(username, USERNAME_SIZE + 1);
    1276:	ce 01       	movw	r24, r28
    1278:	01 96       	adiw	r24, 0x01	; 1
    127a:	69 e0       	ldi	r22, 0x09	; 9
    127c:	0e 94 b3 18 	call	0x3166	; 0x3166 <HC05_ReceiveString>

		// Valid size
		if (strlen(username) <= USERNAME_SIZE)
    1280:	ce 01       	movw	r24, r28
    1282:	01 96       	adiw	r24, 0x01	; 1
    1284:	0e 94 f2 29 	call	0x53e4	; 0x53e4 <strlen>
    1288:	89 30       	cpi	r24, 0x09	; 9
    128a:	91 05       	cpc	r25, r1
    128c:	50 f1       	brcs	.+84     	; 0x12e2 <login_getUser+0x8c>
			break;

		snprintf(message, ERROR_MESSAGE_SIZE, "Username size is %d", USERNAME_SIZE);
    128e:	8d b7       	in	r24, 0x3d	; 61
    1290:	9e b7       	in	r25, 0x3e	; 62
    1292:	08 97       	sbiw	r24, 0x08	; 8
    1294:	0f b6       	in	r0, 0x3f	; 63
    1296:	f8 94       	cli
    1298:	9e bf       	out	0x3e, r25	; 62
    129a:	0f be       	out	0x3f, r0	; 63
    129c:	8d bf       	out	0x3d, r24	; 61
    129e:	ed b7       	in	r30, 0x3d	; 61
    12a0:	fe b7       	in	r31, 0x3e	; 62
    12a2:	31 96       	adiw	r30, 0x01	; 1
    12a4:	ce 01       	movw	r24, r28
    12a6:	43 96       	adiw	r24, 0x13	; 19
    12a8:	91 83       	std	Z+1, r25	; 0x01
    12aa:	80 83       	st	Z, r24
    12ac:	84 e1       	ldi	r24, 0x14	; 20
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	93 83       	std	Z+3, r25	; 0x03
    12b2:	82 83       	std	Z+2, r24	; 0x02
    12b4:	89 ef       	ldi	r24, 0xF9	; 249
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	95 83       	std	Z+5, r25	; 0x05
    12ba:	84 83       	std	Z+4, r24	; 0x04
    12bc:	88 e0       	ldi	r24, 0x08	; 8
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	97 83       	std	Z+7, r25	; 0x07
    12c2:	86 83       	std	Z+6, r24	; 0x06
    12c4:	0e 94 fb 29 	call	0x53f6	; 0x53f6 <snprintf>
    12c8:	ed b7       	in	r30, 0x3d	; 61
    12ca:	fe b7       	in	r31, 0x3e	; 62
    12cc:	38 96       	adiw	r30, 0x08	; 8
    12ce:	0f b6       	in	r0, 0x3f	; 63
    12d0:	f8 94       	cli
    12d2:	fe bf       	out	0x3e, r31	; 62
    12d4:	0f be       	out	0x3f, r0	; 63
    12d6:	ed bf       	out	0x3d, r30	; 61
		HC05_SendString(message);
    12d8:	ce 01       	movw	r24, r28
    12da:	43 96       	adiw	r24, 0x13	; 19
    12dc:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
    12e0:	c6 cf       	rjmp	.-116    	; 0x126e <login_getUser+0x18>


	while (TRUE)
	{
		// Prompt for password
		HC05_SendString("Enter password...\n");
    12e2:	8d e0       	ldi	r24, 0x0D	; 13
    12e4:	91 e0       	ldi	r25, 0x01	; 1
    12e6:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		HC05_ReceiveString(password, PASSWORD_SIZE + 1);
    12ea:	ce 01       	movw	r24, r28
    12ec:	0a 96       	adiw	r24, 0x0a	; 10
    12ee:	69 e0       	ldi	r22, 0x09	; 9
    12f0:	0e 94 b3 18 	call	0x3166	; 0x3166 <HC05_ReceiveString>

		// Valid size
		if (strlen(password) <= PASSWORD_SIZE)
    12f4:	ce 01       	movw	r24, r28
    12f6:	0a 96       	adiw	r24, 0x0a	; 10
    12f8:	0e 94 f2 29 	call	0x53e4	; 0x53e4 <strlen>
    12fc:	89 30       	cpi	r24, 0x09	; 9
    12fe:	91 05       	cpc	r25, r1
    1300:	70 f1       	brcs	.+92     	; 0x135e <login_getUser+0x108>
			break;

		snprintf(message, ERROR_MESSAGE_SIZE, "Password size is %d\n", PASSWORD_SIZE);
    1302:	8d b7       	in	r24, 0x3d	; 61
    1304:	9e b7       	in	r25, 0x3e	; 62
    1306:	08 97       	sbiw	r24, 0x08	; 8
    1308:	0f b6       	in	r0, 0x3f	; 63
    130a:	f8 94       	cli
    130c:	9e bf       	out	0x3e, r25	; 62
    130e:	0f be       	out	0x3f, r0	; 63
    1310:	8d bf       	out	0x3d, r24	; 61
    1312:	ed b7       	in	r30, 0x3d	; 61
    1314:	fe b7       	in	r31, 0x3e	; 62
    1316:	31 96       	adiw	r30, 0x01	; 1
    1318:	ce 01       	movw	r24, r28
    131a:	43 96       	adiw	r24, 0x13	; 19
    131c:	91 83       	std	Z+1, r25	; 0x01
    131e:	80 83       	st	Z, r24
    1320:	84 e1       	ldi	r24, 0x14	; 20
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	93 83       	std	Z+3, r25	; 0x03
    1326:	82 83       	std	Z+2, r24	; 0x02
    1328:	80 e2       	ldi	r24, 0x20	; 32
    132a:	91 e0       	ldi	r25, 0x01	; 1
    132c:	95 83       	std	Z+5, r25	; 0x05
    132e:	84 83       	std	Z+4, r24	; 0x04
    1330:	88 e0       	ldi	r24, 0x08	; 8
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	97 83       	std	Z+7, r25	; 0x07
    1336:	86 83       	std	Z+6, r24	; 0x06
    1338:	0e 94 fb 29 	call	0x53f6	; 0x53f6 <snprintf>
    133c:	ed b7       	in	r30, 0x3d	; 61
    133e:	fe b7       	in	r31, 0x3e	; 62
    1340:	38 96       	adiw	r30, 0x08	; 8
    1342:	0f b6       	in	r0, 0x3f	; 63
    1344:	f8 94       	cli
    1346:	fe bf       	out	0x3e, r31	; 62
    1348:	0f be       	out	0x3f, r0	; 63
    134a:	ed bf       	out	0x3d, r30	; 61
		HC05_SendString(message);
    134c:	ce 01       	movw	r24, r28
    134e:	43 96       	adiw	r24, 0x13	; 19
    1350:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		HC05_SendString("\n");
    1354:	85 e3       	ldi	r24, 0x35	; 53
    1356:	91 e0       	ldi	r25, 0x01	; 1
    1358:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
    135c:	c2 cf       	rjmp	.-124    	; 0x12e2 <login_getUser+0x8c>

	}

	User user;
	strcpy(user.username, username);
    135e:	ce 01       	movw	r24, r28
    1360:	87 96       	adiw	r24, 0x27	; 39
    1362:	9e 01       	movw	r18, r28
    1364:	2f 5f       	subi	r18, 0xFF	; 255
    1366:	3f 4f       	sbci	r19, 0xFF	; 255
    1368:	b9 01       	movw	r22, r18
    136a:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <strcpy>
	strcpy(user.password, password);
    136e:	ce 01       	movw	r24, r28
    1370:	87 96       	adiw	r24, 0x27	; 39
    1372:	08 96       	adiw	r24, 0x08	; 8
    1374:	9e 01       	movw	r18, r28
    1376:	26 5f       	subi	r18, 0xF6	; 246
    1378:	3f 4f       	sbci	r19, 0xFF	; 255
    137a:	b9 01       	movw	r22, r18
    137c:	0e 94 eb 29 	call	0x53d6	; 0x53d6 <strcpy>

	return user;
    1380:	8f a9       	ldd	r24, Y+55	; 0x37
    1382:	98 ad       	ldd	r25, Y+56	; 0x38
    1384:	9a af       	std	Y+58, r25	; 0x3a
    1386:	89 af       	std	Y+57, r24	; 0x39
    1388:	fe 01       	movw	r30, r28
    138a:	b7 96       	adiw	r30, 0x27	; 39
    138c:	fc af       	std	Y+60, r31	; 0x3c
    138e:	eb af       	std	Y+59, r30	; 0x3b
    1390:	f0 e1       	ldi	r31, 0x10	; 16
    1392:	fd af       	std	Y+61, r31	; 0x3d
    1394:	eb ad       	ldd	r30, Y+59	; 0x3b
    1396:	fc ad       	ldd	r31, Y+60	; 0x3c
    1398:	00 80       	ld	r0, Z
    139a:	8b ad       	ldd	r24, Y+59	; 0x3b
    139c:	9c ad       	ldd	r25, Y+60	; 0x3c
    139e:	01 96       	adiw	r24, 0x01	; 1
    13a0:	9c af       	std	Y+60, r25	; 0x3c
    13a2:	8b af       	std	Y+59, r24	; 0x3b
    13a4:	e9 ad       	ldd	r30, Y+57	; 0x39
    13a6:	fa ad       	ldd	r31, Y+58	; 0x3a
    13a8:	00 82       	st	Z, r0
    13aa:	89 ad       	ldd	r24, Y+57	; 0x39
    13ac:	9a ad       	ldd	r25, Y+58	; 0x3a
    13ae:	01 96       	adiw	r24, 0x01	; 1
    13b0:	9a af       	std	Y+58, r25	; 0x3a
    13b2:	89 af       	std	Y+57, r24	; 0x39
    13b4:	9d ad       	ldd	r25, Y+61	; 0x3d
    13b6:	91 50       	subi	r25, 0x01	; 1
    13b8:	9d af       	std	Y+61, r25	; 0x3d
    13ba:	ed ad       	ldd	r30, Y+61	; 0x3d
    13bc:	ee 23       	and	r30, r30
    13be:	51 f7       	brne	.-44     	; 0x1394 <login_getUser+0x13e>

}
    13c0:	8f a9       	ldd	r24, Y+55	; 0x37
    13c2:	98 ad       	ldd	r25, Y+56	; 0x38
    13c4:	ed 96       	adiw	r28, 0x3d	; 61
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	f8 94       	cli
    13ca:	de bf       	out	0x3e, r29	; 62
    13cc:	0f be       	out	0x3f, r0	; 63
    13ce:	cd bf       	out	0x3d, r28	; 61
    13d0:	cf 91       	pop	r28
    13d2:	df 91       	pop	r29
    13d4:	08 95       	ret

000013d6 <login_addUser>:

static boolean login_addUser()
{
    13d6:	df 93       	push	r29
    13d8:	cf 93       	push	r28
    13da:	cd b7       	in	r28, 0x3d	; 61
    13dc:	de b7       	in	r29, 0x3e	; 62
    13de:	62 97       	sbiw	r28, 0x12	; 18
    13e0:	0f b6       	in	r0, 0x3f	; 63
    13e2:	f8 94       	cli
    13e4:	de bf       	out	0x3e, r29	; 62
    13e6:	0f be       	out	0x3f, r0	; 63
    13e8:	cd bf       	out	0x3d, r28	; 61

	u8 numOfUsers = login_getNumberOfUsers();
    13ea:	0e 94 b9 08 	call	0x1172	; 0x1172 <login_getNumberOfUsers>
    13ee:	8a 83       	std	Y+2, r24	; 0x02
	u8 newUserAddress = USER_DATA_BYTE + USER_SIZE * numOfUsers;
    13f0:	8a 81       	ldd	r24, Y+2	; 0x02
    13f2:	88 2f       	mov	r24, r24
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	82 95       	swap	r24
    13f8:	92 95       	swap	r25
    13fa:	90 7f       	andi	r25, 0xF0	; 240
    13fc:	98 27       	eor	r25, r24
    13fe:	80 7f       	andi	r24, 0xF0	; 240
    1400:	98 27       	eor	r25, r24
    1402:	88 5e       	subi	r24, 0xE8	; 232
    1404:	89 83       	std	Y+1, r24	; 0x01
		HC05_SendString("Memory is Full, Cannot add a new user.\n");
		return FALSE;
	}

	// Get user
	User user = login_getUser();
    1406:	ce 01       	movw	r24, r28
    1408:	03 96       	adiw	r24, 0x03	; 3
    140a:	0e 94 2b 09 	call	0x1256	; 0x1256 <login_getUser>

	// Add username
	IEEPROM_WriteString(newUserAddress, user.username);
    140e:	89 81       	ldd	r24, Y+1	; 0x01
    1410:	88 2f       	mov	r24, r24
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	9e 01       	movw	r18, r28
    1416:	2d 5f       	subi	r18, 0xFD	; 253
    1418:	3f 4f       	sbci	r19, 0xFF	; 255
    141a:	b9 01       	movw	r22, r18
    141c:	0e 94 81 23 	call	0x4702	; 0x4702 <IEEPROM_WriteString>
	IEEPROM_WriteString(newUserAddress + USERNAME_SIZE, user.password);
    1420:	89 81       	ldd	r24, Y+1	; 0x01
    1422:	88 2f       	mov	r24, r24
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	08 96       	adiw	r24, 0x08	; 8
    1428:	ac 01       	movw	r20, r24
    142a:	ce 01       	movw	r24, r28
    142c:	03 96       	adiw	r24, 0x03	; 3
    142e:	9c 01       	movw	r18, r24
    1430:	28 5f       	subi	r18, 0xF8	; 248
    1432:	3f 4f       	sbci	r19, 0xFF	; 255
    1434:	ca 01       	movw	r24, r20
    1436:	b9 01       	movw	r22, r18
    1438:	0e 94 81 23 	call	0x4702	; 0x4702 <IEEPROM_WriteString>

	IEEPROM_Write(0, numOfUsers + 1);
    143c:	8a 81       	ldd	r24, Y+2	; 0x02
    143e:	88 2f       	mov	r24, r24
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	01 96       	adiw	r24, 0x01	; 1
    1444:	9c 01       	movw	r18, r24
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	b9 01       	movw	r22, r18
    144c:	0e 94 5a 23 	call	0x46b4	; 0x46b4 <IEEPROM_Write>

	HC05_SendString("User added Successfully\n");
    1450:	87 e3       	ldi	r24, 0x37	; 55
    1452:	91 e0       	ldi	r25, 0x01	; 1
    1454:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>

	return TRUE;
    1458:	81 e0       	ldi	r24, 0x01	; 1

}
    145a:	62 96       	adiw	r28, 0x12	; 18
    145c:	0f b6       	in	r0, 0x3f	; 63
    145e:	f8 94       	cli
    1460:	de bf       	out	0x3e, r29	; 62
    1462:	0f be       	out	0x3f, r0	; 63
    1464:	cd bf       	out	0x3d, r28	; 61
    1466:	cf 91       	pop	r28
    1468:	df 91       	pop	r29
    146a:	08 95       	ret

0000146c <login_removeUser>:

static boolean login_removeUser()
{
    146c:	df 93       	push	r29
    146e:	cf 93       	push	r28
    1470:	cd b7       	in	r28, 0x3d	; 61
    1472:	de b7       	in	r29, 0x3e	; 62
    1474:	64 97       	sbiw	r28, 0x14	; 20
    1476:	0f b6       	in	r0, 0x3f	; 63
    1478:	f8 94       	cli
    147a:	de bf       	out	0x3e, r29	; 62
    147c:	0f be       	out	0x3f, r0	; 63
    147e:	cd bf       	out	0x3d, r28	; 61

	// Check if there are existing users
	u8 numOfUsers = login_getNumberOfUsers();
    1480:	0e 94 b9 08 	call	0x1172	; 0x1172 <login_getNumberOfUsers>
    1484:	8b 83       	std	Y+3, r24	; 0x03
	if (numOfUsers == 0)
    1486:	8b 81       	ldd	r24, Y+3	; 0x03
    1488:	88 23       	and	r24, r24
    148a:	31 f4       	brne	.+12     	; 0x1498 <login_removeUser+0x2c>
	{
		// No user's exits
		HC05_SendString("No users registered. Add a user.\n");
    148c:	80 e5       	ldi	r24, 0x50	; 80
    148e:	91 e0       	ldi	r25, 0x01	; 1
    1490:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		return FALSE;
    1494:	1c 8a       	std	Y+20, r1	; 0x14
    1496:	61 c0       	rjmp	.+194    	; 0x155a <login_removeUser+0xee>
	}

	// Get user
	User user = login_getUser();
    1498:	ce 01       	movw	r24, r28
    149a:	04 96       	adiw	r24, 0x04	; 4
    149c:	0e 94 2b 09 	call	0x1256	; 0x1256 <login_getUser>

	// Search for the user
	s8 userIndex = login_searchForUser(&user);
    14a0:	ce 01       	movw	r24, r28
    14a2:	04 96       	adiw	r24, 0x04	; 4
    14a4:	0e 94 c4 08 	call	0x1188	; 0x1188 <login_searchForUser>
    14a8:	8a 83       	std	Y+2, r24	; 0x02
	if (userIndex == -1)
    14aa:	8a 81       	ldd	r24, Y+2	; 0x02
    14ac:	8f 3f       	cpi	r24, 0xFF	; 255
    14ae:	31 f4       	brne	.+12     	; 0x14bc <login_removeUser+0x50>
	{
		// User not found
		HC05_SendString("User not found.\n");
    14b0:	82 e7       	ldi	r24, 0x72	; 114
    14b2:	91 e0       	ldi	r25, 0x01	; 1
    14b4:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		return FALSE;
    14b8:	1c 8a       	std	Y+20, r1	; 0x14
    14ba:	4f c0       	rjmp	.+158    	; 0x155a <login_removeUser+0xee>
	}

	// Remove if exists -> replace it with the last registered user
	u8 lastUserAddress = USER_DATA_BYTE + USER_SIZE * numOfUsers - USER_SIZE;
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	88 2f       	mov	r24, r24
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	88 0f       	add	r24, r24
    14c4:	99 1f       	adc	r25, r25
    14c6:	01 96       	adiw	r24, 0x01	; 1
    14c8:	88 0f       	add	r24, r24
    14ca:	99 1f       	adc	r25, r25
    14cc:	88 0f       	add	r24, r24
    14ce:	99 1f       	adc	r25, r25
    14d0:	88 0f       	add	r24, r24
    14d2:	99 1f       	adc	r25, r25
    14d4:	89 83       	std	Y+1, r24	; 0x01

	// Get last user
	IEEPROM_ReadString(lastUserAddress, user.username, USERNAME_SIZE);
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	88 2f       	mov	r24, r24
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	9e 01       	movw	r18, r28
    14de:	2c 5f       	subi	r18, 0xFC	; 252
    14e0:	3f 4f       	sbci	r19, 0xFF	; 255
    14e2:	b9 01       	movw	r22, r18
    14e4:	48 e0       	ldi	r20, 0x08	; 8
    14e6:	0e 94 b6 23 	call	0x476c	; 0x476c <IEEPROM_ReadString>
	IEEPROM_ReadString(lastUserAddress + USERNAME_SIZE, user.password, USERNAME_SIZE);
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	88 2f       	mov	r24, r24
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	08 96       	adiw	r24, 0x08	; 8
    14f2:	ac 01       	movw	r20, r24
    14f4:	ce 01       	movw	r24, r28
    14f6:	04 96       	adiw	r24, 0x04	; 4
    14f8:	9c 01       	movw	r18, r24
    14fa:	28 5f       	subi	r18, 0xF8	; 248
    14fc:	3f 4f       	sbci	r19, 0xFF	; 255
    14fe:	ca 01       	movw	r24, r20
    1500:	b9 01       	movw	r22, r18
    1502:	48 e0       	ldi	r20, 0x08	; 8
    1504:	0e 94 b6 23 	call	0x476c	; 0x476c <IEEPROM_ReadString>

	// Replace the last user with the user that should be removed
	IEEPROM_WriteString(userIndex, user.username);
    1508:	8a 81       	ldd	r24, Y+2	; 0x02
    150a:	99 27       	eor	r25, r25
    150c:	87 fd       	sbrc	r24, 7
    150e:	90 95       	com	r25
    1510:	9e 01       	movw	r18, r28
    1512:	2c 5f       	subi	r18, 0xFC	; 252
    1514:	3f 4f       	sbci	r19, 0xFF	; 255
    1516:	b9 01       	movw	r22, r18
    1518:	0e 94 81 23 	call	0x4702	; 0x4702 <IEEPROM_WriteString>
	IEEPROM_WriteString(userIndex + USERNAME_SIZE, user.password);
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	99 27       	eor	r25, r25
    1520:	87 fd       	sbrc	r24, 7
    1522:	90 95       	com	r25
    1524:	08 96       	adiw	r24, 0x08	; 8
    1526:	ac 01       	movw	r20, r24
    1528:	ce 01       	movw	r24, r28
    152a:	04 96       	adiw	r24, 0x04	; 4
    152c:	9c 01       	movw	r18, r24
    152e:	28 5f       	subi	r18, 0xF8	; 248
    1530:	3f 4f       	sbci	r19, 0xFF	; 255
    1532:	ca 01       	movw	r24, r20
    1534:	b9 01       	movw	r22, r18
    1536:	0e 94 81 23 	call	0x4702	; 0x4702 <IEEPROM_WriteString>

	// Decrease the number of users
	IEEPROM_Write(0, numOfUsers - 1);
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	88 2f       	mov	r24, r24
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	01 97       	sbiw	r24, 0x01	; 1
    1542:	9c 01       	movw	r18, r24
    1544:	80 e0       	ldi	r24, 0x00	; 0
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	b9 01       	movw	r22, r18
    154a:	0e 94 5a 23 	call	0x46b4	; 0x46b4 <IEEPROM_Write>

	HC05_SendString("User removed Successfully\n");
    154e:	83 e8       	ldi	r24, 0x83	; 131
    1550:	91 e0       	ldi	r25, 0x01	; 1
    1552:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>

	return TRUE;
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	8c 8b       	std	Y+20, r24	; 0x14
    155a:	8c 89       	ldd	r24, Y+20	; 0x14

}
    155c:	64 96       	adiw	r28, 0x14	; 20
    155e:	0f b6       	in	r0, 0x3f	; 63
    1560:	f8 94       	cli
    1562:	de bf       	out	0x3e, r29	; 62
    1564:	0f be       	out	0x3f, r0	; 63
    1566:	cd bf       	out	0x3d, r28	; 61
    1568:	cf 91       	pop	r28
    156a:	df 91       	pop	r29
    156c:	08 95       	ret

0000156e <loginAdminMode>:

/*	Login/Register	*/
static void loginAdminMode()
{
    156e:	df 93       	push	r29
    1570:	cf 93       	push	r28
    1572:	cd b7       	in	r28, 0x3d	; 61
    1574:	de b7       	in	r29, 0x3e	; 62
    1576:	6e 97       	sbiw	r28, 0x1e	; 30
    1578:	0f b6       	in	r0, 0x3f	; 63
    157a:	f8 94       	cli
    157c:	de bf       	out	0x3e, r29	; 62
    157e:	0f be       	out	0x3f, r0	; 63
    1580:	cd bf       	out	0x3d, r28	; 61

	u8 trials = 1;
    1582:	81 e0       	ldi	r24, 0x01	; 1
    1584:	8a 83       	std	Y+2, r24	; 0x02
	u8 successOp = TRUE;
    1586:	81 e0       	ldi	r24, 0x01	; 1
    1588:	89 83       	std	Y+1, r24	; 0x01

	// No need to validate length because they are known
	u8 command[COMMAND_SIZE] = "";
    158a:	1b 82       	std	Y+3, r1	; 0x03
    158c:	1c 82       	std	Y+4, r1	; 0x04
    158e:	1d 82       	std	Y+5, r1	; 0x05
    1590:	1e 82       	std	Y+6, r1	; 0x06
    1592:	83 e0       	ldi	r24, 0x03	; 3
    1594:	fe 01       	movw	r30, r28
    1596:	37 96       	adiw	r30, 0x07	; 7
    1598:	df 01       	movw	r26, r30
    159a:	98 2f       	mov	r25, r24
    159c:	1d 92       	st	X+, r1
    159e:	9a 95       	dec	r25
    15a0:	e9 f7       	brne	.-6      	; 0x159c <loginAdminMode+0x2e>
	 * To Remove a user: remove <username> <password>
	 * To Add a user: add <username> <password>
	 * To Login a user: login <username> <password>
	 * */

	HC05_SendString("Available Commands:\n remove\n add\n login\n");
    15a2:	8e e9       	ldi	r24, 0x9E	; 158
    15a4:	91 e0       	ldi	r25, 0x01	; 1
    15a6:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>

	while (TRUE)
	{

		HC05_ReceiveString(command, COMMAND_SIZE);
    15aa:	ce 01       	movw	r24, r28
    15ac:	03 96       	adiw	r24, 0x03	; 3
    15ae:	67 e0       	ldi	r22, 0x07	; 7
    15b0:	0e 94 b3 18 	call	0x3166	; 0x3166 <HC05_ReceiveString>

		if ( strcmp(command, "remove") == 0 )
    15b4:	ce 01       	movw	r24, r28
    15b6:	03 96       	adiw	r24, 0x03	; 3
    15b8:	27 ec       	ldi	r18, 0xC7	; 199
    15ba:	31 e0       	ldi	r19, 0x01	; 1
    15bc:	b9 01       	movw	r22, r18
    15be:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    15c2:	00 97       	sbiw	r24, 0x00	; 0
    15c4:	19 f4       	brne	.+6      	; 0x15cc <loginAdminMode+0x5e>
		{

			// Call remove function
			login_removeUser();
    15c6:	0e 94 36 0a 	call	0x146c	; 0x146c <login_removeUser>
    15ca:	4e c0       	rjmp	.+156    	; 0x1668 <loginAdminMode+0xfa>

		}
		else if ( strcmp(command, "add") == 0 )
    15cc:	ce 01       	movw	r24, r28
    15ce:	03 96       	adiw	r24, 0x03	; 3
    15d0:	2e ec       	ldi	r18, 0xCE	; 206
    15d2:	31 e0       	ldi	r19, 0x01	; 1
    15d4:	b9 01       	movw	r22, r18
    15d6:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    15da:	00 97       	sbiw	r24, 0x00	; 0
    15dc:	19 f4       	brne	.+6      	; 0x15e4 <loginAdminMode+0x76>
		{

			// Call add function
			login_addUser();
    15de:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <login_addUser>
    15e2:	42 c0       	rjmp	.+132    	; 0x1668 <loginAdminMode+0xfa>

		}
		else if ( strcmp(command, "login") == 0 )
    15e4:	ce 01       	movw	r24, r28
    15e6:	03 96       	adiw	r24, 0x03	; 3
    15e8:	22 ed       	ldi	r18, 0xD2	; 210
    15ea:	31 e0       	ldi	r19, 0x01	; 1
    15ec:	b9 01       	movw	r22, r18
    15ee:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    15f2:	00 97       	sbiw	r24, 0x00	; 0
    15f4:	a9 f5       	brne	.+106    	; 0x1660 <loginAdminMode+0xf2>
		{


			// Call login function
			User user = login_getUser();
    15f6:	ce 01       	movw	r24, r28
    15f8:	0a 96       	adiw	r24, 0x0a	; 10
    15fa:	0e 94 2b 09 	call	0x1256	; 0x1256 <login_getUser>

			// User found
			if (login_searchForUser(&user) != -1)
    15fe:	ce 01       	movw	r24, r28
    1600:	0a 96       	adiw	r24, 0x0a	; 10
    1602:	0e 94 c4 08 	call	0x1188	; 0x1188 <login_searchForUser>
    1606:	8f 3f       	cpi	r24, 0xFF	; 255
    1608:	09 f1       	breq	.+66     	; 0x164c <loginAdminMode+0xde>
			{
				authUser = user;
    160a:	a5 e6       	ldi	r26, 0x65	; 101
    160c:	b3 e0       	ldi	r27, 0x03	; 3
    160e:	bb 8f       	std	Y+27, r27	; 0x1b
    1610:	aa 8f       	std	Y+26, r26	; 0x1a
    1612:	fe 01       	movw	r30, r28
    1614:	3a 96       	adiw	r30, 0x0a	; 10
    1616:	fd 8f       	std	Y+29, r31	; 0x1d
    1618:	ec 8f       	std	Y+28, r30	; 0x1c
    161a:	f0 e1       	ldi	r31, 0x10	; 16
    161c:	fe 8f       	std	Y+30, r31	; 0x1e
    161e:	ac 8d       	ldd	r26, Y+28	; 0x1c
    1620:	bd 8d       	ldd	r27, Y+29	; 0x1d
    1622:	0c 90       	ld	r0, X
    1624:	ec 8d       	ldd	r30, Y+28	; 0x1c
    1626:	fd 8d       	ldd	r31, Y+29	; 0x1d
    1628:	31 96       	adiw	r30, 0x01	; 1
    162a:	fd 8f       	std	Y+29, r31	; 0x1d
    162c:	ec 8f       	std	Y+28, r30	; 0x1c
    162e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1630:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1632:	0c 92       	st	X, r0
    1634:	ea 8d       	ldd	r30, Y+26	; 0x1a
    1636:	fb 8d       	ldd	r31, Y+27	; 0x1b
    1638:	31 96       	adiw	r30, 0x01	; 1
    163a:	fb 8f       	std	Y+27, r31	; 0x1b
    163c:	ea 8f       	std	Y+26, r30	; 0x1a
    163e:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1640:	f1 50       	subi	r31, 0x01	; 1
    1642:	fe 8f       	std	Y+30, r31	; 0x1e
    1644:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1646:	88 23       	and	r24, r24
    1648:	51 f7       	brne	.-44     	; 0x161e <loginAdminMode+0xb0>
    164a:	18 c0       	rjmp	.+48     	; 0x167c <loginAdminMode+0x10e>
				break;
			}
			else if (trials >= 3)
    164c:	8a 81       	ldd	r24, Y+2	; 0x02
    164e:	83 30       	cpi	r24, 0x03	; 3
    1650:	18 f0       	brcs	.+6      	; 0x1658 <loginAdminMode+0xea>
			{
				Reset();
    1652:	0e 94 9c 08 	call	0x1138	; 0x1138 <Reset>
    1656:	08 c0       	rjmp	.+16     	; 0x1668 <loginAdminMode+0xfa>
			}
			else
			{
				trials++;
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	8f 5f       	subi	r24, 0xFF	; 255
    165c:	8a 83       	std	Y+2, r24	; 0x02
    165e:	04 c0       	rjmp	.+8      	; 0x1668 <loginAdminMode+0xfa>
			}

		}
		else
		{
			HC05_SendString("Invalid command\n");
    1660:	88 ed       	ldi	r24, 0xD8	; 216
    1662:	91 e0       	ldi	r25, 0x01	; 1
    1664:	0e 94 a2 18 	call	0x3144	; 0x3144 <HC05_SendString>
		}
		strcpy(command, "");
    1668:	ce 01       	movw	r24, r28
    166a:	03 96       	adiw	r24, 0x03	; 3
    166c:	29 ee       	ldi	r18, 0xE9	; 233
    166e:	31 e0       	ldi	r19, 0x01	; 1
    1670:	b9 01       	movw	r22, r18
    1672:	41 e0       	ldi	r20, 0x01	; 1
    1674:	50 e0       	ldi	r21, 0x00	; 0
    1676:	0e 94 d9 29 	call	0x53b2	; 0x53b2 <memcpy>
    167a:	97 cf       	rjmp	.-210    	; 0x15aa <loginAdminMode+0x3c>

	}

}
    167c:	6e 96       	adiw	r28, 0x1e	; 30
    167e:	0f b6       	in	r0, 0x3f	; 63
    1680:	f8 94       	cli
    1682:	de bf       	out	0x3e, r29	; 62
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	cd bf       	out	0x3d, r28	; 61
    1688:	cf 91       	pop	r28
    168a:	df 91       	pop	r29
    168c:	08 95       	ret

0000168e <loginUserMode>:


/*	Login Only	*/
static void loginUserMode()
{
    168e:	df 93       	push	r29
    1690:	cf 93       	push	r28
    1692:	cd b7       	in	r28, 0x3d	; 61
    1694:	de b7       	in	r29, 0x3e	; 62
    1696:	65 97       	sbiw	r28, 0x15	; 21
    1698:	0f b6       	in	r0, 0x3f	; 63
    169a:	f8 94       	cli
    169c:	de bf       	out	0x3e, r29	; 62
    169e:	0f be       	out	0x3f, r0	; 63
    16a0:	cd bf       	out	0x3d, r28	; 61

	u8 trials = 1;
    16a2:	81 e0       	ldi	r24, 0x01	; 1
    16a4:	8a 83       	std	Y+2, r24	; 0x02
	u8 userFound = 0;
    16a6:	19 82       	std	Y+1, r1	; 0x01
    16a8:	1c c0       	rjmp	.+56     	; 0x16e2 <loginUserMode+0x54>
	User user;

	while (trials != MAX_LOGIN_TRIALS)
	{

		LCD_displayString("Enter Username...");
    16aa:	8a ee       	ldi	r24, 0xEA	; 234
    16ac:	91 e0       	ldi	r25, 0x01	; 1
    16ae:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>
		Keypad_GetString(user.username, USERNAME_SIZE);
    16b2:	ce 01       	movw	r24, r28
    16b4:	06 96       	adiw	r24, 0x06	; 6
    16b6:	68 e0       	ldi	r22, 0x08	; 8
    16b8:	0e 94 2d 18 	call	0x305a	; 0x305a <Keypad_GetString>
		LCD_displayString("Enter Password...");
    16bc:	8c ef       	ldi	r24, 0xFC	; 252
    16be:	91 e0       	ldi	r25, 0x01	; 1
    16c0:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>
		Keypad_GetString(user.password, PASSWORD_SIZE);
    16c4:	ce 01       	movw	r24, r28
    16c6:	06 96       	adiw	r24, 0x06	; 6
    16c8:	08 96       	adiw	r24, 0x08	; 8
    16ca:	68 e0       	ldi	r22, 0x08	; 8
    16cc:	0e 94 2d 18 	call	0x305a	; 0x305a <Keypad_GetString>

		// If user found
		if (login_searchForUser(&user))
    16d0:	ce 01       	movw	r24, r28
    16d2:	06 96       	adiw	r24, 0x06	; 6
    16d4:	0e 94 c4 08 	call	0x1188	; 0x1188 <login_searchForUser>
    16d8:	88 23       	and	r24, r24
    16da:	41 f4       	brne	.+16     	; 0x16ec <loginUserMode+0x5e>
		{
			return;
		}

		trials++;
    16dc:	8a 81       	ldd	r24, Y+2	; 0x02
    16de:	8f 5f       	subi	r24, 0xFF	; 255
    16e0:	8a 83       	std	Y+2, r24	; 0x02
	u8 userFound = 0;
	u8 response[3];

	User user;

	while (trials != MAX_LOGIN_TRIALS)
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	83 30       	cpi	r24, 0x03	; 3
    16e6:	09 f7       	brne	.-62     	; 0x16aa <loginUserMode+0x1c>
		trials++;

	}

	// User not found for 3 attempts
	Reset();
    16e8:	0e 94 9c 08 	call	0x1138	; 0x1138 <Reset>

}
    16ec:	65 96       	adiw	r28, 0x15	; 21
    16ee:	0f b6       	in	r0, 0x3f	; 63
    16f0:	f8 94       	cli
    16f2:	de bf       	out	0x3e, r29	; 62
    16f4:	0f be       	out	0x3f, r0	; 63
    16f6:	cd bf       	out	0x3d, r28	; 61
    16f8:	cf 91       	pop	r28
    16fa:	df 91       	pop	r29
    16fc:	08 95       	ret

000016fe <login>:

u8 login()
{
    16fe:	df 93       	push	r29
    1700:	cf 93       	push	r28
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
    1706:	62 97       	sbiw	r28, 0x12	; 18
    1708:	0f b6       	in	r0, 0x3f	; 63
    170a:	f8 94       	cli
    170c:	de bf       	out	0x3e, r29	; 62
    170e:	0f be       	out	0x3f, r0	; 63
    1710:	cd bf       	out	0x3d, r28	; 61


	LCD_displayString("Admin: Use mobile");
    1712:	8e e0       	ldi	r24, 0x0E	; 14
    1714:	92 e0       	ldi	r25, 0x02	; 2
    1716:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>
	LCD_setAddressPosition(1, 0);
    171a:	81 e0       	ldi	r24, 0x01	; 1
    171c:	60 e0       	ldi	r22, 0x00	; 0
    171e:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
	LCD_displayString("User: Use Keypad");
    1722:	80 e2       	ldi	r24, 0x20	; 32
    1724:	92 e0       	ldi	r25, 0x02	; 2
    1726:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <LCD_displayString>

	u8 userType = '\0';
    172a:	19 8a       	std	Y+17, r1	; 0x11
	u8 keypad = KEYPAD_INVALID;
    172c:	8f ef       	ldi	r24, 0xFF	; 255
    172e:	88 8b       	std	Y+16, r24	; 0x10
	u8 hc05 = '\0';
    1730:	1f 86       	std	Y+15, r1	; 0x0f
	while (TRUE)
	{

		keypad = Keypad_getButton();
    1732:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    1736:	88 8b       	std	Y+16, r24	; 0x10
    1738:	80 e0       	ldi	r24, 0x00	; 0
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	a0 ea       	ldi	r26, 0xA0	; 160
    173e:	b0 e4       	ldi	r27, 0x40	; 64
    1740:	8b 87       	std	Y+11, r24	; 0x0b
    1742:	9c 87       	std	Y+12, r25	; 0x0c
    1744:	ad 87       	std	Y+13, r26	; 0x0d
    1746:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1748:	6b 85       	ldd	r22, Y+11	; 0x0b
    174a:	7c 85       	ldd	r23, Y+12	; 0x0c
    174c:	8d 85       	ldd	r24, Y+13	; 0x0d
    174e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1750:	20 e0       	ldi	r18, 0x00	; 0
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	4a e7       	ldi	r20, 0x7A	; 122
    1756:	55 e4       	ldi	r21, 0x45	; 69
    1758:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    175c:	dc 01       	movw	r26, r24
    175e:	cb 01       	movw	r24, r22
    1760:	8f 83       	std	Y+7, r24	; 0x07
    1762:	98 87       	std	Y+8, r25	; 0x08
    1764:	a9 87       	std	Y+9, r26	; 0x09
    1766:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1768:	6f 81       	ldd	r22, Y+7	; 0x07
    176a:	78 85       	ldd	r23, Y+8	; 0x08
    176c:	89 85       	ldd	r24, Y+9	; 0x09
    176e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1770:	20 e0       	ldi	r18, 0x00	; 0
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	40 e8       	ldi	r20, 0x80	; 128
    1776:	5f e3       	ldi	r21, 0x3F	; 63
    1778:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    177c:	88 23       	and	r24, r24
    177e:	2c f4       	brge	.+10     	; 0x178a <login+0x8c>
		__ticks = 1;
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	9e 83       	std	Y+6, r25	; 0x06
    1786:	8d 83       	std	Y+5, r24	; 0x05
    1788:	3f c0       	rjmp	.+126    	; 0x1808 <login+0x10a>
	else if (__tmp > 65535)
    178a:	6f 81       	ldd	r22, Y+7	; 0x07
    178c:	78 85       	ldd	r23, Y+8	; 0x08
    178e:	89 85       	ldd	r24, Y+9	; 0x09
    1790:	9a 85       	ldd	r25, Y+10	; 0x0a
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	3f ef       	ldi	r19, 0xFF	; 255
    1796:	4f e7       	ldi	r20, 0x7F	; 127
    1798:	57 e4       	ldi	r21, 0x47	; 71
    179a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    179e:	18 16       	cp	r1, r24
    17a0:	4c f5       	brge	.+82     	; 0x17f4 <login+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    17a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    17a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    17a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    17aa:	20 e0       	ldi	r18, 0x00	; 0
    17ac:	30 e0       	ldi	r19, 0x00	; 0
    17ae:	40 e2       	ldi	r20, 0x20	; 32
    17b0:	51 e4       	ldi	r21, 0x41	; 65
    17b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17b6:	dc 01       	movw	r26, r24
    17b8:	cb 01       	movw	r24, r22
    17ba:	bc 01       	movw	r22, r24
    17bc:	cd 01       	movw	r24, r26
    17be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	9e 83       	std	Y+6, r25	; 0x06
    17c8:	8d 83       	std	Y+5, r24	; 0x05
    17ca:	0f c0       	rjmp	.+30     	; 0x17ea <login+0xec>
    17cc:	80 e9       	ldi	r24, 0x90	; 144
    17ce:	91 e0       	ldi	r25, 0x01	; 1
    17d0:	9c 83       	std	Y+4, r25	; 0x04
    17d2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	9c 81       	ldd	r25, Y+4	; 0x04
    17d8:	01 97       	sbiw	r24, 0x01	; 1
    17da:	f1 f7       	brne	.-4      	; 0x17d8 <login+0xda>
    17dc:	9c 83       	std	Y+4, r25	; 0x04
    17de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17e0:	8d 81       	ldd	r24, Y+5	; 0x05
    17e2:	9e 81       	ldd	r25, Y+6	; 0x06
    17e4:	01 97       	sbiw	r24, 0x01	; 1
    17e6:	9e 83       	std	Y+6, r25	; 0x06
    17e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17ea:	8d 81       	ldd	r24, Y+5	; 0x05
    17ec:	9e 81       	ldd	r25, Y+6	; 0x06
    17ee:	00 97       	sbiw	r24, 0x00	; 0
    17f0:	69 f7       	brne	.-38     	; 0x17cc <login+0xce>
    17f2:	14 c0       	rjmp	.+40     	; 0x181c <login+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17f4:	6f 81       	ldd	r22, Y+7	; 0x07
    17f6:	78 85       	ldd	r23, Y+8	; 0x08
    17f8:	89 85       	ldd	r24, Y+9	; 0x09
    17fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    17fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1800:	dc 01       	movw	r26, r24
    1802:	cb 01       	movw	r24, r22
    1804:	9e 83       	std	Y+6, r25	; 0x06
    1806:	8d 83       	std	Y+5, r24	; 0x05
    1808:	8d 81       	ldd	r24, Y+5	; 0x05
    180a:	9e 81       	ldd	r25, Y+6	; 0x06
    180c:	9a 83       	std	Y+2, r25	; 0x02
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	89 81       	ldd	r24, Y+1	; 0x01
    1812:	9a 81       	ldd	r25, Y+2	; 0x02
    1814:	01 97       	sbiw	r24, 0x01	; 1
    1816:	f1 f7       	brne	.-4      	; 0x1814 <login+0x116>
    1818:	9a 83       	std	Y+2, r25	; 0x02
    181a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(5);			// Make sure to leave the delay to work in proteus properly

		if (keypad != KEYPAD_INVALID)
    181c:	88 89       	ldd	r24, Y+16	; 0x10
    181e:	8f 3f       	cpi	r24, 0xFF	; 255
    1820:	19 f0       	breq	.+6      	; 0x1828 <login+0x12a>
		{
			userType = '2';
    1822:	82 e3       	ldi	r24, 0x32	; 50
    1824:	89 8b       	std	Y+17, r24	; 0x11
    1826:	0a c0       	rjmp	.+20     	; 0x183c <login+0x13e>
			break;
		}
		if (hc05 != '\0')
    1828:	8f 85       	ldd	r24, Y+15	; 0x0f
    182a:	88 23       	and	r24, r24
    182c:	19 f0       	breq	.+6      	; 0x1834 <login+0x136>
		{
			userType = '1';
    182e:	81 e3       	ldi	r24, 0x31	; 49
    1830:	89 8b       	std	Y+17, r24	; 0x11
    1832:	04 c0       	rjmp	.+8      	; 0x183c <login+0x13e>
			break;
		}

		hc05 = HC05_ReceiveCharNonBlock();
    1834:	0e 94 99 18 	call	0x3132	; 0x3132 <HC05_ReceiveCharNonBlock>
    1838:	8f 87       	std	Y+15, r24	; 0x0f
    183a:	7b cf       	rjmp	.-266    	; 0x1732 <login+0x34>

	}

	LCD_ClearRow(0);
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LCD_ClearRow>
	LCD_ClearRow(1);
    1842:	81 e0       	ldi	r24, 0x01	; 1
    1844:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LCD_ClearRow>
	LCD_setAddressPosition(0, 0);
    1848:	80 e0       	ldi	r24, 0x00	; 0
    184a:	60 e0       	ldi	r22, 0x00	; 0
    184c:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>


	if (userType == '1')
    1850:	89 89       	ldd	r24, Y+17	; 0x11
    1852:	81 33       	cpi	r24, 0x31	; 49
    1854:	29 f4       	brne	.+10     	; 0x1860 <login+0x162>
	{

		/*	Admin Mode 	*/
		loginAdminMode();
    1856:	0e 94 b7 0a 	call	0x156e	; 0x156e <loginAdminMode>
		return '1';
    185a:	81 e3       	ldi	r24, 0x31	; 49
    185c:	8a 8b       	std	Y+18, r24	; 0x12
    185e:	04 c0       	rjmp	.+8      	; 0x1868 <login+0x16a>
	}
	else
	{

		/*	User Mode 	*/
		loginUserMode();
    1860:	0e 94 47 0b 	call	0x168e	; 0x168e <loginUserMode>
		return '2';
    1864:	82 e3       	ldi	r24, 0x32	; 50
    1866:	8a 8b       	std	Y+18, r24	; 0x12
    1868:	8a 89       	ldd	r24, Y+18	; 0x12

	}

}
    186a:	62 96       	adiw	r28, 0x12	; 18
    186c:	0f b6       	in	r0, 0x3f	; 63
    186e:	f8 94       	cli
    1870:	de bf       	out	0x3e, r29	; 62
    1872:	0f be       	out	0x3f, r0	; 63
    1874:	cd bf       	out	0x3d, r28	; 61
    1876:	cf 91       	pop	r28
    1878:	df 91       	pop	r29
    187a:	08 95       	ret

0000187c <Door_Init>:
#include <util/delay.h>

static isOpen = 0;

void Door_Init()
{
    187c:	df 93       	push	r29
    187e:	cf 93       	push	r28
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62

	// Init servo
	Servo_Init();
    1884:	0e 94 7b 0d 	call	0x1af6	; 0x1af6 <Servo_Init>

}
    1888:	cf 91       	pop	r28
    188a:	df 91       	pop	r29
    188c:	08 95       	ret

0000188e <Door_Open>:

void Door_Open()
{
    188e:	df 93       	push	r29
    1890:	cf 93       	push	r28
    1892:	cd b7       	in	r28, 0x3d	; 61
    1894:	de b7       	in	r29, 0x3e	; 62
    1896:	2e 97       	sbiw	r28, 0x0e	; 14
    1898:	0f b6       	in	r0, 0x3f	; 63
    189a:	f8 94       	cli
    189c:	de bf       	out	0x3e, r29	; 62
    189e:	0f be       	out	0x3f, r0	; 63
    18a0:	cd bf       	out	0x3d, r28	; 61

	// Start Servo
	Servo_Start();
    18a2:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <Servo_Start>

	// Set Angle to 90
	Servo_SetAngle(90);
    18a6:	8a e5       	ldi	r24, 0x5A	; 90
    18a8:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <Servo_SetAngle>
    18ac:	80 e0       	ldi	r24, 0x00	; 0
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	a0 e2       	ldi	r26, 0x20	; 32
    18b2:	b1 e4       	ldi	r27, 0x41	; 65
    18b4:	8b 87       	std	Y+11, r24	; 0x0b
    18b6:	9c 87       	std	Y+12, r25	; 0x0c
    18b8:	ad 87       	std	Y+13, r26	; 0x0d
    18ba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    18be:	7c 85       	ldd	r23, Y+12	; 0x0c
    18c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    18c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	4a e7       	ldi	r20, 0x7A	; 122
    18ca:	55 e4       	ldi	r21, 0x45	; 69
    18cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18d0:	dc 01       	movw	r26, r24
    18d2:	cb 01       	movw	r24, r22
    18d4:	8f 83       	std	Y+7, r24	; 0x07
    18d6:	98 87       	std	Y+8, r25	; 0x08
    18d8:	a9 87       	std	Y+9, r26	; 0x09
    18da:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18dc:	6f 81       	ldd	r22, Y+7	; 0x07
    18de:	78 85       	ldd	r23, Y+8	; 0x08
    18e0:	89 85       	ldd	r24, Y+9	; 0x09
    18e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    18e4:	20 e0       	ldi	r18, 0x00	; 0
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	40 e8       	ldi	r20, 0x80	; 128
    18ea:	5f e3       	ldi	r21, 0x3F	; 63
    18ec:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    18f0:	88 23       	and	r24, r24
    18f2:	2c f4       	brge	.+10     	; 0x18fe <Door_Open+0x70>
		__ticks = 1;
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	9e 83       	std	Y+6, r25	; 0x06
    18fa:	8d 83       	std	Y+5, r24	; 0x05
    18fc:	3f c0       	rjmp	.+126    	; 0x197c <Door_Open+0xee>
	else if (__tmp > 65535)
    18fe:	6f 81       	ldd	r22, Y+7	; 0x07
    1900:	78 85       	ldd	r23, Y+8	; 0x08
    1902:	89 85       	ldd	r24, Y+9	; 0x09
    1904:	9a 85       	ldd	r25, Y+10	; 0x0a
    1906:	20 e0       	ldi	r18, 0x00	; 0
    1908:	3f ef       	ldi	r19, 0xFF	; 255
    190a:	4f e7       	ldi	r20, 0x7F	; 127
    190c:	57 e4       	ldi	r21, 0x47	; 71
    190e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1912:	18 16       	cp	r1, r24
    1914:	4c f5       	brge	.+82     	; 0x1968 <Door_Open+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1916:	6b 85       	ldd	r22, Y+11	; 0x0b
    1918:	7c 85       	ldd	r23, Y+12	; 0x0c
    191a:	8d 85       	ldd	r24, Y+13	; 0x0d
    191c:	9e 85       	ldd	r25, Y+14	; 0x0e
    191e:	20 e0       	ldi	r18, 0x00	; 0
    1920:	30 e0       	ldi	r19, 0x00	; 0
    1922:	40 e2       	ldi	r20, 0x20	; 32
    1924:	51 e4       	ldi	r21, 0x41	; 65
    1926:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    192a:	dc 01       	movw	r26, r24
    192c:	cb 01       	movw	r24, r22
    192e:	bc 01       	movw	r22, r24
    1930:	cd 01       	movw	r24, r26
    1932:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1936:	dc 01       	movw	r26, r24
    1938:	cb 01       	movw	r24, r22
    193a:	9e 83       	std	Y+6, r25	; 0x06
    193c:	8d 83       	std	Y+5, r24	; 0x05
    193e:	0f c0       	rjmp	.+30     	; 0x195e <Door_Open+0xd0>
    1940:	80 e9       	ldi	r24, 0x90	; 144
    1942:	91 e0       	ldi	r25, 0x01	; 1
    1944:	9c 83       	std	Y+4, r25	; 0x04
    1946:	8b 83       	std	Y+3, r24	; 0x03
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	9c 81       	ldd	r25, Y+4	; 0x04
    194c:	01 97       	sbiw	r24, 0x01	; 1
    194e:	f1 f7       	brne	.-4      	; 0x194c <Door_Open+0xbe>
    1950:	9c 83       	std	Y+4, r25	; 0x04
    1952:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1954:	8d 81       	ldd	r24, Y+5	; 0x05
    1956:	9e 81       	ldd	r25, Y+6	; 0x06
    1958:	01 97       	sbiw	r24, 0x01	; 1
    195a:	9e 83       	std	Y+6, r25	; 0x06
    195c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    195e:	8d 81       	ldd	r24, Y+5	; 0x05
    1960:	9e 81       	ldd	r25, Y+6	; 0x06
    1962:	00 97       	sbiw	r24, 0x00	; 0
    1964:	69 f7       	brne	.-38     	; 0x1940 <Door_Open+0xb2>
    1966:	14 c0       	rjmp	.+40     	; 0x1990 <Door_Open+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1968:	6f 81       	ldd	r22, Y+7	; 0x07
    196a:	78 85       	ldd	r23, Y+8	; 0x08
    196c:	89 85       	ldd	r24, Y+9	; 0x09
    196e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1970:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1974:	dc 01       	movw	r26, r24
    1976:	cb 01       	movw	r24, r22
    1978:	9e 83       	std	Y+6, r25	; 0x06
    197a:	8d 83       	std	Y+5, r24	; 0x05
    197c:	8d 81       	ldd	r24, Y+5	; 0x05
    197e:	9e 81       	ldd	r25, Y+6	; 0x06
    1980:	9a 83       	std	Y+2, r25	; 0x02
    1982:	89 83       	std	Y+1, r24	; 0x01
    1984:	89 81       	ldd	r24, Y+1	; 0x01
    1986:	9a 81       	ldd	r25, Y+2	; 0x02
    1988:	01 97       	sbiw	r24, 0x01	; 1
    198a:	f1 f7       	brne	.-4      	; 0x1988 <Door_Open+0xfa>
    198c:	9a 83       	std	Y+2, r25	; 0x02
    198e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

	// Stop Servo
	Servo_Stop();
    1990:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <Servo_Stop>

	isOpen = 1;
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	90 93 4f 03 	sts	0x034F, r25
    199c:	80 93 4e 03 	sts	0x034E, r24

}
    19a0:	2e 96       	adiw	r28, 0x0e	; 14
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	f8 94       	cli
    19a6:	de bf       	out	0x3e, r29	; 62
    19a8:	0f be       	out	0x3f, r0	; 63
    19aa:	cd bf       	out	0x3d, r28	; 61
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <Door_Close>:

void Door_Close()
{
    19b2:	df 93       	push	r29
    19b4:	cf 93       	push	r28
    19b6:	cd b7       	in	r28, 0x3d	; 61
    19b8:	de b7       	in	r29, 0x3e	; 62
    19ba:	2e 97       	sbiw	r28, 0x0e	; 14
    19bc:	0f b6       	in	r0, 0x3f	; 63
    19be:	f8 94       	cli
    19c0:	de bf       	out	0x3e, r29	; 62
    19c2:	0f be       	out	0x3f, r0	; 63
    19c4:	cd bf       	out	0x3d, r28	; 61

	// Start Servo
	Servo_Start();
    19c6:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <Servo_Start>

	// Set Angle to 0
	Servo_SetAngle(0);
    19ca:	80 e0       	ldi	r24, 0x00	; 0
    19cc:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <Servo_SetAngle>
    19d0:	80 e0       	ldi	r24, 0x00	; 0
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	a0 e2       	ldi	r26, 0x20	; 32
    19d6:	b1 e4       	ldi	r27, 0x41	; 65
    19d8:	8b 87       	std	Y+11, r24	; 0x0b
    19da:	9c 87       	std	Y+12, r25	; 0x0c
    19dc:	ad 87       	std	Y+13, r26	; 0x0d
    19de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    19e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    19e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    19e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	4a e7       	ldi	r20, 0x7A	; 122
    19ee:	55 e4       	ldi	r21, 0x45	; 69
    19f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19f4:	dc 01       	movw	r26, r24
    19f6:	cb 01       	movw	r24, r22
    19f8:	8f 83       	std	Y+7, r24	; 0x07
    19fa:	98 87       	std	Y+8, r25	; 0x08
    19fc:	a9 87       	std	Y+9, r26	; 0x09
    19fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a00:	6f 81       	ldd	r22, Y+7	; 0x07
    1a02:	78 85       	ldd	r23, Y+8	; 0x08
    1a04:	89 85       	ldd	r24, Y+9	; 0x09
    1a06:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a08:	20 e0       	ldi	r18, 0x00	; 0
    1a0a:	30 e0       	ldi	r19, 0x00	; 0
    1a0c:	40 e8       	ldi	r20, 0x80	; 128
    1a0e:	5f e3       	ldi	r21, 0x3F	; 63
    1a10:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a14:	88 23       	and	r24, r24
    1a16:	2c f4       	brge	.+10     	; 0x1a22 <Door_Close+0x70>
		__ticks = 1;
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	9e 83       	std	Y+6, r25	; 0x06
    1a1e:	8d 83       	std	Y+5, r24	; 0x05
    1a20:	3f c0       	rjmp	.+126    	; 0x1aa0 <Door_Close+0xee>
	else if (__tmp > 65535)
    1a22:	6f 81       	ldd	r22, Y+7	; 0x07
    1a24:	78 85       	ldd	r23, Y+8	; 0x08
    1a26:	89 85       	ldd	r24, Y+9	; 0x09
    1a28:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	3f ef       	ldi	r19, 0xFF	; 255
    1a2e:	4f e7       	ldi	r20, 0x7F	; 127
    1a30:	57 e4       	ldi	r21, 0x47	; 71
    1a32:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a36:	18 16       	cp	r1, r24
    1a38:	4c f5       	brge	.+82     	; 0x1a8c <Door_Close+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a40:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a42:	20 e0       	ldi	r18, 0x00	; 0
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	40 e2       	ldi	r20, 0x20	; 32
    1a48:	51 e4       	ldi	r21, 0x41	; 65
    1a4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a4e:	dc 01       	movw	r26, r24
    1a50:	cb 01       	movw	r24, r22
    1a52:	bc 01       	movw	r22, r24
    1a54:	cd 01       	movw	r24, r26
    1a56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a5a:	dc 01       	movw	r26, r24
    1a5c:	cb 01       	movw	r24, r22
    1a5e:	9e 83       	std	Y+6, r25	; 0x06
    1a60:	8d 83       	std	Y+5, r24	; 0x05
    1a62:	0f c0       	rjmp	.+30     	; 0x1a82 <Door_Close+0xd0>
    1a64:	80 e9       	ldi	r24, 0x90	; 144
    1a66:	91 e0       	ldi	r25, 0x01	; 1
    1a68:	9c 83       	std	Y+4, r25	; 0x04
    1a6a:	8b 83       	std	Y+3, r24	; 0x03
    1a6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a70:	01 97       	sbiw	r24, 0x01	; 1
    1a72:	f1 f7       	brne	.-4      	; 0x1a70 <Door_Close+0xbe>
    1a74:	9c 83       	std	Y+4, r25	; 0x04
    1a76:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a78:	8d 81       	ldd	r24, Y+5	; 0x05
    1a7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a7c:	01 97       	sbiw	r24, 0x01	; 1
    1a7e:	9e 83       	std	Y+6, r25	; 0x06
    1a80:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a82:	8d 81       	ldd	r24, Y+5	; 0x05
    1a84:	9e 81       	ldd	r25, Y+6	; 0x06
    1a86:	00 97       	sbiw	r24, 0x00	; 0
    1a88:	69 f7       	brne	.-38     	; 0x1a64 <Door_Close+0xb2>
    1a8a:	14 c0       	rjmp	.+40     	; 0x1ab4 <Door_Close+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a8c:	6f 81       	ldd	r22, Y+7	; 0x07
    1a8e:	78 85       	ldd	r23, Y+8	; 0x08
    1a90:	89 85       	ldd	r24, Y+9	; 0x09
    1a92:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a98:	dc 01       	movw	r26, r24
    1a9a:	cb 01       	movw	r24, r22
    1a9c:	9e 83       	std	Y+6, r25	; 0x06
    1a9e:	8d 83       	std	Y+5, r24	; 0x05
    1aa0:	8d 81       	ldd	r24, Y+5	; 0x05
    1aa2:	9e 81       	ldd	r25, Y+6	; 0x06
    1aa4:	9a 83       	std	Y+2, r25	; 0x02
    1aa6:	89 83       	std	Y+1, r24	; 0x01
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    1aac:	01 97       	sbiw	r24, 0x01	; 1
    1aae:	f1 f7       	brne	.-4      	; 0x1aac <Door_Close+0xfa>
    1ab0:	9a 83       	std	Y+2, r25	; 0x02
    1ab2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

	// Stop Servo
	Servo_Stop();
    1ab4:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <Servo_Stop>
	isOpen = 0;
    1ab8:	10 92 4f 03 	sts	0x034F, r1
    1abc:	10 92 4e 03 	sts	0x034E, r1

}
    1ac0:	2e 96       	adiw	r28, 0x0e	; 14
    1ac2:	0f b6       	in	r0, 0x3f	; 63
    1ac4:	f8 94       	cli
    1ac6:	de bf       	out	0x3e, r29	; 62
    1ac8:	0f be       	out	0x3f, r0	; 63
    1aca:	cd bf       	out	0x3d, r28	; 61
    1acc:	cf 91       	pop	r28
    1ace:	df 91       	pop	r29
    1ad0:	08 95       	ret

00001ad2 <Door_Toogle>:

void Door_Toogle()
{
    1ad2:	df 93       	push	r29
    1ad4:	cf 93       	push	r28
    1ad6:	cd b7       	in	r28, 0x3d	; 61
    1ad8:	de b7       	in	r29, 0x3e	; 62

	if (isOpen)
    1ada:	80 91 4e 03 	lds	r24, 0x034E
    1ade:	90 91 4f 03 	lds	r25, 0x034F
    1ae2:	00 97       	sbiw	r24, 0x00	; 0
    1ae4:	19 f0       	breq	.+6      	; 0x1aec <Door_Toogle+0x1a>
	{

		Door_Close();
    1ae6:	0e 94 d9 0c 	call	0x19b2	; 0x19b2 <Door_Close>
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <Door_Toogle+0x1e>

	}
	else
	{

		Door_Open();
    1aec:	0e 94 47 0c 	call	0x188e	; 0x188e <Door_Open>

	}

}
    1af0:	cf 91       	pop	r28
    1af2:	df 91       	pop	r29
    1af4:	08 95       	ret

00001af6 <Servo_Init>:

#include "Servo.h"


void Servo_Init()
{
    1af6:	df 93       	push	r29
    1af8:	cf 93       	push	r28
    1afa:	cd b7       	in	r28, 0x3d	; 61
    1afc:	de b7       	in	r29, 0x3e	; 62

	// Init timer 1 as fast pwm
	// set frequency to 50
	Timer1_Init(TIMER1_FAST_PWM);
    1afe:	83 e0       	ldi	r24, 0x03	; 3
    1b00:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <Timer1_Init>
	Timer1_SetFrequency(50);
    1b04:	82 e3       	ldi	r24, 0x32	; 50
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	0e 94 d0 1f 	call	0x3fa0	; 0x3fa0 <Timer1_SetFrequency>

}
    1b0c:	cf 91       	pop	r28
    1b0e:	df 91       	pop	r29
    1b10:	08 95       	ret

00001b12 <Servo_Start>:

void Servo_Start()
{
    1b12:	df 93       	push	r29
    1b14:	cf 93       	push	r28
    1b16:	cd b7       	in	r28, 0x3d	; 61
    1b18:	de b7       	in	r29, 0x3e	; 62

	// Set prescaler to 256
	Timer1_Start(TIMER1_BY_256);
    1b1a:	84 e0       	ldi	r24, 0x04	; 4
    1b1c:	0e 94 75 1f 	call	0x3eea	; 0x3eea <Timer1_Start>

}
    1b20:	cf 91       	pop	r28
    1b22:	df 91       	pop	r29
    1b24:	08 95       	ret

00001b26 <Servo_Stop>:

void Servo_Stop()
{
    1b26:	df 93       	push	r29
    1b28:	cf 93       	push	r28
    1b2a:	cd b7       	in	r28, 0x3d	; 61
    1b2c:	de b7       	in	r29, 0x3e	; 62

	// Stop timer funnction (by setting no clock)
	Timer1_Stop();
    1b2e:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <Timer1_Stop>

}
    1b32:	cf 91       	pop	r28
    1b34:	df 91       	pop	r29
    1b36:	08 95       	ret

00001b38 <Servo_SetAngle>:

void Servo_SetAngle(u8 angle)
{
    1b38:	df 93       	push	r29
    1b3a:	cf 93       	push	r28
    1b3c:	cd b7       	in	r28, 0x3d	; 61
    1b3e:	de b7       	in	r29, 0x3e	; 62
    1b40:	2d 97       	sbiw	r28, 0x0d	; 13
    1b42:	0f b6       	in	r0, 0x3f	; 63
    1b44:	f8 94       	cli
    1b46:	de bf       	out	0x3e, r29	; 62
    1b48:	0f be       	out	0x3f, r0	; 63
    1b4a:	cd bf       	out	0x3d, r28	; 61
    1b4c:	8d 87       	std	Y+13, r24	; 0x0d

	// Validation
	if (angle < 0 || angle > 180)
    1b4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b50:	85 3b       	cpi	r24, 0xB5	; 181
    1b52:	08 f0       	brcs	.+2      	; 0x1b56 <Servo_SetAngle+0x1e>
    1b54:	45 c0       	rjmp	.+138    	; 0x1be0 <Servo_SetAngle+0xa8>
	{
		return;
	}

	// Servo operate at duty cycles with Ton from 0.52ms to 2.4ms: 0 to 180 degree
	f32 percentage = (angle / 180.0);
    1b56:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b58:	88 2f       	mov	r24, r24
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	aa 27       	eor	r26, r26
    1b5e:	97 fd       	sbrc	r25, 7
    1b60:	a0 95       	com	r26
    1b62:	ba 2f       	mov	r27, r26
    1b64:	bc 01       	movw	r22, r24
    1b66:	cd 01       	movw	r24, r26
    1b68:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    1b6c:	dc 01       	movw	r26, r24
    1b6e:	cb 01       	movw	r24, r22
    1b70:	bc 01       	movw	r22, r24
    1b72:	cd 01       	movw	r24, r26
    1b74:	20 e0       	ldi	r18, 0x00	; 0
    1b76:	30 e0       	ldi	r19, 0x00	; 0
    1b78:	44 e3       	ldi	r20, 0x34	; 52
    1b7a:	53 e4       	ldi	r21, 0x43	; 67
    1b7c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1b80:	dc 01       	movw	r26, r24
    1b82:	cb 01       	movw	r24, r22
    1b84:	89 87       	std	Y+9, r24	; 0x09
    1b86:	9a 87       	std	Y+10, r25	; 0x0a
    1b88:	ab 87       	std	Y+11, r26	; 0x0b
    1b8a:	bc 87       	std	Y+12, r27	; 0x0c
	f32 minValue = (0.52 / 1000);
    1b8c:	8c e9       	ldi	r24, 0x9C	; 156
    1b8e:	90 e5       	ldi	r25, 0x50	; 80
    1b90:	a8 e0       	ldi	r26, 0x08	; 8
    1b92:	ba e3       	ldi	r27, 0x3A	; 58
    1b94:	8d 83       	std	Y+5, r24	; 0x05
    1b96:	9e 83       	std	Y+6, r25	; 0x06
    1b98:	af 83       	std	Y+7, r26	; 0x07
    1b9a:	b8 87       	std	Y+8, r27	; 0x08
	f32 Ton = minValue + (2.4 - 0.52) / 1000 * percentage;
    1b9c:	69 85       	ldd	r22, Y+9	; 0x09
    1b9e:	7a 85       	ldd	r23, Y+10	; 0x0a
    1ba0:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ba2:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ba4:	26 e5       	ldi	r18, 0x56	; 86
    1ba6:	3a e6       	ldi	r19, 0x6A	; 106
    1ba8:	46 ef       	ldi	r20, 0xF6	; 246
    1baa:	5a e3       	ldi	r21, 0x3A	; 58
    1bac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bb0:	dc 01       	movw	r26, r24
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	bc 01       	movw	r22, r24
    1bb6:	cd 01       	movw	r24, r26
    1bb8:	2d 81       	ldd	r18, Y+5	; 0x05
    1bba:	3e 81       	ldd	r19, Y+6	; 0x06
    1bbc:	4f 81       	ldd	r20, Y+7	; 0x07
    1bbe:	58 85       	ldd	r21, Y+8	; 0x08
    1bc0:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1bc4:	dc 01       	movw	r26, r24
    1bc6:	cb 01       	movw	r24, r22
    1bc8:	89 83       	std	Y+1, r24	; 0x01
    1bca:	9a 83       	std	Y+2, r25	; 0x02
    1bcc:	ab 83       	std	Y+3, r26	; 0x03
    1bce:	bc 83       	std	Y+4, r27	; 0x04

	Timer1_SetDuty(Ton);
    1bd0:	89 81       	ldd	r24, Y+1	; 0x01
    1bd2:	9a 81       	ldd	r25, Y+2	; 0x02
    1bd4:	ab 81       	ldd	r26, Y+3	; 0x03
    1bd6:	bc 81       	ldd	r27, Y+4	; 0x04
    1bd8:	bc 01       	movw	r22, r24
    1bda:	cd 01       	movw	r24, r26
    1bdc:	0e 94 97 1f 	call	0x3f2e	; 0x3f2e <Timer1_SetDuty>

}
    1be0:	2d 96       	adiw	r28, 0x0d	; 13
    1be2:	0f b6       	in	r0, 0x3f	; 63
    1be4:	f8 94       	cli
    1be6:	de bf       	out	0x3e, r29	; 62
    1be8:	0f be       	out	0x3f, r0	; 63
    1bea:	cd bf       	out	0x3d, r28	; 61
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <SSD_init>:

#include "SSD.h"


void SSD_init(void)
{
    1bf2:	df 93       	push	r29
    1bf4:	cf 93       	push	r28
    1bf6:	cd b7       	in	r28, 0x3d	; 61
    1bf8:	de b7       	in	r29, 0x3e	; 62

	Dio_configChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);	// En2
    1bfa:	81 e0       	ldi	r24, 0x01	; 1
    1bfc:	61 e0       	ldi	r22, 0x01	; 1
    1bfe:	41 e0       	ldi	r20, 0x01	; 1
    1c00:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);	// En1
    1c04:	81 e0       	ldi	r24, 0x01	; 1
    1c06:	62 e0       	ldi	r22, 0x02	; 2
    1c08:	41 e0       	ldi	r20, 0x01	; 1
    1c0a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);	// DP
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	63 e0       	ldi	r22, 0x03	; 3
    1c12:	41 e0       	ldi	r20, 0x01	; 1
    1c14:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);	// A
    1c18:	80 e0       	ldi	r24, 0x00	; 0
    1c1a:	64 e0       	ldi	r22, 0x04	; 4
    1c1c:	41 e0       	ldi	r20, 0x01	; 1
    1c1e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);	// B
    1c22:	80 e0       	ldi	r24, 0x00	; 0
    1c24:	65 e0       	ldi	r22, 0x05	; 5
    1c26:	41 e0       	ldi	r20, 0x01	; 1
    1c28:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);	// C
    1c2c:	80 e0       	ldi	r24, 0x00	; 0
    1c2e:	66 e0       	ldi	r22, 0x06	; 6
    1c30:	41 e0       	ldi	r20, 0x01	; 1
    1c32:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);	// D
    1c36:	80 e0       	ldi	r24, 0x00	; 0
    1c38:	67 e0       	ldi	r22, 0x07	; 7
    1c3a:	41 e0       	ldi	r20, 0x01	; 1
    1c3c:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    1c40:	cf 91       	pop	r28
    1c42:	df 91       	pop	r29
    1c44:	08 95       	ret

00001c46 <SSD_displayNumber>:


// Total delay of the function
void SSD_displayNumber(u8 number)
{
    1c46:	df 93       	push	r29
    1c48:	cf 93       	push	r28
    1c4a:	cd b7       	in	r28, 0x3d	; 61
    1c4c:	de b7       	in	r29, 0x3e	; 62
    1c4e:	e3 97       	sbiw	r28, 0x33	; 51
    1c50:	0f b6       	in	r0, 0x3f	; 63
    1c52:	f8 94       	cli
    1c54:	de bf       	out	0x3e, r29	; 62
    1c56:	0f be       	out	0x3f, r0	; 63
    1c58:	cd bf       	out	0x3d, r28	; 61
    1c5a:	8b ab       	std	Y+51, r24	; 0x33
    1c5c:	03 c0       	rjmp	.+6      	; 0x1c64 <SSD_displayNumber+0x1e>

	// To prevent overflow at 255 -> 0
	while (number >= 100)
		number -= 100;
    1c5e:	8b a9       	ldd	r24, Y+51	; 0x33
    1c60:	84 56       	subi	r24, 0x64	; 100
    1c62:	8b ab       	std	Y+51, r24	; 0x33
// Total delay of the function
void SSD_displayNumber(u8 number)
{

	// To prevent overflow at 255 -> 0
	while (number >= 100)
    1c64:	8b a9       	ldd	r24, Y+51	; 0x33
    1c66:	84 36       	cpi	r24, 0x64	; 100
    1c68:	d0 f7       	brcc	.-12     	; 0x1c5e <SSD_displayNumber+0x18>
		number -= 100;

	u8 rightDigit = ((number/10) % 10) << 4;
    1c6a:	8b a9       	ldd	r24, Y+51	; 0x33
    1c6c:	9a e0       	ldi	r25, 0x0A	; 10
    1c6e:	69 2f       	mov	r22, r25
    1c70:	0e 94 38 28 	call	0x5070	; 0x5070 <__udivmodqi4>
    1c74:	9a e0       	ldi	r25, 0x0A	; 10
    1c76:	69 2f       	mov	r22, r25
    1c78:	0e 94 38 28 	call	0x5070	; 0x5070 <__udivmodqi4>
    1c7c:	89 2f       	mov	r24, r25
    1c7e:	82 95       	swap	r24
    1c80:	80 7f       	andi	r24, 0xF0	; 240
    1c82:	8a ab       	std	Y+50, r24	; 0x32
	u8 leftDigit = (number % 10) << 4;
    1c84:	8b a9       	ldd	r24, Y+51	; 0x33
    1c86:	9a e0       	ldi	r25, 0x0A	; 10
    1c88:	69 2f       	mov	r22, r25
    1c8a:	0e 94 38 28 	call	0x5070	; 0x5070 <__udivmodqi4>
    1c8e:	89 2f       	mov	r24, r25
    1c90:	82 95       	swap	r24
    1c92:	80 7f       	andi	r24, 0xF0	; 240
    1c94:	89 ab       	std	Y+49, r24	; 0x31

	// Right Digit
	// Enable  SSD 1
	Dio_writeChanel(DIO_PORTB, DIO_PIN2, DIO_HIGH);
    1c96:	81 e0       	ldi	r24, 0x01	; 1
    1c98:	62 e0       	ldi	r22, 0x02	; 2
    1c9a:	41 e0       	ldi	r20, 0x01	; 1
    1c9c:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Disable SSD 2
	Dio_writeChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
    1ca0:	81 e0       	ldi	r24, 0x01	; 1
    1ca2:	61 e0       	ldi	r22, 0x01	; 1
    1ca4:	40 e0       	ldi	r20, 0x00	; 0
    1ca6:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Write the rightDigit
	Dio_writeChanelGroup(DIO_PORTA, rightDigit, SSD_MASK);
    1caa:	80 e0       	ldi	r24, 0x00	; 0
    1cac:	6a a9       	ldd	r22, Y+50	; 0x32
    1cae:	4f e0       	ldi	r20, 0x0F	; 15
    1cb0:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <Dio_writeChanelGroup>
    1cb4:	80 e0       	ldi	r24, 0x00	; 0
    1cb6:	90 e0       	ldi	r25, 0x00	; 0
    1cb8:	aa ef       	ldi	r26, 0xFA	; 250
    1cba:	b3 e4       	ldi	r27, 0x43	; 67
    1cbc:	8d a7       	std	Y+45, r24	; 0x2d
    1cbe:	9e a7       	std	Y+46, r25	; 0x2e
    1cc0:	af a7       	std	Y+47, r26	; 0x2f
    1cc2:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1cc4:	6d a5       	ldd	r22, Y+45	; 0x2d
    1cc6:	7e a5       	ldd	r23, Y+46	; 0x2e
    1cc8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cca:	98 a9       	ldd	r25, Y+48	; 0x30
    1ccc:	2b ea       	ldi	r18, 0xAB	; 171
    1cce:	3a ea       	ldi	r19, 0xAA	; 170
    1cd0:	4a ea       	ldi	r20, 0xAA	; 170
    1cd2:	50 e4       	ldi	r21, 0x40	; 64
    1cd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cd8:	dc 01       	movw	r26, r24
    1cda:	cb 01       	movw	r24, r22
    1cdc:	89 a7       	std	Y+41, r24	; 0x29
    1cde:	9a a7       	std	Y+42, r25	; 0x2a
    1ce0:	ab a7       	std	Y+43, r26	; 0x2b
    1ce2:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1ce4:	69 a5       	ldd	r22, Y+41	; 0x29
    1ce6:	7a a5       	ldd	r23, Y+42	; 0x2a
    1ce8:	8b a5       	ldd	r24, Y+43	; 0x2b
    1cea:	9c a5       	ldd	r25, Y+44	; 0x2c
    1cec:	20 e0       	ldi	r18, 0x00	; 0
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	40 e8       	ldi	r20, 0x80	; 128
    1cf2:	5f e3       	ldi	r21, 0x3F	; 63
    1cf4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cf8:	88 23       	and	r24, r24
    1cfa:	1c f4       	brge	.+6      	; 0x1d02 <SSD_displayNumber+0xbc>
		__ticks = 1;
    1cfc:	81 e0       	ldi	r24, 0x01	; 1
    1cfe:	88 a7       	std	Y+40, r24	; 0x28
    1d00:	91 c0       	rjmp	.+290    	; 0x1e24 <SSD_displayNumber+0x1de>
	else if (__tmp > 255)
    1d02:	69 a5       	ldd	r22, Y+41	; 0x29
    1d04:	7a a5       	ldd	r23, Y+42	; 0x2a
    1d06:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d08:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d0a:	20 e0       	ldi	r18, 0x00	; 0
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	4f e7       	ldi	r20, 0x7F	; 127
    1d10:	53 e4       	ldi	r21, 0x43	; 67
    1d12:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d16:	18 16       	cp	r1, r24
    1d18:	0c f0       	brlt	.+2      	; 0x1d1c <SSD_displayNumber+0xd6>
    1d1a:	7b c0       	rjmp	.+246    	; 0x1e12 <SSD_displayNumber+0x1cc>
	{
		_delay_ms(__us / 1000.0);
    1d1c:	6d a5       	ldd	r22, Y+45	; 0x2d
    1d1e:	7e a5       	ldd	r23, Y+46	; 0x2e
    1d20:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d22:	98 a9       	ldd	r25, Y+48	; 0x30
    1d24:	20 e0       	ldi	r18, 0x00	; 0
    1d26:	30 e0       	ldi	r19, 0x00	; 0
    1d28:	4a e7       	ldi	r20, 0x7A	; 122
    1d2a:	54 e4       	ldi	r21, 0x44	; 68
    1d2c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1d30:	dc 01       	movw	r26, r24
    1d32:	cb 01       	movw	r24, r22
    1d34:	8c a3       	std	Y+36, r24	; 0x24
    1d36:	9d a3       	std	Y+37, r25	; 0x25
    1d38:	ae a3       	std	Y+38, r26	; 0x26
    1d3a:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d3c:	6c a1       	ldd	r22, Y+36	; 0x24
    1d3e:	7d a1       	ldd	r23, Y+37	; 0x25
    1d40:	8e a1       	ldd	r24, Y+38	; 0x26
    1d42:	9f a1       	ldd	r25, Y+39	; 0x27
    1d44:	20 e0       	ldi	r18, 0x00	; 0
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	4a e7       	ldi	r20, 0x7A	; 122
    1d4a:	55 e4       	ldi	r21, 0x45	; 69
    1d4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d50:	dc 01       	movw	r26, r24
    1d52:	cb 01       	movw	r24, r22
    1d54:	88 a3       	std	Y+32, r24	; 0x20
    1d56:	99 a3       	std	Y+33, r25	; 0x21
    1d58:	aa a3       	std	Y+34, r26	; 0x22
    1d5a:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1d5c:	68 a1       	ldd	r22, Y+32	; 0x20
    1d5e:	79 a1       	ldd	r23, Y+33	; 0x21
    1d60:	8a a1       	ldd	r24, Y+34	; 0x22
    1d62:	9b a1       	ldd	r25, Y+35	; 0x23
    1d64:	20 e0       	ldi	r18, 0x00	; 0
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	40 e8       	ldi	r20, 0x80	; 128
    1d6a:	5f e3       	ldi	r21, 0x3F	; 63
    1d6c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d70:	88 23       	and	r24, r24
    1d72:	2c f4       	brge	.+10     	; 0x1d7e <SSD_displayNumber+0x138>
		__ticks = 1;
    1d74:	81 e0       	ldi	r24, 0x01	; 1
    1d76:	90 e0       	ldi	r25, 0x00	; 0
    1d78:	9f 8f       	std	Y+31, r25	; 0x1f
    1d7a:	8e 8f       	std	Y+30, r24	; 0x1e
    1d7c:	3f c0       	rjmp	.+126    	; 0x1dfc <SSD_displayNumber+0x1b6>
	else if (__tmp > 65535)
    1d7e:	68 a1       	ldd	r22, Y+32	; 0x20
    1d80:	79 a1       	ldd	r23, Y+33	; 0x21
    1d82:	8a a1       	ldd	r24, Y+34	; 0x22
    1d84:	9b a1       	ldd	r25, Y+35	; 0x23
    1d86:	20 e0       	ldi	r18, 0x00	; 0
    1d88:	3f ef       	ldi	r19, 0xFF	; 255
    1d8a:	4f e7       	ldi	r20, 0x7F	; 127
    1d8c:	57 e4       	ldi	r21, 0x47	; 71
    1d8e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d92:	18 16       	cp	r1, r24
    1d94:	4c f5       	brge	.+82     	; 0x1de8 <SSD_displayNumber+0x1a2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d96:	6c a1       	ldd	r22, Y+36	; 0x24
    1d98:	7d a1       	ldd	r23, Y+37	; 0x25
    1d9a:	8e a1       	ldd	r24, Y+38	; 0x26
    1d9c:	9f a1       	ldd	r25, Y+39	; 0x27
    1d9e:	20 e0       	ldi	r18, 0x00	; 0
    1da0:	30 e0       	ldi	r19, 0x00	; 0
    1da2:	40 e2       	ldi	r20, 0x20	; 32
    1da4:	51 e4       	ldi	r21, 0x41	; 65
    1da6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1daa:	dc 01       	movw	r26, r24
    1dac:	cb 01       	movw	r24, r22
    1dae:	bc 01       	movw	r22, r24
    1db0:	cd 01       	movw	r24, r26
    1db2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1db6:	dc 01       	movw	r26, r24
    1db8:	cb 01       	movw	r24, r22
    1dba:	9f 8f       	std	Y+31, r25	; 0x1f
    1dbc:	8e 8f       	std	Y+30, r24	; 0x1e
    1dbe:	0f c0       	rjmp	.+30     	; 0x1dde <SSD_displayNumber+0x198>
    1dc0:	80 e9       	ldi	r24, 0x90	; 144
    1dc2:	91 e0       	ldi	r25, 0x01	; 1
    1dc4:	9d 8f       	std	Y+29, r25	; 0x1d
    1dc6:	8c 8f       	std	Y+28, r24	; 0x1c
    1dc8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1dca:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	f1 f7       	brne	.-4      	; 0x1dcc <SSD_displayNumber+0x186>
    1dd0:	9d 8f       	std	Y+29, r25	; 0x1d
    1dd2:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dd4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1dd6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1dd8:	01 97       	sbiw	r24, 0x01	; 1
    1dda:	9f 8f       	std	Y+31, r25	; 0x1f
    1ddc:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dde:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1de0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1de2:	00 97       	sbiw	r24, 0x00	; 0
    1de4:	69 f7       	brne	.-38     	; 0x1dc0 <SSD_displayNumber+0x17a>
    1de6:	24 c0       	rjmp	.+72     	; 0x1e30 <SSD_displayNumber+0x1ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1de8:	68 a1       	ldd	r22, Y+32	; 0x20
    1dea:	79 a1       	ldd	r23, Y+33	; 0x21
    1dec:	8a a1       	ldd	r24, Y+34	; 0x22
    1dee:	9b a1       	ldd	r25, Y+35	; 0x23
    1df0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df4:	dc 01       	movw	r26, r24
    1df6:	cb 01       	movw	r24, r22
    1df8:	9f 8f       	std	Y+31, r25	; 0x1f
    1dfa:	8e 8f       	std	Y+30, r24	; 0x1e
    1dfc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1dfe:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1e00:	9b 8f       	std	Y+27, r25	; 0x1b
    1e02:	8a 8f       	std	Y+26, r24	; 0x1a
    1e04:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1e06:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1e08:	01 97       	sbiw	r24, 0x01	; 1
    1e0a:	f1 f7       	brne	.-4      	; 0x1e08 <SSD_displayNumber+0x1c2>
    1e0c:	9b 8f       	std	Y+27, r25	; 0x1b
    1e0e:	8a 8f       	std	Y+26, r24	; 0x1a
    1e10:	0f c0       	rjmp	.+30     	; 0x1e30 <SSD_displayNumber+0x1ea>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1e12:	69 a5       	ldd	r22, Y+41	; 0x29
    1e14:	7a a5       	ldd	r23, Y+42	; 0x2a
    1e16:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e18:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e1e:	dc 01       	movw	r26, r24
    1e20:	cb 01       	movw	r24, r22
    1e22:	88 a7       	std	Y+40, r24	; 0x28
    1e24:	88 a5       	ldd	r24, Y+40	; 0x28
    1e26:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1e28:	89 8d       	ldd	r24, Y+25	; 0x19
    1e2a:	8a 95       	dec	r24
    1e2c:	f1 f7       	brne	.-4      	; 0x1e2a <SSD_displayNumber+0x1e4>
    1e2e:	89 8f       	std	Y+25, r24	; 0x19

	_delay_us(500);

	// Left Digit
	// Disable SSD 1
	Dio_writeChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	62 e0       	ldi	r22, 0x02	; 2
    1e34:	40 e0       	ldi	r20, 0x00	; 0
    1e36:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Enable  SSD 2
	Dio_writeChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    1e3a:	81 e0       	ldi	r24, 0x01	; 1
    1e3c:	61 e0       	ldi	r22, 0x01	; 1
    1e3e:	41 e0       	ldi	r20, 0x01	; 1
    1e40:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Write the leftDigit
	Dio_writeChanelGroup(DIO_PORTA, leftDigit, SSD_MASK);
    1e44:	80 e0       	ldi	r24, 0x00	; 0
    1e46:	69 a9       	ldd	r22, Y+49	; 0x31
    1e48:	4f e0       	ldi	r20, 0x0F	; 15
    1e4a:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <Dio_writeChanelGroup>
    1e4e:	80 e0       	ldi	r24, 0x00	; 0
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	aa ef       	ldi	r26, 0xFA	; 250
    1e54:	b3 e4       	ldi	r27, 0x43	; 67
    1e56:	8d 8b       	std	Y+21, r24	; 0x15
    1e58:	9e 8b       	std	Y+22, r25	; 0x16
    1e5a:	af 8b       	std	Y+23, r26	; 0x17
    1e5c:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1e5e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e60:	7e 89       	ldd	r23, Y+22	; 0x16
    1e62:	8f 89       	ldd	r24, Y+23	; 0x17
    1e64:	98 8d       	ldd	r25, Y+24	; 0x18
    1e66:	2b ea       	ldi	r18, 0xAB	; 171
    1e68:	3a ea       	ldi	r19, 0xAA	; 170
    1e6a:	4a ea       	ldi	r20, 0xAA	; 170
    1e6c:	50 e4       	ldi	r21, 0x40	; 64
    1e6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e72:	dc 01       	movw	r26, r24
    1e74:	cb 01       	movw	r24, r22
    1e76:	89 8b       	std	Y+17, r24	; 0x11
    1e78:	9a 8b       	std	Y+18, r25	; 0x12
    1e7a:	ab 8b       	std	Y+19, r26	; 0x13
    1e7c:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1e7e:	69 89       	ldd	r22, Y+17	; 0x11
    1e80:	7a 89       	ldd	r23, Y+18	; 0x12
    1e82:	8b 89       	ldd	r24, Y+19	; 0x13
    1e84:	9c 89       	ldd	r25, Y+20	; 0x14
    1e86:	20 e0       	ldi	r18, 0x00	; 0
    1e88:	30 e0       	ldi	r19, 0x00	; 0
    1e8a:	40 e8       	ldi	r20, 0x80	; 128
    1e8c:	5f e3       	ldi	r21, 0x3F	; 63
    1e8e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e92:	88 23       	and	r24, r24
    1e94:	1c f4       	brge	.+6      	; 0x1e9c <SSD_displayNumber+0x256>
		__ticks = 1;
    1e96:	81 e0       	ldi	r24, 0x01	; 1
    1e98:	88 8b       	std	Y+16, r24	; 0x10
    1e9a:	91 c0       	rjmp	.+290    	; 0x1fbe <SSD_displayNumber+0x378>
	else if (__tmp > 255)
    1e9c:	69 89       	ldd	r22, Y+17	; 0x11
    1e9e:	7a 89       	ldd	r23, Y+18	; 0x12
    1ea0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ea2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ea4:	20 e0       	ldi	r18, 0x00	; 0
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	4f e7       	ldi	r20, 0x7F	; 127
    1eaa:	53 e4       	ldi	r21, 0x43	; 67
    1eac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1eb0:	18 16       	cp	r1, r24
    1eb2:	0c f0       	brlt	.+2      	; 0x1eb6 <SSD_displayNumber+0x270>
    1eb4:	7b c0       	rjmp	.+246    	; 0x1fac <SSD_displayNumber+0x366>
	{
		_delay_ms(__us / 1000.0);
    1eb6:	6d 89       	ldd	r22, Y+21	; 0x15
    1eb8:	7e 89       	ldd	r23, Y+22	; 0x16
    1eba:	8f 89       	ldd	r24, Y+23	; 0x17
    1ebc:	98 8d       	ldd	r25, Y+24	; 0x18
    1ebe:	20 e0       	ldi	r18, 0x00	; 0
    1ec0:	30 e0       	ldi	r19, 0x00	; 0
    1ec2:	4a e7       	ldi	r20, 0x7A	; 122
    1ec4:	54 e4       	ldi	r21, 0x44	; 68
    1ec6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1eca:	dc 01       	movw	r26, r24
    1ecc:	cb 01       	movw	r24, r22
    1ece:	8c 87       	std	Y+12, r24	; 0x0c
    1ed0:	9d 87       	std	Y+13, r25	; 0x0d
    1ed2:	ae 87       	std	Y+14, r26	; 0x0e
    1ed4:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ed6:	6c 85       	ldd	r22, Y+12	; 0x0c
    1ed8:	7d 85       	ldd	r23, Y+13	; 0x0d
    1eda:	8e 85       	ldd	r24, Y+14	; 0x0e
    1edc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ede:	20 e0       	ldi	r18, 0x00	; 0
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	4a e7       	ldi	r20, 0x7A	; 122
    1ee4:	55 e4       	ldi	r21, 0x45	; 69
    1ee6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eea:	dc 01       	movw	r26, r24
    1eec:	cb 01       	movw	r24, r22
    1eee:	88 87       	std	Y+8, r24	; 0x08
    1ef0:	99 87       	std	Y+9, r25	; 0x09
    1ef2:	aa 87       	std	Y+10, r26	; 0x0a
    1ef4:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1ef6:	68 85       	ldd	r22, Y+8	; 0x08
    1ef8:	79 85       	ldd	r23, Y+9	; 0x09
    1efa:	8a 85       	ldd	r24, Y+10	; 0x0a
    1efc:	9b 85       	ldd	r25, Y+11	; 0x0b
    1efe:	20 e0       	ldi	r18, 0x00	; 0
    1f00:	30 e0       	ldi	r19, 0x00	; 0
    1f02:	40 e8       	ldi	r20, 0x80	; 128
    1f04:	5f e3       	ldi	r21, 0x3F	; 63
    1f06:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f0a:	88 23       	and	r24, r24
    1f0c:	2c f4       	brge	.+10     	; 0x1f18 <SSD_displayNumber+0x2d2>
		__ticks = 1;
    1f0e:	81 e0       	ldi	r24, 0x01	; 1
    1f10:	90 e0       	ldi	r25, 0x00	; 0
    1f12:	9f 83       	std	Y+7, r25	; 0x07
    1f14:	8e 83       	std	Y+6, r24	; 0x06
    1f16:	3f c0       	rjmp	.+126    	; 0x1f96 <SSD_displayNumber+0x350>
	else if (__tmp > 65535)
    1f18:	68 85       	ldd	r22, Y+8	; 0x08
    1f1a:	79 85       	ldd	r23, Y+9	; 0x09
    1f1c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f1e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f20:	20 e0       	ldi	r18, 0x00	; 0
    1f22:	3f ef       	ldi	r19, 0xFF	; 255
    1f24:	4f e7       	ldi	r20, 0x7F	; 127
    1f26:	57 e4       	ldi	r21, 0x47	; 71
    1f28:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f2c:	18 16       	cp	r1, r24
    1f2e:	4c f5       	brge	.+82     	; 0x1f82 <SSD_displayNumber+0x33c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f30:	6c 85       	ldd	r22, Y+12	; 0x0c
    1f32:	7d 85       	ldd	r23, Y+13	; 0x0d
    1f34:	8e 85       	ldd	r24, Y+14	; 0x0e
    1f36:	9f 85       	ldd	r25, Y+15	; 0x0f
    1f38:	20 e0       	ldi	r18, 0x00	; 0
    1f3a:	30 e0       	ldi	r19, 0x00	; 0
    1f3c:	40 e2       	ldi	r20, 0x20	; 32
    1f3e:	51 e4       	ldi	r21, 0x41	; 65
    1f40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f44:	dc 01       	movw	r26, r24
    1f46:	cb 01       	movw	r24, r22
    1f48:	bc 01       	movw	r22, r24
    1f4a:	cd 01       	movw	r24, r26
    1f4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f50:	dc 01       	movw	r26, r24
    1f52:	cb 01       	movw	r24, r22
    1f54:	9f 83       	std	Y+7, r25	; 0x07
    1f56:	8e 83       	std	Y+6, r24	; 0x06
    1f58:	0f c0       	rjmp	.+30     	; 0x1f78 <SSD_displayNumber+0x332>
    1f5a:	80 e9       	ldi	r24, 0x90	; 144
    1f5c:	91 e0       	ldi	r25, 0x01	; 1
    1f5e:	9d 83       	std	Y+5, r25	; 0x05
    1f60:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1f62:	8c 81       	ldd	r24, Y+4	; 0x04
    1f64:	9d 81       	ldd	r25, Y+5	; 0x05
    1f66:	01 97       	sbiw	r24, 0x01	; 1
    1f68:	f1 f7       	brne	.-4      	; 0x1f66 <SSD_displayNumber+0x320>
    1f6a:	9d 83       	std	Y+5, r25	; 0x05
    1f6c:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f6e:	8e 81       	ldd	r24, Y+6	; 0x06
    1f70:	9f 81       	ldd	r25, Y+7	; 0x07
    1f72:	01 97       	sbiw	r24, 0x01	; 1
    1f74:	9f 83       	std	Y+7, r25	; 0x07
    1f76:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f78:	8e 81       	ldd	r24, Y+6	; 0x06
    1f7a:	9f 81       	ldd	r25, Y+7	; 0x07
    1f7c:	00 97       	sbiw	r24, 0x00	; 0
    1f7e:	69 f7       	brne	.-38     	; 0x1f5a <SSD_displayNumber+0x314>
    1f80:	24 c0       	rjmp	.+72     	; 0x1fca <SSD_displayNumber+0x384>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f82:	68 85       	ldd	r22, Y+8	; 0x08
    1f84:	79 85       	ldd	r23, Y+9	; 0x09
    1f86:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f88:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f8e:	dc 01       	movw	r26, r24
    1f90:	cb 01       	movw	r24, r22
    1f92:	9f 83       	std	Y+7, r25	; 0x07
    1f94:	8e 83       	std	Y+6, r24	; 0x06
    1f96:	8e 81       	ldd	r24, Y+6	; 0x06
    1f98:	9f 81       	ldd	r25, Y+7	; 0x07
    1f9a:	9b 83       	std	Y+3, r25	; 0x03
    1f9c:	8a 83       	std	Y+2, r24	; 0x02
    1f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa0:	9b 81       	ldd	r25, Y+3	; 0x03
    1fa2:	01 97       	sbiw	r24, 0x01	; 1
    1fa4:	f1 f7       	brne	.-4      	; 0x1fa2 <SSD_displayNumber+0x35c>
    1fa6:	9b 83       	std	Y+3, r25	; 0x03
    1fa8:	8a 83       	std	Y+2, r24	; 0x02
    1faa:	0f c0       	rjmp	.+30     	; 0x1fca <SSD_displayNumber+0x384>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1fac:	69 89       	ldd	r22, Y+17	; 0x11
    1fae:	7a 89       	ldd	r23, Y+18	; 0x12
    1fb0:	8b 89       	ldd	r24, Y+19	; 0x13
    1fb2:	9c 89       	ldd	r25, Y+20	; 0x14
    1fb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb8:	dc 01       	movw	r26, r24
    1fba:	cb 01       	movw	r24, r22
    1fbc:	88 8b       	std	Y+16, r24	; 0x10
    1fbe:	88 89       	ldd	r24, Y+16	; 0x10
    1fc0:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1fc2:	89 81       	ldd	r24, Y+1	; 0x01
    1fc4:	8a 95       	dec	r24
    1fc6:	f1 f7       	brne	.-4      	; 0x1fc4 <SSD_displayNumber+0x37e>
    1fc8:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(500);


}
    1fca:	e3 96       	adiw	r28, 0x33	; 51
    1fcc:	0f b6       	in	r0, 0x3f	; 63
    1fce:	f8 94       	cli
    1fd0:	de bf       	out	0x3e, r29	; 62
    1fd2:	0f be       	out	0x3f, r0	; 63
    1fd4:	cd bf       	out	0x3d, r28	; 61
    1fd6:	cf 91       	pop	r28
    1fd8:	df 91       	pop	r29
    1fda:	08 95       	ret

00001fdc <SSD_displayNumberAndDelay>:

void SSD_displayNumberAndDelay(u8 number, u8 msec)
{
    1fdc:	df 93       	push	r29
    1fde:	cf 93       	push	r28
    1fe0:	00 d0       	rcall	.+0      	; 0x1fe2 <SSD_displayNumberAndDelay+0x6>
    1fe2:	00 d0       	rcall	.+0      	; 0x1fe4 <SSD_displayNumberAndDelay+0x8>
    1fe4:	cd b7       	in	r28, 0x3d	; 61
    1fe6:	de b7       	in	r29, 0x3e	; 62
    1fe8:	8b 83       	std	Y+3, r24	; 0x03
    1fea:	6c 83       	std	Y+4, r22	; 0x04


	// Display function takes about 3 ms

	for (u16 i = 0; i < msec; i++)
    1fec:	1a 82       	std	Y+2, r1	; 0x02
    1fee:	19 82       	std	Y+1, r1	; 0x01
    1ff0:	08 c0       	rjmp	.+16     	; 0x2002 <SSD_displayNumberAndDelay+0x26>
	{

		SSD_displayNumber(number);
    1ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff4:	0e 94 23 0e 	call	0x1c46	; 0x1c46 <SSD_displayNumber>
{


	// Display function takes about 3 ms

	for (u16 i = 0; i < msec; i++)
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffc:	01 96       	adiw	r24, 0x01	; 1
    1ffe:	9a 83       	std	Y+2, r25	; 0x02
    2000:	89 83       	std	Y+1, r24	; 0x01
    2002:	8c 81       	ldd	r24, Y+4	; 0x04
    2004:	28 2f       	mov	r18, r24
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	89 81       	ldd	r24, Y+1	; 0x01
    200a:	9a 81       	ldd	r25, Y+2	; 0x02
    200c:	82 17       	cp	r24, r18
    200e:	93 07       	cpc	r25, r19
    2010:	80 f3       	brcs	.-32     	; 0x1ff2 <SSD_displayNumberAndDelay+0x16>

		SSD_displayNumber(number);

	}

}
    2012:	0f 90       	pop	r0
    2014:	0f 90       	pop	r0
    2016:	0f 90       	pop	r0
    2018:	0f 90       	pop	r0
    201a:	cf 91       	pop	r28
    201c:	df 91       	pop	r29
    201e:	08 95       	ret

00002020 <Relay_Init>:

#include "Relay.h"
#include "Timer2.h"

void Relay_Init()
{
    2020:	df 93       	push	r29
    2022:	cf 93       	push	r28
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62

	// Normal Lamps
	Dio_configChanel(DIO_PORTA, DIO_PIN1, DIO_OUTPUT);
    2028:	80 e0       	ldi	r24, 0x00	; 0
    202a:	61 e0       	ldi	r22, 0x01	; 1
    202c:	41 e0       	ldi	r20, 0x01	; 1
    202e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN2, DIO_OUTPUT);
    2032:	80 e0       	ldi	r24, 0x00	; 0
    2034:	62 e0       	ldi	r22, 0x02	; 2
    2036:	41 e0       	ldi	r20, 0x01	; 1
    2038:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN0, DIO_OUTPUT);
    203c:	81 e0       	ldi	r24, 0x01	; 1
    203e:	60 e0       	ldi	r22, 0x00	; 0
    2040:	41 e0       	ldi	r20, 0x01	; 1
    2042:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTC, DIO_PIN2, DIO_OUTPUT);
    2046:	82 e0       	ldi	r24, 0x02	; 2
    2048:	62 e0       	ldi	r22, 0x02	; 2
    204a:	41 e0       	ldi	r20, 0x01	; 1
    204c:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTD, DIO_PIN6, DIO_OUTPUT);
    2050:	83 e0       	ldi	r24, 0x03	; 3
    2052:	66 e0       	ldi	r22, 0x06	; 6
    2054:	41 e0       	ldi	r20, 0x01	; 1
    2056:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	Dio_writeChanel(DIO_PORTA, DIO_PIN1, DIO_LOW);
    205a:	80 e0       	ldi	r24, 0x00	; 0
    205c:	61 e0       	ldi	r22, 0x01	; 1
    205e:	40 e0       	ldi	r20, 0x00	; 0
    2060:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTA, DIO_PIN2, DIO_LOW);
    2064:	80 e0       	ldi	r24, 0x00	; 0
    2066:	62 e0       	ldi	r22, 0x02	; 2
    2068:	40 e0       	ldi	r20, 0x00	; 0
    206a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTB, DIO_PIN0, DIO_LOW);
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	60 e0       	ldi	r22, 0x00	; 0
    2072:	40 e0       	ldi	r20, 0x00	; 0
    2074:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTC, DIO_PIN2, DIO_LOW);
    2078:	82 e0       	ldi	r24, 0x02	; 2
    207a:	62 e0       	ldi	r22, 0x02	; 2
    207c:	40 e0       	ldi	r20, 0x00	; 0
    207e:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTD, DIO_PIN6, DIO_LOW);
    2082:	83 e0       	ldi	r24, 0x03	; 3
    2084:	66 e0       	ldi	r22, 0x06	; 6
    2086:	40 e0       	ldi	r20, 0x00	; 0
    2088:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Dimmer using timer2
	Timer2_Init(TIMER2_FAST_PWM);
    208c:	83 e0       	ldi	r24, 0x03	; 3
    208e:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <Timer2_Init>
	Timer2_Start(TIMER2_BY_256);
    2092:	84 e0       	ldi	r24, 0x04	; 4
    2094:	0e 94 cb 1e 	call	0x3d96	; 0x3d96 <Timer2_Start>

}
    2098:	cf 91       	pop	r28
    209a:	df 91       	pop	r29
    209c:	08 95       	ret

0000209e <Relay_toogle>:

void Relay_toogle(Relay_t T)
{
    209e:	df 93       	push	r29
    20a0:	cf 93       	push	r28
    20a2:	00 d0       	rcall	.+0      	; 0x20a4 <Relay_toogle+0x6>
    20a4:	0f 92       	push	r0
    20a6:	cd b7       	in	r28, 0x3d	; 61
    20a8:	de b7       	in	r29, 0x3e	; 62
    20aa:	89 83       	std	Y+1, r24	; 0x01

	switch (T)
    20ac:	89 81       	ldd	r24, Y+1	; 0x01
    20ae:	28 2f       	mov	r18, r24
    20b0:	30 e0       	ldi	r19, 0x00	; 0
    20b2:	3b 83       	std	Y+3, r19	; 0x03
    20b4:	2a 83       	std	Y+2, r18	; 0x02
    20b6:	8a 81       	ldd	r24, Y+2	; 0x02
    20b8:	9b 81       	ldd	r25, Y+3	; 0x03
    20ba:	82 30       	cpi	r24, 0x02	; 2
    20bc:	91 05       	cpc	r25, r1
    20be:	21 f1       	breq	.+72     	; 0x2108 <Relay_toogle+0x6a>
    20c0:	2a 81       	ldd	r18, Y+2	; 0x02
    20c2:	3b 81       	ldd	r19, Y+3	; 0x03
    20c4:	23 30       	cpi	r18, 0x03	; 3
    20c6:	31 05       	cpc	r19, r1
    20c8:	54 f4       	brge	.+20     	; 0x20de <Relay_toogle+0x40>
    20ca:	8a 81       	ldd	r24, Y+2	; 0x02
    20cc:	9b 81       	ldd	r25, Y+3	; 0x03
    20ce:	00 97       	sbiw	r24, 0x00	; 0
    20d0:	89 f0       	breq	.+34     	; 0x20f4 <Relay_toogle+0x56>
    20d2:	2a 81       	ldd	r18, Y+2	; 0x02
    20d4:	3b 81       	ldd	r19, Y+3	; 0x03
    20d6:	21 30       	cpi	r18, 0x01	; 1
    20d8:	31 05       	cpc	r19, r1
    20da:	89 f0       	breq	.+34     	; 0x20fe <Relay_toogle+0x60>
    20dc:	23 c0       	rjmp	.+70     	; 0x2124 <Relay_toogle+0x86>
    20de:	8a 81       	ldd	r24, Y+2	; 0x02
    20e0:	9b 81       	ldd	r25, Y+3	; 0x03
    20e2:	83 30       	cpi	r24, 0x03	; 3
    20e4:	91 05       	cpc	r25, r1
    20e6:	a9 f0       	breq	.+42     	; 0x2112 <Relay_toogle+0x74>
    20e8:	2a 81       	ldd	r18, Y+2	; 0x02
    20ea:	3b 81       	ldd	r19, Y+3	; 0x03
    20ec:	24 30       	cpi	r18, 0x04	; 4
    20ee:	31 05       	cpc	r19, r1
    20f0:	a9 f0       	breq	.+42     	; 0x211c <Relay_toogle+0x7e>
    20f2:	18 c0       	rjmp	.+48     	; 0x2124 <Relay_toogle+0x86>
	{

		case Relay_1:
		{
			Dio_flipChanel(DIO_PORTA, DIO_PIN1);
    20f4:	80 e0       	ldi	r24, 0x00	; 0
    20f6:	61 e0       	ldi	r22, 0x01	; 1
    20f8:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    20fc:	13 c0       	rjmp	.+38     	; 0x2124 <Relay_toogle+0x86>
			break;
		}
		case Relay_2:
		{
			Dio_flipChanel(DIO_PORTA, DIO_PIN2);
    20fe:	80 e0       	ldi	r24, 0x00	; 0
    2100:	62 e0       	ldi	r22, 0x02	; 2
    2102:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    2106:	0e c0       	rjmp	.+28     	; 0x2124 <Relay_toogle+0x86>
			break;
		}

		case Relay_3:
		{
			Dio_flipChanel(DIO_PORTB, DIO_PIN0);
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	60 e0       	ldi	r22, 0x00	; 0
    210c:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    2110:	09 c0       	rjmp	.+18     	; 0x2124 <Relay_toogle+0x86>
			break;
		}

		case Relay_4:
		{
			Dio_flipChanel(DIO_PORTC, DIO_PIN2);
    2112:	82 e0       	ldi	r24, 0x02	; 2
    2114:	62 e0       	ldi	r22, 0x02	; 2
    2116:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    211a:	04 c0       	rjmp	.+8      	; 0x2124 <Relay_toogle+0x86>
			break;
		}

		case Relay_5:
		{
			Dio_flipChanel(DIO_PORTD, DIO_PIN6);
    211c:	83 e0       	ldi	r24, 0x03	; 3
    211e:	66 e0       	ldi	r22, 0x06	; 6
    2120:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
			break;
		}

	}

}
    2124:	0f 90       	pop	r0
    2126:	0f 90       	pop	r0
    2128:	0f 90       	pop	r0
    212a:	cf 91       	pop	r28
    212c:	df 91       	pop	r29
    212e:	08 95       	ret

00002130 <Relay_setDimmer>:

void Relay_setDimmer(u8 percentage)
{
    2130:	df 93       	push	r29
    2132:	cf 93       	push	r28
    2134:	0f 92       	push	r0
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	89 83       	std	Y+1, r24	; 0x01

	if (percentage < 0 || percentage > 100)
    213c:	89 81       	ldd	r24, Y+1	; 0x01
    213e:	85 36       	cpi	r24, 0x65	; 101
    2140:	18 f4       	brcc	.+6      	; 0x2148 <Relay_setDimmer+0x18>
		return;

	Timer2_SetDuty(percentage);
    2142:	89 81       	ldd	r24, Y+1	; 0x01
    2144:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <Timer2_SetDuty>

}
    2148:	0f 90       	pop	r0
    214a:	cf 91       	pop	r28
    214c:	df 91       	pop	r29
    214e:	08 95       	ret

00002150 <LM35_Init>:
 */

#include "LM35.h"

void LM35_Init(void)
{
    2150:	df 93       	push	r29
    2152:	cf 93       	push	r28
    2154:	cd b7       	in	r28, 0x3d	; 61
    2156:	de b7       	in	r29, 0x3e	; 62


	Dio_configChanel(DIO_PORTA, DIO_PIN0, DIO_INPUT);
    2158:	80 e0       	ldi	r24, 0x00	; 0
    215a:	60 e0       	ldi	r22, 0x00	; 0
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	ADC_InitADC();
    2162:	0e 94 a7 27 	call	0x4f4e	; 0x4f4e <ADC_InitADC>

}
    2166:	cf 91       	pop	r28
    2168:	df 91       	pop	r29
    216a:	08 95       	ret

0000216c <LM35_ReadTemperature>:

u8 LM35_ReadTemperature(void)
{
    216c:	df 93       	push	r29
    216e:	cf 93       	push	r28
    2170:	00 d0       	rcall	.+0      	; 0x2172 <LM35_ReadTemperature+0x6>
    2172:	00 d0       	rcall	.+0      	; 0x2174 <LM35_ReadTemperature+0x8>
    2174:	0f 92       	push	r0
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62


	// Convert from V to mV
	f32 mVolts = ADC_f32ReadChannel(ADC_CHANNEL0) * 1000;
    217a:	80 e0       	ldi	r24, 0x00	; 0
    217c:	0e 94 c3 27 	call	0x4f86	; 0x4f86 <ADC_f32ReadChannel>
    2180:	dc 01       	movw	r26, r24
    2182:	cb 01       	movw	r24, r22
    2184:	bc 01       	movw	r22, r24
    2186:	cd 01       	movw	r24, r26
    2188:	20 e0       	ldi	r18, 0x00	; 0
    218a:	30 e0       	ldi	r19, 0x00	; 0
    218c:	4a e7       	ldi	r20, 0x7A	; 122
    218e:	54 e4       	ldi	r21, 0x44	; 68
    2190:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2194:	dc 01       	movw	r26, r24
    2196:	cb 01       	movw	r24, r22
    2198:	8a 83       	std	Y+2, r24	; 0x02
    219a:	9b 83       	std	Y+3, r25	; 0x03
    219c:	ac 83       	std	Y+4, r26	; 0x04
    219e:	bd 83       	std	Y+5, r27	; 0x05



	// From mV to degree C, where each 10mv -> 1 C
	u8 degreeC = (mVolts / 10) + 1;
    21a0:	6a 81       	ldd	r22, Y+2	; 0x02
    21a2:	7b 81       	ldd	r23, Y+3	; 0x03
    21a4:	8c 81       	ldd	r24, Y+4	; 0x04
    21a6:	9d 81       	ldd	r25, Y+5	; 0x05
    21a8:	20 e0       	ldi	r18, 0x00	; 0
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	40 e2       	ldi	r20, 0x20	; 32
    21ae:	51 e4       	ldi	r21, 0x41	; 65
    21b0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21b4:	dc 01       	movw	r26, r24
    21b6:	cb 01       	movw	r24, r22
    21b8:	bc 01       	movw	r22, r24
    21ba:	cd 01       	movw	r24, r26
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	40 e8       	ldi	r20, 0x80	; 128
    21c2:	5f e3       	ldi	r21, 0x3F	; 63
    21c4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	bc 01       	movw	r22, r24
    21ce:	cd 01       	movw	r24, r26
    21d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21d4:	dc 01       	movw	r26, r24
    21d6:	cb 01       	movw	r24, r22
    21d8:	89 83       	std	Y+1, r24	; 0x01

	return degreeC;
    21da:	89 81       	ldd	r24, Y+1	; 0x01

}
    21dc:	0f 90       	pop	r0
    21de:	0f 90       	pop	r0
    21e0:	0f 90       	pop	r0
    21e2:	0f 90       	pop	r0
    21e4:	0f 90       	pop	r0
    21e6:	cf 91       	pop	r28
    21e8:	df 91       	pop	r29
    21ea:	08 95       	ret

000021ec <Led_ledInit>:

#include "Led.h"
#include <util/delay.h>

void Led_ledInit()
{
    21ec:	df 93       	push	r29
    21ee:	cf 93       	push	r28
    21f0:	cd b7       	in	r28, 0x3d	; 61
    21f2:	de b7       	in	r29, 0x3e	; 62

	Dio_configChanel(DIO_PORTC, DIO_PIN2, DIO_OUTPUT);
    21f4:	82 e0       	ldi	r24, 0x02	; 2
    21f6:	62 e0       	ldi	r22, 0x02	; 2
    21f8:	41 e0       	ldi	r20, 0x01	; 1
    21fa:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
    21fe:	82 e0       	ldi	r24, 0x02	; 2
    2200:	67 e0       	ldi	r22, 0x07	; 7
    2202:	41 e0       	ldi	r20, 0x01	; 1
    2204:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTD, DIO_PIN3, DIO_OUTPUT);
    2208:	83 e0       	ldi	r24, 0x03	; 3
    220a:	63 e0       	ldi	r22, 0x03	; 3
    220c:	41 e0       	ldi	r20, 0x01	; 1
    220e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    2212:	cf 91       	pop	r28
    2214:	df 91       	pop	r29
    2216:	08 95       	ret

00002218 <Led_turnOn>:

void Led_turnOn(led_ledId_t led)
{
    2218:	df 93       	push	r29
    221a:	cf 93       	push	r28
    221c:	00 d0       	rcall	.+0      	; 0x221e <Led_turnOn+0x6>
    221e:	0f 92       	push	r0
    2220:	cd b7       	in	r28, 0x3d	; 61
    2222:	de b7       	in	r29, 0x3e	; 62
    2224:	89 83       	std	Y+1, r24	; 0x01

	switch(led)
    2226:	89 81       	ldd	r24, Y+1	; 0x01
    2228:	28 2f       	mov	r18, r24
    222a:	30 e0       	ldi	r19, 0x00	; 0
    222c:	3b 83       	std	Y+3, r19	; 0x03
    222e:	2a 83       	std	Y+2, r18	; 0x02
    2230:	8a 81       	ldd	r24, Y+2	; 0x02
    2232:	9b 81       	ldd	r25, Y+3	; 0x03
    2234:	81 30       	cpi	r24, 0x01	; 1
    2236:	91 05       	cpc	r25, r1
    2238:	79 f0       	breq	.+30     	; 0x2258 <Led_turnOn+0x40>
    223a:	2a 81       	ldd	r18, Y+2	; 0x02
    223c:	3b 81       	ldd	r19, Y+3	; 0x03
    223e:	22 30       	cpi	r18, 0x02	; 2
    2240:	31 05       	cpc	r19, r1
    2242:	81 f0       	breq	.+32     	; 0x2264 <Led_turnOn+0x4c>
    2244:	8a 81       	ldd	r24, Y+2	; 0x02
    2246:	9b 81       	ldd	r25, Y+3	; 0x03
    2248:	00 97       	sbiw	r24, 0x00	; 0
    224a:	89 f4       	brne	.+34     	; 0x226e <Led_turnOn+0x56>
	{

	case LED0:
		Dio_writeChanel(DIO_PORTC, DIO_PIN2, DIO_HIGH);
    224c:	82 e0       	ldi	r24, 0x02	; 2
    224e:	62 e0       	ldi	r22, 0x02	; 2
    2250:	41 e0       	ldi	r20, 0x01	; 1
    2252:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    2256:	0b c0       	rjmp	.+22     	; 0x226e <Led_turnOn+0x56>
		break;

	case LED1:
		Dio_writeChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    2258:	82 e0       	ldi	r24, 0x02	; 2
    225a:	67 e0       	ldi	r22, 0x07	; 7
    225c:	41 e0       	ldi	r20, 0x01	; 1
    225e:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    2262:	05 c0       	rjmp	.+10     	; 0x226e <Led_turnOn+0x56>
		break;

	case LED2:
		Dio_writeChanel(DIO_PORTD, DIO_PIN3, DIO_HIGH);
    2264:	83 e0       	ldi	r24, 0x03	; 3
    2266:	63 e0       	ldi	r22, 0x03	; 3
    2268:	41 e0       	ldi	r20, 0x01	; 1
    226a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		break;
	}

}
    226e:	0f 90       	pop	r0
    2270:	0f 90       	pop	r0
    2272:	0f 90       	pop	r0
    2274:	cf 91       	pop	r28
    2276:	df 91       	pop	r29
    2278:	08 95       	ret

0000227a <Led_turnOff>:

void Led_turnOff(led_ledId_t led)
{
    227a:	df 93       	push	r29
    227c:	cf 93       	push	r28
    227e:	00 d0       	rcall	.+0      	; 0x2280 <Led_turnOff+0x6>
    2280:	0f 92       	push	r0
    2282:	cd b7       	in	r28, 0x3d	; 61
    2284:	de b7       	in	r29, 0x3e	; 62
    2286:	89 83       	std	Y+1, r24	; 0x01

	switch(led)
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	28 2f       	mov	r18, r24
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	3b 83       	std	Y+3, r19	; 0x03
    2290:	2a 83       	std	Y+2, r18	; 0x02
    2292:	8a 81       	ldd	r24, Y+2	; 0x02
    2294:	9b 81       	ldd	r25, Y+3	; 0x03
    2296:	81 30       	cpi	r24, 0x01	; 1
    2298:	91 05       	cpc	r25, r1
    229a:	79 f0       	breq	.+30     	; 0x22ba <Led_turnOff+0x40>
    229c:	2a 81       	ldd	r18, Y+2	; 0x02
    229e:	3b 81       	ldd	r19, Y+3	; 0x03
    22a0:	22 30       	cpi	r18, 0x02	; 2
    22a2:	31 05       	cpc	r19, r1
    22a4:	81 f0       	breq	.+32     	; 0x22c6 <Led_turnOff+0x4c>
    22a6:	8a 81       	ldd	r24, Y+2	; 0x02
    22a8:	9b 81       	ldd	r25, Y+3	; 0x03
    22aa:	00 97       	sbiw	r24, 0x00	; 0
    22ac:	89 f4       	brne	.+34     	; 0x22d0 <Led_turnOff+0x56>
	{

	case LED0:
		Dio_writeChanel(DIO_PORTC, DIO_PIN2, DIO_LOW);
    22ae:	82 e0       	ldi	r24, 0x02	; 2
    22b0:	62 e0       	ldi	r22, 0x02	; 2
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    22b8:	0b c0       	rjmp	.+22     	; 0x22d0 <Led_turnOff+0x56>
		break;

	case LED1:
		Dio_writeChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    22ba:	82 e0       	ldi	r24, 0x02	; 2
    22bc:	67 e0       	ldi	r22, 0x07	; 7
    22be:	40 e0       	ldi	r20, 0x00	; 0
    22c0:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    22c4:	05 c0       	rjmp	.+10     	; 0x22d0 <Led_turnOff+0x56>
		break;

	case LED2:
		Dio_writeChanel(DIO_PORTD, DIO_PIN3, DIO_LOW);
    22c6:	83 e0       	ldi	r24, 0x03	; 3
    22c8:	63 e0       	ldi	r22, 0x03	; 3
    22ca:	40 e0       	ldi	r20, 0x00	; 0
    22cc:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		break;
	}

}
    22d0:	0f 90       	pop	r0
    22d2:	0f 90       	pop	r0
    22d4:	0f 90       	pop	r0
    22d6:	cf 91       	pop	r28
    22d8:	df 91       	pop	r29
    22da:	08 95       	ret

000022dc <Led_toggle>:

void Led_toggle(led_ledId_t led)
{
    22dc:	df 93       	push	r29
    22de:	cf 93       	push	r28
    22e0:	00 d0       	rcall	.+0      	; 0x22e2 <Led_toggle+0x6>
    22e2:	0f 92       	push	r0
    22e4:	cd b7       	in	r28, 0x3d	; 61
    22e6:	de b7       	in	r29, 0x3e	; 62
    22e8:	89 83       	std	Y+1, r24	; 0x01

	switch(led)
    22ea:	89 81       	ldd	r24, Y+1	; 0x01
    22ec:	28 2f       	mov	r18, r24
    22ee:	30 e0       	ldi	r19, 0x00	; 0
    22f0:	3b 83       	std	Y+3, r19	; 0x03
    22f2:	2a 83       	std	Y+2, r18	; 0x02
    22f4:	8a 81       	ldd	r24, Y+2	; 0x02
    22f6:	9b 81       	ldd	r25, Y+3	; 0x03
    22f8:	81 30       	cpi	r24, 0x01	; 1
    22fa:	91 05       	cpc	r25, r1
    22fc:	71 f0       	breq	.+28     	; 0x231a <Led_toggle+0x3e>
    22fe:	2a 81       	ldd	r18, Y+2	; 0x02
    2300:	3b 81       	ldd	r19, Y+3	; 0x03
    2302:	22 30       	cpi	r18, 0x02	; 2
    2304:	31 05       	cpc	r19, r1
    2306:	71 f0       	breq	.+28     	; 0x2324 <Led_toggle+0x48>
    2308:	8a 81       	ldd	r24, Y+2	; 0x02
    230a:	9b 81       	ldd	r25, Y+3	; 0x03
    230c:	00 97       	sbiw	r24, 0x00	; 0
    230e:	71 f4       	brne	.+28     	; 0x232c <Led_toggle+0x50>
	{

	case LED0:
		Dio_flipChanel(DIO_PORTC, DIO_PIN2);
    2310:	82 e0       	ldi	r24, 0x02	; 2
    2312:	62 e0       	ldi	r22, 0x02	; 2
    2314:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    2318:	09 c0       	rjmp	.+18     	; 0x232c <Led_toggle+0x50>
		break;

	case LED1:
		Dio_flipChanel(DIO_PORTC, DIO_PIN7);
    231a:	82 e0       	ldi	r24, 0x02	; 2
    231c:	67 e0       	ldi	r22, 0x07	; 7
    231e:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
    2322:	04 c0       	rjmp	.+8      	; 0x232c <Led_toggle+0x50>
		break;

	case LED2:
		Dio_flipChanel(DIO_PORTD, DIO_PIN3);
    2324:	83 e0       	ldi	r24, 0x03	; 3
    2326:	63 e0       	ldi	r22, 0x03	; 3
    2328:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <Dio_flipChanel>
		break;
	}

}
    232c:	0f 90       	pop	r0
    232e:	0f 90       	pop	r0
    2330:	0f 90       	pop	r0
    2332:	cf 91       	pop	r28
    2334:	df 91       	pop	r29
    2336:	08 95       	ret

00002338 <LCD_init>:
static u8 col = 0;
static lcd_alignment_t alignment = LCD_LEFT;
static void LCD_staticdisplayString(u8* _char, lcd_animate_t animate, lcd_alignment_t align);

void LCD_init(void)
{
    2338:	df 93       	push	r29
    233a:	cf 93       	push	r28
    233c:	cd b7       	in	r28, 0x3d	; 61
    233e:	de b7       	in	r29, 0x3e	; 62
    2340:	e4 97       	sbiw	r28, 0x34	; 52
    2342:	0f b6       	in	r0, 0x3f	; 63
    2344:	f8 94       	cli
    2346:	de bf       	out	0x3e, r29	; 62
    2348:	0f be       	out	0x3f, r0	; 63
    234a:	cd bf       	out	0x3d, r28	; 61

	// Control pins
	Dio_configChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	61 e0       	ldi	r22, 0x01	; 1
    2350:	41 e0       	ldi	r20, 0x01	; 1
    2352:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	62 e0       	ldi	r22, 0x02	; 2
    235a:	41 e0       	ldi	r20, 0x01	; 1
    235c:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    2360:	81 e0       	ldi	r24, 0x01	; 1
    2362:	63 e0       	ldi	r22, 0x03	; 3
    2364:	41 e0       	ldi	r20, 0x01	; 1
    2366:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// Data pins
	Dio_configChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
    236a:	80 e0       	ldi	r24, 0x00	; 0
    236c:	64 e0       	ldi	r22, 0x04	; 4
    236e:	41 e0       	ldi	r20, 0x01	; 1
    2370:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
    2374:	80 e0       	ldi	r24, 0x00	; 0
    2376:	65 e0       	ldi	r22, 0x05	; 5
    2378:	41 e0       	ldi	r20, 0x01	; 1
    237a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
    237e:	80 e0       	ldi	r24, 0x00	; 0
    2380:	66 e0       	ldi	r22, 0x06	; 6
    2382:	41 e0       	ldi	r20, 0x01	; 1
    2384:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
    2388:	80 e0       	ldi	r24, 0x00	; 0
    238a:	67 e0       	ldi	r22, 0x07	; 7
    238c:	41 e0       	ldi	r20, 0x01	; 1
    238e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// R/W -> Write to LCD
	Dio_writeChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    2392:	81 e0       	ldi	r24, 0x01	; 1
    2394:	62 e0       	ldi	r22, 0x02	; 2
    2396:	40 e0       	ldi	r20, 0x00	; 0
    2398:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    239c:	80 e0       	ldi	r24, 0x00	; 0
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	a0 e7       	ldi	r26, 0x70	; 112
    23a2:	b1 e4       	ldi	r27, 0x41	; 65
    23a4:	89 ab       	std	Y+49, r24	; 0x31
    23a6:	9a ab       	std	Y+50, r25	; 0x32
    23a8:	ab ab       	std	Y+51, r26	; 0x33
    23aa:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ac:	69 a9       	ldd	r22, Y+49	; 0x31
    23ae:	7a a9       	ldd	r23, Y+50	; 0x32
    23b0:	8b a9       	ldd	r24, Y+51	; 0x33
    23b2:	9c a9       	ldd	r25, Y+52	; 0x34
    23b4:	20 e0       	ldi	r18, 0x00	; 0
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	4a e7       	ldi	r20, 0x7A	; 122
    23ba:	55 e4       	ldi	r21, 0x45	; 69
    23bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23c0:	dc 01       	movw	r26, r24
    23c2:	cb 01       	movw	r24, r22
    23c4:	8d a7       	std	Y+45, r24	; 0x2d
    23c6:	9e a7       	std	Y+46, r25	; 0x2e
    23c8:	af a7       	std	Y+47, r26	; 0x2f
    23ca:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    23cc:	6d a5       	ldd	r22, Y+45	; 0x2d
    23ce:	7e a5       	ldd	r23, Y+46	; 0x2e
    23d0:	8f a5       	ldd	r24, Y+47	; 0x2f
    23d2:	98 a9       	ldd	r25, Y+48	; 0x30
    23d4:	20 e0       	ldi	r18, 0x00	; 0
    23d6:	30 e0       	ldi	r19, 0x00	; 0
    23d8:	40 e8       	ldi	r20, 0x80	; 128
    23da:	5f e3       	ldi	r21, 0x3F	; 63
    23dc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23e0:	88 23       	and	r24, r24
    23e2:	2c f4       	brge	.+10     	; 0x23ee <LCD_init+0xb6>
		__ticks = 1;
    23e4:	81 e0       	ldi	r24, 0x01	; 1
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	9c a7       	std	Y+44, r25	; 0x2c
    23ea:	8b a7       	std	Y+43, r24	; 0x2b
    23ec:	3f c0       	rjmp	.+126    	; 0x246c <LCD_init+0x134>
	else if (__tmp > 65535)
    23ee:	6d a5       	ldd	r22, Y+45	; 0x2d
    23f0:	7e a5       	ldd	r23, Y+46	; 0x2e
    23f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    23f4:	98 a9       	ldd	r25, Y+48	; 0x30
    23f6:	20 e0       	ldi	r18, 0x00	; 0
    23f8:	3f ef       	ldi	r19, 0xFF	; 255
    23fa:	4f e7       	ldi	r20, 0x7F	; 127
    23fc:	57 e4       	ldi	r21, 0x47	; 71
    23fe:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2402:	18 16       	cp	r1, r24
    2404:	4c f5       	brge	.+82     	; 0x2458 <LCD_init+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2406:	69 a9       	ldd	r22, Y+49	; 0x31
    2408:	7a a9       	ldd	r23, Y+50	; 0x32
    240a:	8b a9       	ldd	r24, Y+51	; 0x33
    240c:	9c a9       	ldd	r25, Y+52	; 0x34
    240e:	20 e0       	ldi	r18, 0x00	; 0
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	40 e2       	ldi	r20, 0x20	; 32
    2414:	51 e4       	ldi	r21, 0x41	; 65
    2416:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    241a:	dc 01       	movw	r26, r24
    241c:	cb 01       	movw	r24, r22
    241e:	bc 01       	movw	r22, r24
    2420:	cd 01       	movw	r24, r26
    2422:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2426:	dc 01       	movw	r26, r24
    2428:	cb 01       	movw	r24, r22
    242a:	9c a7       	std	Y+44, r25	; 0x2c
    242c:	8b a7       	std	Y+43, r24	; 0x2b
    242e:	0f c0       	rjmp	.+30     	; 0x244e <LCD_init+0x116>
    2430:	80 e9       	ldi	r24, 0x90	; 144
    2432:	91 e0       	ldi	r25, 0x01	; 1
    2434:	9a a7       	std	Y+42, r25	; 0x2a
    2436:	89 a7       	std	Y+41, r24	; 0x29
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2438:	89 a5       	ldd	r24, Y+41	; 0x29
    243a:	9a a5       	ldd	r25, Y+42	; 0x2a
    243c:	01 97       	sbiw	r24, 0x01	; 1
    243e:	f1 f7       	brne	.-4      	; 0x243c <LCD_init+0x104>
    2440:	9a a7       	std	Y+42, r25	; 0x2a
    2442:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2444:	8b a5       	ldd	r24, Y+43	; 0x2b
    2446:	9c a5       	ldd	r25, Y+44	; 0x2c
    2448:	01 97       	sbiw	r24, 0x01	; 1
    244a:	9c a7       	std	Y+44, r25	; 0x2c
    244c:	8b a7       	std	Y+43, r24	; 0x2b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    244e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2450:	9c a5       	ldd	r25, Y+44	; 0x2c
    2452:	00 97       	sbiw	r24, 0x00	; 0
    2454:	69 f7       	brne	.-38     	; 0x2430 <LCD_init+0xf8>
    2456:	14 c0       	rjmp	.+40     	; 0x2480 <LCD_init+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2458:	6d a5       	ldd	r22, Y+45	; 0x2d
    245a:	7e a5       	ldd	r23, Y+46	; 0x2e
    245c:	8f a5       	ldd	r24, Y+47	; 0x2f
    245e:	98 a9       	ldd	r25, Y+48	; 0x30
    2460:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2464:	dc 01       	movw	r26, r24
    2466:	cb 01       	movw	r24, r22
    2468:	9c a7       	std	Y+44, r25	; 0x2c
    246a:	8b a7       	std	Y+43, r24	; 0x2b
    246c:	8b a5       	ldd	r24, Y+43	; 0x2b
    246e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2470:	98 a7       	std	Y+40, r25	; 0x28
    2472:	8f a3       	std	Y+39, r24	; 0x27
    2474:	8f a1       	ldd	r24, Y+39	; 0x27
    2476:	98 a5       	ldd	r25, Y+40	; 0x28
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <LCD_init+0x140>
    247c:	98 a7       	std	Y+40, r25	; 0x28
    247e:	8f a3       	std	Y+39, r24	; 0x27

	_delay_ms(15);
	LCD_sendCmd(0x03);
    2480:	83 e0       	ldi	r24, 0x03	; 3
    2482:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
    2486:	80 e0       	ldi	r24, 0x00	; 0
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	a0 ea       	ldi	r26, 0xA0	; 160
    248c:	b0 e4       	ldi	r27, 0x40	; 64
    248e:	8b a3       	std	Y+35, r24	; 0x23
    2490:	9c a3       	std	Y+36, r25	; 0x24
    2492:	ad a3       	std	Y+37, r26	; 0x25
    2494:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2496:	6b a1       	ldd	r22, Y+35	; 0x23
    2498:	7c a1       	ldd	r23, Y+36	; 0x24
    249a:	8d a1       	ldd	r24, Y+37	; 0x25
    249c:	9e a1       	ldd	r25, Y+38	; 0x26
    249e:	20 e0       	ldi	r18, 0x00	; 0
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	4a e7       	ldi	r20, 0x7A	; 122
    24a4:	55 e4       	ldi	r21, 0x45	; 69
    24a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24aa:	dc 01       	movw	r26, r24
    24ac:	cb 01       	movw	r24, r22
    24ae:	8f 8f       	std	Y+31, r24	; 0x1f
    24b0:	98 a3       	std	Y+32, r25	; 0x20
    24b2:	a9 a3       	std	Y+33, r26	; 0x21
    24b4:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    24b6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    24b8:	78 a1       	ldd	r23, Y+32	; 0x20
    24ba:	89 a1       	ldd	r24, Y+33	; 0x21
    24bc:	9a a1       	ldd	r25, Y+34	; 0x22
    24be:	20 e0       	ldi	r18, 0x00	; 0
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	40 e8       	ldi	r20, 0x80	; 128
    24c4:	5f e3       	ldi	r21, 0x3F	; 63
    24c6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    24ca:	88 23       	and	r24, r24
    24cc:	2c f4       	brge	.+10     	; 0x24d8 <LCD_init+0x1a0>
		__ticks = 1;
    24ce:	81 e0       	ldi	r24, 0x01	; 1
    24d0:	90 e0       	ldi	r25, 0x00	; 0
    24d2:	9e 8f       	std	Y+30, r25	; 0x1e
    24d4:	8d 8f       	std	Y+29, r24	; 0x1d
    24d6:	3f c0       	rjmp	.+126    	; 0x2556 <LCD_init+0x21e>
	else if (__tmp > 65535)
    24d8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    24da:	78 a1       	ldd	r23, Y+32	; 0x20
    24dc:	89 a1       	ldd	r24, Y+33	; 0x21
    24de:	9a a1       	ldd	r25, Y+34	; 0x22
    24e0:	20 e0       	ldi	r18, 0x00	; 0
    24e2:	3f ef       	ldi	r19, 0xFF	; 255
    24e4:	4f e7       	ldi	r20, 0x7F	; 127
    24e6:	57 e4       	ldi	r21, 0x47	; 71
    24e8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24ec:	18 16       	cp	r1, r24
    24ee:	4c f5       	brge	.+82     	; 0x2542 <LCD_init+0x20a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24f0:	6b a1       	ldd	r22, Y+35	; 0x23
    24f2:	7c a1       	ldd	r23, Y+36	; 0x24
    24f4:	8d a1       	ldd	r24, Y+37	; 0x25
    24f6:	9e a1       	ldd	r25, Y+38	; 0x26
    24f8:	20 e0       	ldi	r18, 0x00	; 0
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	40 e2       	ldi	r20, 0x20	; 32
    24fe:	51 e4       	ldi	r21, 0x41	; 65
    2500:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	bc 01       	movw	r22, r24
    250a:	cd 01       	movw	r24, r26
    250c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2510:	dc 01       	movw	r26, r24
    2512:	cb 01       	movw	r24, r22
    2514:	9e 8f       	std	Y+30, r25	; 0x1e
    2516:	8d 8f       	std	Y+29, r24	; 0x1d
    2518:	0f c0       	rjmp	.+30     	; 0x2538 <LCD_init+0x200>
    251a:	80 e9       	ldi	r24, 0x90	; 144
    251c:	91 e0       	ldi	r25, 0x01	; 1
    251e:	9c 8f       	std	Y+28, r25	; 0x1c
    2520:	8b 8f       	std	Y+27, r24	; 0x1b
    2522:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2524:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2526:	01 97       	sbiw	r24, 0x01	; 1
    2528:	f1 f7       	brne	.-4      	; 0x2526 <LCD_init+0x1ee>
    252a:	9c 8f       	std	Y+28, r25	; 0x1c
    252c:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    252e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2530:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2532:	01 97       	sbiw	r24, 0x01	; 1
    2534:	9e 8f       	std	Y+30, r25	; 0x1e
    2536:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2538:	8d 8d       	ldd	r24, Y+29	; 0x1d
    253a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    253c:	00 97       	sbiw	r24, 0x00	; 0
    253e:	69 f7       	brne	.-38     	; 0x251a <LCD_init+0x1e2>
    2540:	14 c0       	rjmp	.+40     	; 0x256a <LCD_init+0x232>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2542:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2544:	78 a1       	ldd	r23, Y+32	; 0x20
    2546:	89 a1       	ldd	r24, Y+33	; 0x21
    2548:	9a a1       	ldd	r25, Y+34	; 0x22
    254a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    254e:	dc 01       	movw	r26, r24
    2550:	cb 01       	movw	r24, r22
    2552:	9e 8f       	std	Y+30, r25	; 0x1e
    2554:	8d 8f       	std	Y+29, r24	; 0x1d
    2556:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2558:	9e 8d       	ldd	r25, Y+30	; 0x1e
    255a:	9a 8f       	std	Y+26, r25	; 0x1a
    255c:	89 8f       	std	Y+25, r24	; 0x19
    255e:	89 8d       	ldd	r24, Y+25	; 0x19
    2560:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2562:	01 97       	sbiw	r24, 0x01	; 1
    2564:	f1 f7       	brne	.-4      	; 0x2562 <LCD_init+0x22a>
    2566:	9a 8f       	std	Y+26, r25	; 0x1a
    2568:	89 8f       	std	Y+25, r24	; 0x19

	_delay_ms(5);
	LCD_sendCmd(0x03);
    256a:	83 e0       	ldi	r24, 0x03	; 3
    256c:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
    2570:	80 e0       	ldi	r24, 0x00	; 0
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	a8 ec       	ldi	r26, 0xC8	; 200
    2576:	b2 e4       	ldi	r27, 0x42	; 66
    2578:	8d 8b       	std	Y+21, r24	; 0x15
    257a:	9e 8b       	std	Y+22, r25	; 0x16
    257c:	af 8b       	std	Y+23, r26	; 0x17
    257e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2580:	6d 89       	ldd	r22, Y+21	; 0x15
    2582:	7e 89       	ldd	r23, Y+22	; 0x16
    2584:	8f 89       	ldd	r24, Y+23	; 0x17
    2586:	98 8d       	ldd	r25, Y+24	; 0x18
    2588:	2b ea       	ldi	r18, 0xAB	; 171
    258a:	3a ea       	ldi	r19, 0xAA	; 170
    258c:	4a ea       	ldi	r20, 0xAA	; 170
    258e:	50 e4       	ldi	r21, 0x40	; 64
    2590:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2594:	dc 01       	movw	r26, r24
    2596:	cb 01       	movw	r24, r22
    2598:	89 8b       	std	Y+17, r24	; 0x11
    259a:	9a 8b       	std	Y+18, r25	; 0x12
    259c:	ab 8b       	std	Y+19, r26	; 0x13
    259e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    25a0:	69 89       	ldd	r22, Y+17	; 0x11
    25a2:	7a 89       	ldd	r23, Y+18	; 0x12
    25a4:	8b 89       	ldd	r24, Y+19	; 0x13
    25a6:	9c 89       	ldd	r25, Y+20	; 0x14
    25a8:	20 e0       	ldi	r18, 0x00	; 0
    25aa:	30 e0       	ldi	r19, 0x00	; 0
    25ac:	40 e8       	ldi	r20, 0x80	; 128
    25ae:	5f e3       	ldi	r21, 0x3F	; 63
    25b0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    25b4:	88 23       	and	r24, r24
    25b6:	1c f4       	brge	.+6      	; 0x25be <LCD_init+0x286>
		__ticks = 1;
    25b8:	81 e0       	ldi	r24, 0x01	; 1
    25ba:	88 8b       	std	Y+16, r24	; 0x10
    25bc:	91 c0       	rjmp	.+290    	; 0x26e0 <LCD_init+0x3a8>
	else if (__tmp > 255)
    25be:	69 89       	ldd	r22, Y+17	; 0x11
    25c0:	7a 89       	ldd	r23, Y+18	; 0x12
    25c2:	8b 89       	ldd	r24, Y+19	; 0x13
    25c4:	9c 89       	ldd	r25, Y+20	; 0x14
    25c6:	20 e0       	ldi	r18, 0x00	; 0
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	4f e7       	ldi	r20, 0x7F	; 127
    25cc:	53 e4       	ldi	r21, 0x43	; 67
    25ce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25d2:	18 16       	cp	r1, r24
    25d4:	0c f0       	brlt	.+2      	; 0x25d8 <LCD_init+0x2a0>
    25d6:	7b c0       	rjmp	.+246    	; 0x26ce <LCD_init+0x396>
	{
		_delay_ms(__us / 1000.0);
    25d8:	6d 89       	ldd	r22, Y+21	; 0x15
    25da:	7e 89       	ldd	r23, Y+22	; 0x16
    25dc:	8f 89       	ldd	r24, Y+23	; 0x17
    25de:	98 8d       	ldd	r25, Y+24	; 0x18
    25e0:	20 e0       	ldi	r18, 0x00	; 0
    25e2:	30 e0       	ldi	r19, 0x00	; 0
    25e4:	4a e7       	ldi	r20, 0x7A	; 122
    25e6:	54 e4       	ldi	r21, 0x44	; 68
    25e8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    25ec:	dc 01       	movw	r26, r24
    25ee:	cb 01       	movw	r24, r22
    25f0:	8c 87       	std	Y+12, r24	; 0x0c
    25f2:	9d 87       	std	Y+13, r25	; 0x0d
    25f4:	ae 87       	std	Y+14, r26	; 0x0e
    25f6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25f8:	6c 85       	ldd	r22, Y+12	; 0x0c
    25fa:	7d 85       	ldd	r23, Y+13	; 0x0d
    25fc:	8e 85       	ldd	r24, Y+14	; 0x0e
    25fe:	9f 85       	ldd	r25, Y+15	; 0x0f
    2600:	20 e0       	ldi	r18, 0x00	; 0
    2602:	30 e0       	ldi	r19, 0x00	; 0
    2604:	4a e7       	ldi	r20, 0x7A	; 122
    2606:	55 e4       	ldi	r21, 0x45	; 69
    2608:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    260c:	dc 01       	movw	r26, r24
    260e:	cb 01       	movw	r24, r22
    2610:	88 87       	std	Y+8, r24	; 0x08
    2612:	99 87       	std	Y+9, r25	; 0x09
    2614:	aa 87       	std	Y+10, r26	; 0x0a
    2616:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2618:	68 85       	ldd	r22, Y+8	; 0x08
    261a:	79 85       	ldd	r23, Y+9	; 0x09
    261c:	8a 85       	ldd	r24, Y+10	; 0x0a
    261e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2620:	20 e0       	ldi	r18, 0x00	; 0
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	40 e8       	ldi	r20, 0x80	; 128
    2626:	5f e3       	ldi	r21, 0x3F	; 63
    2628:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    262c:	88 23       	and	r24, r24
    262e:	2c f4       	brge	.+10     	; 0x263a <LCD_init+0x302>
		__ticks = 1;
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	90 e0       	ldi	r25, 0x00	; 0
    2634:	9f 83       	std	Y+7, r25	; 0x07
    2636:	8e 83       	std	Y+6, r24	; 0x06
    2638:	3f c0       	rjmp	.+126    	; 0x26b8 <LCD_init+0x380>
	else if (__tmp > 65535)
    263a:	68 85       	ldd	r22, Y+8	; 0x08
    263c:	79 85       	ldd	r23, Y+9	; 0x09
    263e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2640:	9b 85       	ldd	r25, Y+11	; 0x0b
    2642:	20 e0       	ldi	r18, 0x00	; 0
    2644:	3f ef       	ldi	r19, 0xFF	; 255
    2646:	4f e7       	ldi	r20, 0x7F	; 127
    2648:	57 e4       	ldi	r21, 0x47	; 71
    264a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    264e:	18 16       	cp	r1, r24
    2650:	4c f5       	brge	.+82     	; 0x26a4 <LCD_init+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2652:	6c 85       	ldd	r22, Y+12	; 0x0c
    2654:	7d 85       	ldd	r23, Y+13	; 0x0d
    2656:	8e 85       	ldd	r24, Y+14	; 0x0e
    2658:	9f 85       	ldd	r25, Y+15	; 0x0f
    265a:	20 e0       	ldi	r18, 0x00	; 0
    265c:	30 e0       	ldi	r19, 0x00	; 0
    265e:	40 e2       	ldi	r20, 0x20	; 32
    2660:	51 e4       	ldi	r21, 0x41	; 65
    2662:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2666:	dc 01       	movw	r26, r24
    2668:	cb 01       	movw	r24, r22
    266a:	bc 01       	movw	r22, r24
    266c:	cd 01       	movw	r24, r26
    266e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2672:	dc 01       	movw	r26, r24
    2674:	cb 01       	movw	r24, r22
    2676:	9f 83       	std	Y+7, r25	; 0x07
    2678:	8e 83       	std	Y+6, r24	; 0x06
    267a:	0f c0       	rjmp	.+30     	; 0x269a <LCD_init+0x362>
    267c:	80 e9       	ldi	r24, 0x90	; 144
    267e:	91 e0       	ldi	r25, 0x01	; 1
    2680:	9d 83       	std	Y+5, r25	; 0x05
    2682:	8c 83       	std	Y+4, r24	; 0x04
    2684:	8c 81       	ldd	r24, Y+4	; 0x04
    2686:	9d 81       	ldd	r25, Y+5	; 0x05
    2688:	01 97       	sbiw	r24, 0x01	; 1
    268a:	f1 f7       	brne	.-4      	; 0x2688 <LCD_init+0x350>
    268c:	9d 83       	std	Y+5, r25	; 0x05
    268e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2690:	8e 81       	ldd	r24, Y+6	; 0x06
    2692:	9f 81       	ldd	r25, Y+7	; 0x07
    2694:	01 97       	sbiw	r24, 0x01	; 1
    2696:	9f 83       	std	Y+7, r25	; 0x07
    2698:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    269a:	8e 81       	ldd	r24, Y+6	; 0x06
    269c:	9f 81       	ldd	r25, Y+7	; 0x07
    269e:	00 97       	sbiw	r24, 0x00	; 0
    26a0:	69 f7       	brne	.-38     	; 0x267c <LCD_init+0x344>
    26a2:	24 c0       	rjmp	.+72     	; 0x26ec <LCD_init+0x3b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26a4:	68 85       	ldd	r22, Y+8	; 0x08
    26a6:	79 85       	ldd	r23, Y+9	; 0x09
    26a8:	8a 85       	ldd	r24, Y+10	; 0x0a
    26aa:	9b 85       	ldd	r25, Y+11	; 0x0b
    26ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26b0:	dc 01       	movw	r26, r24
    26b2:	cb 01       	movw	r24, r22
    26b4:	9f 83       	std	Y+7, r25	; 0x07
    26b6:	8e 83       	std	Y+6, r24	; 0x06
    26b8:	8e 81       	ldd	r24, Y+6	; 0x06
    26ba:	9f 81       	ldd	r25, Y+7	; 0x07
    26bc:	9b 83       	std	Y+3, r25	; 0x03
    26be:	8a 83       	std	Y+2, r24	; 0x02
    26c0:	8a 81       	ldd	r24, Y+2	; 0x02
    26c2:	9b 81       	ldd	r25, Y+3	; 0x03
    26c4:	01 97       	sbiw	r24, 0x01	; 1
    26c6:	f1 f7       	brne	.-4      	; 0x26c4 <LCD_init+0x38c>
    26c8:	9b 83       	std	Y+3, r25	; 0x03
    26ca:	8a 83       	std	Y+2, r24	; 0x02
    26cc:	0f c0       	rjmp	.+30     	; 0x26ec <LCD_init+0x3b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    26ce:	69 89       	ldd	r22, Y+17	; 0x11
    26d0:	7a 89       	ldd	r23, Y+18	; 0x12
    26d2:	8b 89       	ldd	r24, Y+19	; 0x13
    26d4:	9c 89       	ldd	r25, Y+20	; 0x14
    26d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26da:	dc 01       	movw	r26, r24
    26dc:	cb 01       	movw	r24, r22
    26de:	88 8b       	std	Y+16, r24	; 0x10
    26e0:	88 89       	ldd	r24, Y+16	; 0x10
    26e2:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    26e4:	89 81       	ldd	r24, Y+1	; 0x01
    26e6:	8a 95       	dec	r24
    26e8:	f1 f7       	brne	.-4      	; 0x26e6 <LCD_init+0x3ae>
    26ea:	89 83       	std	Y+1, r24	; 0x01

	_delay_us(100);
	LCD_sendCmd(0x03);
    26ec:	83 e0       	ldi	r24, 0x03	; 3
    26ee:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>

	LCD_sendCmd(0x02);
    26f2:	82 e0       	ldi	r24, 0x02	; 2
    26f4:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
	LCD_sendCmd(_LCD_4BIT_MODE);
    26f8:	88 e2       	ldi	r24, 0x28	; 40
    26fa:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
	LCD_sendCmd(_LCD_CLEAR);
    26fe:	81 e0       	ldi	r24, 0x01	; 1
    2700:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
	LCD_sendCmd(_LCD_CURSOR_ON);
    2704:	8f e0       	ldi	r24, 0x0F	; 15
    2706:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>

}
    270a:	e4 96       	adiw	r28, 0x34	; 52
    270c:	0f b6       	in	r0, 0x3f	; 63
    270e:	f8 94       	cli
    2710:	de bf       	out	0x3e, r29	; 62
    2712:	0f be       	out	0x3f, r0	; 63
    2714:	cd bf       	out	0x3d, r28	; 61
    2716:	cf 91       	pop	r28
    2718:	df 91       	pop	r29
    271a:	08 95       	ret

0000271c <LCD_generateEnablePulse>:

static void LCD_generateEnablePulse()
{
    271c:	df 93       	push	r29
    271e:	cf 93       	push	r28
    2720:	cd b7       	in	r28, 0x3d	; 61
    2722:	de b7       	in	r29, 0x3e	; 62
    2724:	2e 97       	sbiw	r28, 0x0e	; 14
    2726:	0f b6       	in	r0, 0x3f	; 63
    2728:	f8 94       	cli
    272a:	de bf       	out	0x3e, r29	; 62
    272c:	0f be       	out	0x3f, r0	; 63
    272e:	cd bf       	out	0x3d, r28	; 61

	Dio_writeChanel(DIO_PORTB, DIO_PIN3, DIO_HIGH);
    2730:	81 e0       	ldi	r24, 0x01	; 1
    2732:	63 e0       	ldi	r22, 0x03	; 3
    2734:	41 e0       	ldi	r20, 0x01	; 1
    2736:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    273a:	80 e0       	ldi	r24, 0x00	; 0
    273c:	90 e0       	ldi	r25, 0x00	; 0
    273e:	a0 e0       	ldi	r26, 0x00	; 0
    2740:	b0 e4       	ldi	r27, 0x40	; 64
    2742:	8b 87       	std	Y+11, r24	; 0x0b
    2744:	9c 87       	std	Y+12, r25	; 0x0c
    2746:	ad 87       	std	Y+13, r26	; 0x0d
    2748:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    274a:	6b 85       	ldd	r22, Y+11	; 0x0b
    274c:	7c 85       	ldd	r23, Y+12	; 0x0c
    274e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2750:	9e 85       	ldd	r25, Y+14	; 0x0e
    2752:	20 e0       	ldi	r18, 0x00	; 0
    2754:	30 e0       	ldi	r19, 0x00	; 0
    2756:	4a e7       	ldi	r20, 0x7A	; 122
    2758:	55 e4       	ldi	r21, 0x45	; 69
    275a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    275e:	dc 01       	movw	r26, r24
    2760:	cb 01       	movw	r24, r22
    2762:	8f 83       	std	Y+7, r24	; 0x07
    2764:	98 87       	std	Y+8, r25	; 0x08
    2766:	a9 87       	std	Y+9, r26	; 0x09
    2768:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    276a:	6f 81       	ldd	r22, Y+7	; 0x07
    276c:	78 85       	ldd	r23, Y+8	; 0x08
    276e:	89 85       	ldd	r24, Y+9	; 0x09
    2770:	9a 85       	ldd	r25, Y+10	; 0x0a
    2772:	20 e0       	ldi	r18, 0x00	; 0
    2774:	30 e0       	ldi	r19, 0x00	; 0
    2776:	40 e8       	ldi	r20, 0x80	; 128
    2778:	5f e3       	ldi	r21, 0x3F	; 63
    277a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    277e:	88 23       	and	r24, r24
    2780:	2c f4       	brge	.+10     	; 0x278c <LCD_generateEnablePulse+0x70>
		__ticks = 1;
    2782:	81 e0       	ldi	r24, 0x01	; 1
    2784:	90 e0       	ldi	r25, 0x00	; 0
    2786:	9e 83       	std	Y+6, r25	; 0x06
    2788:	8d 83       	std	Y+5, r24	; 0x05
    278a:	3f c0       	rjmp	.+126    	; 0x280a <LCD_generateEnablePulse+0xee>
	else if (__tmp > 65535)
    278c:	6f 81       	ldd	r22, Y+7	; 0x07
    278e:	78 85       	ldd	r23, Y+8	; 0x08
    2790:	89 85       	ldd	r24, Y+9	; 0x09
    2792:	9a 85       	ldd	r25, Y+10	; 0x0a
    2794:	20 e0       	ldi	r18, 0x00	; 0
    2796:	3f ef       	ldi	r19, 0xFF	; 255
    2798:	4f e7       	ldi	r20, 0x7F	; 127
    279a:	57 e4       	ldi	r21, 0x47	; 71
    279c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    27a0:	18 16       	cp	r1, r24
    27a2:	4c f5       	brge	.+82     	; 0x27f6 <LCD_generateEnablePulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    27a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    27a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    27aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    27ac:	20 e0       	ldi	r18, 0x00	; 0
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	40 e2       	ldi	r20, 0x20	; 32
    27b2:	51 e4       	ldi	r21, 0x41	; 65
    27b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27b8:	dc 01       	movw	r26, r24
    27ba:	cb 01       	movw	r24, r22
    27bc:	bc 01       	movw	r22, r24
    27be:	cd 01       	movw	r24, r26
    27c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27c4:	dc 01       	movw	r26, r24
    27c6:	cb 01       	movw	r24, r22
    27c8:	9e 83       	std	Y+6, r25	; 0x06
    27ca:	8d 83       	std	Y+5, r24	; 0x05
    27cc:	0f c0       	rjmp	.+30     	; 0x27ec <LCD_generateEnablePulse+0xd0>
    27ce:	80 e9       	ldi	r24, 0x90	; 144
    27d0:	91 e0       	ldi	r25, 0x01	; 1
    27d2:	9c 83       	std	Y+4, r25	; 0x04
    27d4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    27d6:	8b 81       	ldd	r24, Y+3	; 0x03
    27d8:	9c 81       	ldd	r25, Y+4	; 0x04
    27da:	01 97       	sbiw	r24, 0x01	; 1
    27dc:	f1 f7       	brne	.-4      	; 0x27da <LCD_generateEnablePulse+0xbe>
    27de:	9c 83       	std	Y+4, r25	; 0x04
    27e0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27e2:	8d 81       	ldd	r24, Y+5	; 0x05
    27e4:	9e 81       	ldd	r25, Y+6	; 0x06
    27e6:	01 97       	sbiw	r24, 0x01	; 1
    27e8:	9e 83       	std	Y+6, r25	; 0x06
    27ea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27ec:	8d 81       	ldd	r24, Y+5	; 0x05
    27ee:	9e 81       	ldd	r25, Y+6	; 0x06
    27f0:	00 97       	sbiw	r24, 0x00	; 0
    27f2:	69 f7       	brne	.-38     	; 0x27ce <LCD_generateEnablePulse+0xb2>
    27f4:	14 c0       	rjmp	.+40     	; 0x281e <LCD_generateEnablePulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27f6:	6f 81       	ldd	r22, Y+7	; 0x07
    27f8:	78 85       	ldd	r23, Y+8	; 0x08
    27fa:	89 85       	ldd	r24, Y+9	; 0x09
    27fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    27fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2802:	dc 01       	movw	r26, r24
    2804:	cb 01       	movw	r24, r22
    2806:	9e 83       	std	Y+6, r25	; 0x06
    2808:	8d 83       	std	Y+5, r24	; 0x05
    280a:	8d 81       	ldd	r24, Y+5	; 0x05
    280c:	9e 81       	ldd	r25, Y+6	; 0x06
    280e:	9a 83       	std	Y+2, r25	; 0x02
    2810:	89 83       	std	Y+1, r24	; 0x01
    2812:	89 81       	ldd	r24, Y+1	; 0x01
    2814:	9a 81       	ldd	r25, Y+2	; 0x02
    2816:	01 97       	sbiw	r24, 0x01	; 1
    2818:	f1 f7       	brne	.-4      	; 0x2816 <LCD_generateEnablePulse+0xfa>
    281a:	9a 83       	std	Y+2, r25	; 0x02
    281c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	Dio_writeChanel(DIO_PORTB, DIO_PIN3, DIO_LOW);
    281e:	81 e0       	ldi	r24, 0x01	; 1
    2820:	63 e0       	ldi	r22, 0x03	; 3
    2822:	40 e0       	ldi	r20, 0x00	; 0
    2824:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

}
    2828:	2e 96       	adiw	r28, 0x0e	; 14
    282a:	0f b6       	in	r0, 0x3f	; 63
    282c:	f8 94       	cli
    282e:	de bf       	out	0x3e, r29	; 62
    2830:	0f be       	out	0x3f, r0	; 63
    2832:	cd bf       	out	0x3d, r28	; 61
    2834:	cf 91       	pop	r28
    2836:	df 91       	pop	r29
    2838:	08 95       	ret

0000283a <LCD_sendData>:

static void LCD_sendData(u8 data)
{
    283a:	df 93       	push	r29
    283c:	cf 93       	push	r28
    283e:	00 d0       	rcall	.+0      	; 0x2840 <LCD_sendData+0x6>
    2840:	0f 92       	push	r0
    2842:	cd b7       	in	r28, 0x3d	; 61
    2844:	de b7       	in	r29, 0x3e	; 62
    2846:	8b 83       	std	Y+3, r24	; 0x03

	u8 msb = data & ~LCD_MASK;
    2848:	8b 81       	ldd	r24, Y+3	; 0x03
    284a:	80 7f       	andi	r24, 0xF0	; 240
    284c:	8a 83       	std	Y+2, r24	; 0x02
	u8 lsb = data << 4;
    284e:	8b 81       	ldd	r24, Y+3	; 0x03
    2850:	82 95       	swap	r24
    2852:	80 7f       	andi	r24, 0xF0	; 240
    2854:	89 83       	std	Y+1, r24	; 0x01

	// Write to port by group two times
	// MSB (Most)
	Dio_writeChanelGroup(DIO_PORTA, msb, LCD_MASK);
    2856:	80 e0       	ldi	r24, 0x00	; 0
    2858:	6a 81       	ldd	r22, Y+2	; 0x02
    285a:	4f e0       	ldi	r20, 0x0F	; 15
    285c:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <Dio_writeChanelGroup>

	// Generate enable pulse to enable lcd to read last bits
	LCD_generateEnablePulse();
    2860:	0e 94 8e 13 	call	0x271c	; 0x271c <LCD_generateEnablePulse>

	// LSB (Least)
	Dio_writeChanelGroup(DIO_PORTA, lsb, LCD_MASK);
    2864:	80 e0       	ldi	r24, 0x00	; 0
    2866:	69 81       	ldd	r22, Y+1	; 0x01
    2868:	4f e0       	ldi	r20, 0x0F	; 15
    286a:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <Dio_writeChanelGroup>

	// Generate enable pulse to enable lcd to read last bits
	LCD_generateEnablePulse();
    286e:	0e 94 8e 13 	call	0x271c	; 0x271c <LCD_generateEnablePulse>


}
    2872:	0f 90       	pop	r0
    2874:	0f 90       	pop	r0
    2876:	0f 90       	pop	r0
    2878:	cf 91       	pop	r28
    287a:	df 91       	pop	r29
    287c:	08 95       	ret

0000287e <LCD_displayChar>:

void LCD_displayChar(u8 _char)
{
    287e:	df 93       	push	r29
    2880:	cf 93       	push	r28
    2882:	0f 92       	push	r0
    2884:	cd b7       	in	r28, 0x3d	; 61
    2886:	de b7       	in	r29, 0x3e	; 62
    2888:	89 83       	std	Y+1, r24	; 0x01

	if (_char == '\0')
    288a:	89 81       	ldd	r24, Y+1	; 0x01
    288c:	88 23       	and	r24, r24
    288e:	69 f0       	breq	.+26     	; 0x28aa <LCD_displayChar+0x2c>
	{
		return;
	}

	// RS = 1 -> to be displayed
	Dio_writeChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    2890:	81 e0       	ldi	r24, 0x01	; 1
    2892:	61 e0       	ldi	r22, 0x01	; 1
    2894:	41 e0       	ldi	r20, 0x01	; 1
    2896:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	LCD_sendData(_char);
    289a:	89 81       	ldd	r24, Y+1	; 0x01
    289c:	0e 94 1d 14 	call	0x283a	; 0x283a <LCD_sendData>
	col++;
    28a0:	80 91 51 03 	lds	r24, 0x0351
    28a4:	8f 5f       	subi	r24, 0xFF	; 255
    28a6:	80 93 51 03 	sts	0x0351, r24

}
    28aa:	0f 90       	pop	r0
    28ac:	cf 91       	pop	r28
    28ae:	df 91       	pop	r29
    28b0:	08 95       	ret

000028b2 <LCD_displayInt>:

void LCD_displayInt(u32 number)
{
    28b2:	df 93       	push	r29
    28b4:	cf 93       	push	r28
    28b6:	cd b7       	in	r28, 0x3d	; 61
    28b8:	de b7       	in	r29, 0x3e	; 62
    28ba:	c8 56       	subi	r28, 0x68	; 104
    28bc:	d0 40       	sbci	r29, 0x00	; 0
    28be:	0f b6       	in	r0, 0x3f	; 63
    28c0:	f8 94       	cli
    28c2:	de bf       	out	0x3e, r29	; 62
    28c4:	0f be       	out	0x3f, r0	; 63
    28c6:	cd bf       	out	0x3d, r28	; 61
    28c8:	fe 01       	movw	r30, r28
    28ca:	eb 59       	subi	r30, 0x9B	; 155
    28cc:	ff 4f       	sbci	r31, 0xFF	; 255
    28ce:	60 83       	st	Z, r22
    28d0:	71 83       	std	Z+1, r23	; 0x01
    28d2:	82 83       	std	Z+2, r24	; 0x02
    28d4:	93 83       	std	Z+3, r25	; 0x03

	u8 buffer[100];

	sprintf(buffer, "%d", number);
    28d6:	8d b7       	in	r24, 0x3d	; 61
    28d8:	9e b7       	in	r25, 0x3e	; 62
    28da:	08 97       	sbiw	r24, 0x08	; 8
    28dc:	0f b6       	in	r0, 0x3f	; 63
    28de:	f8 94       	cli
    28e0:	9e bf       	out	0x3e, r25	; 62
    28e2:	0f be       	out	0x3f, r0	; 63
    28e4:	8d bf       	out	0x3d, r24	; 61
    28e6:	2d b7       	in	r18, 0x3d	; 61
    28e8:	3e b7       	in	r19, 0x3e	; 62
    28ea:	2f 5f       	subi	r18, 0xFF	; 255
    28ec:	3f 4f       	sbci	r19, 0xFF	; 255
    28ee:	ce 01       	movw	r24, r28
    28f0:	01 96       	adiw	r24, 0x01	; 1
    28f2:	f9 01       	movw	r30, r18
    28f4:	91 83       	std	Z+1, r25	; 0x01
    28f6:	80 83       	st	Z, r24
    28f8:	81 e3       	ldi	r24, 0x31	; 49
    28fa:	92 e0       	ldi	r25, 0x02	; 2
    28fc:	f9 01       	movw	r30, r18
    28fe:	93 83       	std	Z+3, r25	; 0x03
    2900:	82 83       	std	Z+2, r24	; 0x02
    2902:	fe 01       	movw	r30, r28
    2904:	eb 59       	subi	r30, 0x9B	; 155
    2906:	ff 4f       	sbci	r31, 0xFF	; 255
    2908:	80 81       	ld	r24, Z
    290a:	91 81       	ldd	r25, Z+1	; 0x01
    290c:	a2 81       	ldd	r26, Z+2	; 0x02
    290e:	b3 81       	ldd	r27, Z+3	; 0x03
    2910:	f9 01       	movw	r30, r18
    2912:	84 83       	std	Z+4, r24	; 0x04
    2914:	95 83       	std	Z+5, r25	; 0x05
    2916:	a6 83       	std	Z+6, r26	; 0x06
    2918:	b7 83       	std	Z+7, r27	; 0x07
    291a:	0e 94 2c 2a 	call	0x5458	; 0x5458 <sprintf>
    291e:	8d b7       	in	r24, 0x3d	; 61
    2920:	9e b7       	in	r25, 0x3e	; 62
    2922:	08 96       	adiw	r24, 0x08	; 8
    2924:	0f b6       	in	r0, 0x3f	; 63
    2926:	f8 94       	cli
    2928:	9e bf       	out	0x3e, r25	; 62
    292a:	0f be       	out	0x3f, r0	; 63
    292c:	8d bf       	out	0x3d, r24	; 61

	LCD_staticdisplayString(buffer, LCD_NO_ANIMATE, LCD_NONE);
    292e:	ce 01       	movw	r24, r28
    2930:	01 96       	adiw	r24, 0x01	; 1
    2932:	60 e0       	ldi	r22, 0x00	; 0
    2934:	40 e0       	ldi	r20, 0x00	; 0
    2936:	0e 94 04 15 	call	0x2a08	; 0x2a08 <LCD_staticdisplayString>

}
    293a:	c8 59       	subi	r28, 0x98	; 152
    293c:	df 4f       	sbci	r29, 0xFF	; 255
    293e:	0f b6       	in	r0, 0x3f	; 63
    2940:	f8 94       	cli
    2942:	de bf       	out	0x3e, r29	; 62
    2944:	0f be       	out	0x3f, r0	; 63
    2946:	cd bf       	out	0x3d, r28	; 61
    2948:	cf 91       	pop	r28
    294a:	df 91       	pop	r29
    294c:	08 95       	ret

0000294e <LCD_displayFloat>:

void LCD_displayFloat(f32 number)
{
    294e:	df 93       	push	r29
    2950:	cf 93       	push	r28
    2952:	00 d0       	rcall	.+0      	; 0x2954 <LCD_displayFloat+0x6>
    2954:	00 d0       	rcall	.+0      	; 0x2956 <LCD_displayFloat+0x8>
    2956:	0f 92       	push	r0
    2958:	cd b7       	in	r28, 0x3d	; 61
    295a:	de b7       	in	r29, 0x3e	; 62
    295c:	6a 83       	std	Y+2, r22	; 0x02
    295e:	7b 83       	std	Y+3, r23	; 0x03
    2960:	8c 83       	std	Y+4, r24	; 0x04
    2962:	9d 83       	std	Y+5, r25	; 0x05

	u8 wholeNum = number;
    2964:	6a 81       	ldd	r22, Y+2	; 0x02
    2966:	7b 81       	ldd	r23, Y+3	; 0x03
    2968:	8c 81       	ldd	r24, Y+4	; 0x04
    296a:	9d 81       	ldd	r25, Y+5	; 0x05
    296c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2970:	dc 01       	movw	r26, r24
    2972:	cb 01       	movw	r24, r22
    2974:	89 83       	std	Y+1, r24	; 0x01

	LCD_displayInt(wholeNum);
    2976:	89 81       	ldd	r24, Y+1	; 0x01
    2978:	88 2f       	mov	r24, r24
    297a:	90 e0       	ldi	r25, 0x00	; 0
    297c:	a0 e0       	ldi	r26, 0x00	; 0
    297e:	b0 e0       	ldi	r27, 0x00	; 0
    2980:	bc 01       	movw	r22, r24
    2982:	cd 01       	movw	r24, r26
    2984:	0e 94 59 14 	call	0x28b2	; 0x28b2 <LCD_displayInt>
	LCD_displayChar('.');
    2988:	8e e2       	ldi	r24, 0x2E	; 46
    298a:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>

	number -= wholeNum;
    298e:	89 81       	ldd	r24, Y+1	; 0x01
    2990:	88 2f       	mov	r24, r24
    2992:	90 e0       	ldi	r25, 0x00	; 0
    2994:	aa 27       	eor	r26, r26
    2996:	97 fd       	sbrc	r25, 7
    2998:	a0 95       	com	r26
    299a:	ba 2f       	mov	r27, r26
    299c:	bc 01       	movw	r22, r24
    299e:	cd 01       	movw	r24, r26
    29a0:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    29a4:	9b 01       	movw	r18, r22
    29a6:	ac 01       	movw	r20, r24
    29a8:	6a 81       	ldd	r22, Y+2	; 0x02
    29aa:	7b 81       	ldd	r23, Y+3	; 0x03
    29ac:	8c 81       	ldd	r24, Y+4	; 0x04
    29ae:	9d 81       	ldd	r25, Y+5	; 0x05
    29b0:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    29b4:	dc 01       	movw	r26, r24
    29b6:	cb 01       	movw	r24, r22
    29b8:	8a 83       	std	Y+2, r24	; 0x02
    29ba:	9b 83       	std	Y+3, r25	; 0x03
    29bc:	ac 83       	std	Y+4, r26	; 0x04
    29be:	bd 83       	std	Y+5, r27	; 0x05
	number *= 100;
    29c0:	6a 81       	ldd	r22, Y+2	; 0x02
    29c2:	7b 81       	ldd	r23, Y+3	; 0x03
    29c4:	8c 81       	ldd	r24, Y+4	; 0x04
    29c6:	9d 81       	ldd	r25, Y+5	; 0x05
    29c8:	20 e0       	ldi	r18, 0x00	; 0
    29ca:	30 e0       	ldi	r19, 0x00	; 0
    29cc:	48 ec       	ldi	r20, 0xC8	; 200
    29ce:	52 e4       	ldi	r21, 0x42	; 66
    29d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29d4:	dc 01       	movw	r26, r24
    29d6:	cb 01       	movw	r24, r22
    29d8:	8a 83       	std	Y+2, r24	; 0x02
    29da:	9b 83       	std	Y+3, r25	; 0x03
    29dc:	ac 83       	std	Y+4, r26	; 0x04
    29de:	bd 83       	std	Y+5, r27	; 0x05

	LCD_displayInt(number);
    29e0:	6a 81       	ldd	r22, Y+2	; 0x02
    29e2:	7b 81       	ldd	r23, Y+3	; 0x03
    29e4:	8c 81       	ldd	r24, Y+4	; 0x04
    29e6:	9d 81       	ldd	r25, Y+5	; 0x05
    29e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ec:	dc 01       	movw	r26, r24
    29ee:	cb 01       	movw	r24, r22
    29f0:	bc 01       	movw	r22, r24
    29f2:	cd 01       	movw	r24, r26
    29f4:	0e 94 59 14 	call	0x28b2	; 0x28b2 <LCD_displayInt>

}
    29f8:	0f 90       	pop	r0
    29fa:	0f 90       	pop	r0
    29fc:	0f 90       	pop	r0
    29fe:	0f 90       	pop	r0
    2a00:	0f 90       	pop	r0
    2a02:	cf 91       	pop	r28
    2a04:	df 91       	pop	r29
    2a06:	08 95       	ret

00002a08 <LCD_staticdisplayString>:

static void LCD_staticdisplayString(u8* _char, lcd_animate_t animate, lcd_alignment_t align)
{
    2a08:	df 93       	push	r29
    2a0a:	cf 93       	push	r28
    2a0c:	cd b7       	in	r28, 0x3d	; 61
    2a0e:	de b7       	in	r29, 0x3e	; 62
    2a10:	67 97       	sbiw	r28, 0x17	; 23
    2a12:	0f b6       	in	r0, 0x3f	; 63
    2a14:	f8 94       	cli
    2a16:	de bf       	out	0x3e, r29	; 62
    2a18:	0f be       	out	0x3f, r0	; 63
    2a1a:	cd bf       	out	0x3d, r28	; 61
    2a1c:	9b 8b       	std	Y+19, r25	; 0x13
    2a1e:	8a 8b       	std	Y+18, r24	; 0x12
    2a20:	6c 8b       	std	Y+20, r22	; 0x14
    2a22:	4d 8b       	std	Y+21, r20	; 0x15

	u8 size = strlen(_char);
    2a24:	8a 89       	ldd	r24, Y+18	; 0x12
    2a26:	9b 89       	ldd	r25, Y+19	; 0x13
    2a28:	0e 94 f2 29 	call	0x53e4	; 0x53e4 <strlen>
    2a2c:	89 8b       	std	Y+17, r24	; 0x11

	if (align)
    2a2e:	8d 89       	ldd	r24, Y+21	; 0x15
    2a30:	88 23       	and	r24, r24
    2a32:	91 f1       	breq	.+100    	; 0x2a98 <LCD_staticdisplayString+0x90>
	{

		switch (alignment)
    2a34:	80 91 3c 03 	lds	r24, 0x033C
    2a38:	28 2f       	mov	r18, r24
    2a3a:	30 e0       	ldi	r19, 0x00	; 0
    2a3c:	3f 8b       	std	Y+23, r19	; 0x17
    2a3e:	2e 8b       	std	Y+22, r18	; 0x16
    2a40:	8e 89       	ldd	r24, Y+22	; 0x16
    2a42:	9f 89       	ldd	r25, Y+23	; 0x17
    2a44:	82 30       	cpi	r24, 0x02	; 2
    2a46:	91 05       	cpc	r25, r1
    2a48:	81 f0       	breq	.+32     	; 0x2a6a <LCD_staticdisplayString+0x62>
    2a4a:	2e 89       	ldd	r18, Y+22	; 0x16
    2a4c:	3f 89       	ldd	r19, Y+23	; 0x17
    2a4e:	23 30       	cpi	r18, 0x03	; 3
    2a50:	31 05       	cpc	r19, r1
    2a52:	c9 f0       	breq	.+50     	; 0x2a86 <LCD_staticdisplayString+0x7e>
    2a54:	8e 89       	ldd	r24, Y+22	; 0x16
    2a56:	9f 89       	ldd	r25, Y+23	; 0x17
    2a58:	81 30       	cpi	r24, 0x01	; 1
    2a5a:	91 05       	cpc	r25, r1
    2a5c:	e9 f4       	brne	.+58     	; 0x2a98 <LCD_staticdisplayString+0x90>
		{

		case LCD_LEFT:
			LCD_setAddressPosition(row, 0);
    2a5e:	80 91 50 03 	lds	r24, 0x0350
    2a62:	60 e0       	ldi	r22, 0x00	; 0
    2a64:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
    2a68:	17 c0       	rjmp	.+46     	; 0x2a98 <LCD_staticdisplayString+0x90>
			break;
		case LCD_CENTER:
			LCD_setAddressPosition(row, 8 - (size / 2));
    2a6a:	20 91 50 03 	lds	r18, 0x0350
    2a6e:	89 89       	ldd	r24, Y+17	; 0x11
    2a70:	98 2f       	mov	r25, r24
    2a72:	96 95       	lsr	r25
    2a74:	88 e0       	ldi	r24, 0x08	; 8
    2a76:	38 2f       	mov	r19, r24
    2a78:	39 1b       	sub	r19, r25
    2a7a:	93 2f       	mov	r25, r19
    2a7c:	82 2f       	mov	r24, r18
    2a7e:	69 2f       	mov	r22, r25
    2a80:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>
    2a84:	09 c0       	rjmp	.+18     	; 0x2a98 <LCD_staticdisplayString+0x90>
			break;
		case LCD_RIGHT:
			LCD_setAddressPosition(row, 16 - size);
    2a86:	20 91 50 03 	lds	r18, 0x0350
    2a8a:	90 e1       	ldi	r25, 0x10	; 16
    2a8c:	89 89       	ldd	r24, Y+17	; 0x11
    2a8e:	98 1b       	sub	r25, r24
    2a90:	82 2f       	mov	r24, r18
    2a92:	69 2f       	mov	r22, r25
    2a94:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>

		}

	}

	for (u8* i = _char; *i != '\0'; i++)
    2a98:	8a 89       	ldd	r24, Y+18	; 0x12
    2a9a:	9b 89       	ldd	r25, Y+19	; 0x13
    2a9c:	98 8b       	std	Y+16, r25	; 0x10
    2a9e:	8f 87       	std	Y+15, r24	; 0x0f
    2aa0:	80 c0       	rjmp	.+256    	; 0x2ba2 <LCD_staticdisplayString+0x19a>
	{

		LCD_displayChar(*i);
    2aa2:	ef 85       	ldd	r30, Y+15	; 0x0f
    2aa4:	f8 89       	ldd	r31, Y+16	; 0x10
    2aa6:	80 81       	ld	r24, Z
    2aa8:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
		if (animate == LCD_ANIMATE)
    2aac:	8c 89       	ldd	r24, Y+20	; 0x14
    2aae:	81 30       	cpi	r24, 0x01	; 1
    2ab0:	09 f0       	breq	.+2      	; 0x2ab4 <LCD_staticdisplayString+0xac>
    2ab2:	72 c0       	rjmp	.+228    	; 0x2b98 <LCD_staticdisplayString+0x190>
    2ab4:	80 e0       	ldi	r24, 0x00	; 0
    2ab6:	90 e0       	ldi	r25, 0x00	; 0
    2ab8:	a8 ec       	ldi	r26, 0xC8	; 200
    2aba:	b2 e4       	ldi	r27, 0x42	; 66
    2abc:	8b 87       	std	Y+11, r24	; 0x0b
    2abe:	9c 87       	std	Y+12, r25	; 0x0c
    2ac0:	ad 87       	std	Y+13, r26	; 0x0d
    2ac2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ac4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ac6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ac8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aca:	9e 85       	ldd	r25, Y+14	; 0x0e
    2acc:	20 e0       	ldi	r18, 0x00	; 0
    2ace:	30 e0       	ldi	r19, 0x00	; 0
    2ad0:	4a e7       	ldi	r20, 0x7A	; 122
    2ad2:	55 e4       	ldi	r21, 0x45	; 69
    2ad4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ad8:	dc 01       	movw	r26, r24
    2ada:	cb 01       	movw	r24, r22
    2adc:	8f 83       	std	Y+7, r24	; 0x07
    2ade:	98 87       	std	Y+8, r25	; 0x08
    2ae0:	a9 87       	std	Y+9, r26	; 0x09
    2ae2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ae4:	6f 81       	ldd	r22, Y+7	; 0x07
    2ae6:	78 85       	ldd	r23, Y+8	; 0x08
    2ae8:	89 85       	ldd	r24, Y+9	; 0x09
    2aea:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aec:	20 e0       	ldi	r18, 0x00	; 0
    2aee:	30 e0       	ldi	r19, 0x00	; 0
    2af0:	40 e8       	ldi	r20, 0x80	; 128
    2af2:	5f e3       	ldi	r21, 0x3F	; 63
    2af4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2af8:	88 23       	and	r24, r24
    2afa:	2c f4       	brge	.+10     	; 0x2b06 <LCD_staticdisplayString+0xfe>
		__ticks = 1;
    2afc:	81 e0       	ldi	r24, 0x01	; 1
    2afe:	90 e0       	ldi	r25, 0x00	; 0
    2b00:	9e 83       	std	Y+6, r25	; 0x06
    2b02:	8d 83       	std	Y+5, r24	; 0x05
    2b04:	3f c0       	rjmp	.+126    	; 0x2b84 <LCD_staticdisplayString+0x17c>
	else if (__tmp > 65535)
    2b06:	6f 81       	ldd	r22, Y+7	; 0x07
    2b08:	78 85       	ldd	r23, Y+8	; 0x08
    2b0a:	89 85       	ldd	r24, Y+9	; 0x09
    2b0c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b0e:	20 e0       	ldi	r18, 0x00	; 0
    2b10:	3f ef       	ldi	r19, 0xFF	; 255
    2b12:	4f e7       	ldi	r20, 0x7F	; 127
    2b14:	57 e4       	ldi	r21, 0x47	; 71
    2b16:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b1a:	18 16       	cp	r1, r24
    2b1c:	4c f5       	brge	.+82     	; 0x2b70 <LCD_staticdisplayString+0x168>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b1e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b20:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b22:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b24:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b26:	20 e0       	ldi	r18, 0x00	; 0
    2b28:	30 e0       	ldi	r19, 0x00	; 0
    2b2a:	40 e2       	ldi	r20, 0x20	; 32
    2b2c:	51 e4       	ldi	r21, 0x41	; 65
    2b2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b32:	dc 01       	movw	r26, r24
    2b34:	cb 01       	movw	r24, r22
    2b36:	bc 01       	movw	r22, r24
    2b38:	cd 01       	movw	r24, r26
    2b3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b3e:	dc 01       	movw	r26, r24
    2b40:	cb 01       	movw	r24, r22
    2b42:	9e 83       	std	Y+6, r25	; 0x06
    2b44:	8d 83       	std	Y+5, r24	; 0x05
    2b46:	0f c0       	rjmp	.+30     	; 0x2b66 <LCD_staticdisplayString+0x15e>
    2b48:	80 e9       	ldi	r24, 0x90	; 144
    2b4a:	91 e0       	ldi	r25, 0x01	; 1
    2b4c:	9c 83       	std	Y+4, r25	; 0x04
    2b4e:	8b 83       	std	Y+3, r24	; 0x03
    2b50:	8b 81       	ldd	r24, Y+3	; 0x03
    2b52:	9c 81       	ldd	r25, Y+4	; 0x04
    2b54:	01 97       	sbiw	r24, 0x01	; 1
    2b56:	f1 f7       	brne	.-4      	; 0x2b54 <LCD_staticdisplayString+0x14c>
    2b58:	9c 83       	std	Y+4, r25	; 0x04
    2b5a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b5c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b5e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b60:	01 97       	sbiw	r24, 0x01	; 1
    2b62:	9e 83       	std	Y+6, r25	; 0x06
    2b64:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b66:	8d 81       	ldd	r24, Y+5	; 0x05
    2b68:	9e 81       	ldd	r25, Y+6	; 0x06
    2b6a:	00 97       	sbiw	r24, 0x00	; 0
    2b6c:	69 f7       	brne	.-38     	; 0x2b48 <LCD_staticdisplayString+0x140>
    2b6e:	14 c0       	rjmp	.+40     	; 0x2b98 <LCD_staticdisplayString+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b70:	6f 81       	ldd	r22, Y+7	; 0x07
    2b72:	78 85       	ldd	r23, Y+8	; 0x08
    2b74:	89 85       	ldd	r24, Y+9	; 0x09
    2b76:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b7c:	dc 01       	movw	r26, r24
    2b7e:	cb 01       	movw	r24, r22
    2b80:	9e 83       	std	Y+6, r25	; 0x06
    2b82:	8d 83       	std	Y+5, r24	; 0x05
    2b84:	8d 81       	ldd	r24, Y+5	; 0x05
    2b86:	9e 81       	ldd	r25, Y+6	; 0x06
    2b88:	9a 83       	std	Y+2, r25	; 0x02
    2b8a:	89 83       	std	Y+1, r24	; 0x01
    2b8c:	89 81       	ldd	r24, Y+1	; 0x01
    2b8e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b90:	01 97       	sbiw	r24, 0x01	; 1
    2b92:	f1 f7       	brne	.-4      	; 0x2b90 <LCD_staticdisplayString+0x188>
    2b94:	9a 83       	std	Y+2, r25	; 0x02
    2b96:	89 83       	std	Y+1, r24	; 0x01

		}

	}

	for (u8* i = _char; *i != '\0'; i++)
    2b98:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b9a:	98 89       	ldd	r25, Y+16	; 0x10
    2b9c:	01 96       	adiw	r24, 0x01	; 1
    2b9e:	98 8b       	std	Y+16, r25	; 0x10
    2ba0:	8f 87       	std	Y+15, r24	; 0x0f
    2ba2:	ef 85       	ldd	r30, Y+15	; 0x0f
    2ba4:	f8 89       	ldd	r31, Y+16	; 0x10
    2ba6:	80 81       	ld	r24, Z
    2ba8:	88 23       	and	r24, r24
    2baa:	09 f0       	breq	.+2      	; 0x2bae <LCD_staticdisplayString+0x1a6>
    2bac:	7a cf       	rjmp	.-268    	; 0x2aa2 <LCD_staticdisplayString+0x9a>
			_delay_ms(100);
		}

	}

}
    2bae:	67 96       	adiw	r28, 0x17	; 23
    2bb0:	0f b6       	in	r0, 0x3f	; 63
    2bb2:	f8 94       	cli
    2bb4:	de bf       	out	0x3e, r29	; 62
    2bb6:	0f be       	out	0x3f, r0	; 63
    2bb8:	cd bf       	out	0x3d, r28	; 61
    2bba:	cf 91       	pop	r28
    2bbc:	df 91       	pop	r29
    2bbe:	08 95       	ret

00002bc0 <LCD_displayString>:

void LCD_displayString(u8* _char)
{
    2bc0:	df 93       	push	r29
    2bc2:	cf 93       	push	r28
    2bc4:	00 d0       	rcall	.+0      	; 0x2bc6 <LCD_displayString+0x6>
    2bc6:	cd b7       	in	r28, 0x3d	; 61
    2bc8:	de b7       	in	r29, 0x3e	; 62
    2bca:	9a 83       	std	Y+2, r25	; 0x02
    2bcc:	89 83       	std	Y+1, r24	; 0x01

	LCD_staticdisplayString(_char, LCD_NO_ANIMATE, alignment);
    2bce:	20 91 3c 03 	lds	r18, 0x033C
    2bd2:	89 81       	ldd	r24, Y+1	; 0x01
    2bd4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd6:	60 e0       	ldi	r22, 0x00	; 0
    2bd8:	42 2f       	mov	r20, r18
    2bda:	0e 94 04 15 	call	0x2a08	; 0x2a08 <LCD_staticdisplayString>

}
    2bde:	0f 90       	pop	r0
    2be0:	0f 90       	pop	r0
    2be2:	cf 91       	pop	r28
    2be4:	df 91       	pop	r29
    2be6:	08 95       	ret

00002be8 <LCD_displayStringWithAnimation>:

void LCD_displayStringWithAnimation(u8* _char)
{
    2be8:	df 93       	push	r29
    2bea:	cf 93       	push	r28
    2bec:	00 d0       	rcall	.+0      	; 0x2bee <LCD_displayStringWithAnimation+0x6>
    2bee:	cd b7       	in	r28, 0x3d	; 61
    2bf0:	de b7       	in	r29, 0x3e	; 62
    2bf2:	9a 83       	std	Y+2, r25	; 0x02
    2bf4:	89 83       	std	Y+1, r24	; 0x01

	LCD_staticdisplayString(_char, LCD_ANIMATE, alignment);
    2bf6:	20 91 3c 03 	lds	r18, 0x033C
    2bfa:	89 81       	ldd	r24, Y+1	; 0x01
    2bfc:	9a 81       	ldd	r25, Y+2	; 0x02
    2bfe:	61 e0       	ldi	r22, 0x01	; 1
    2c00:	42 2f       	mov	r20, r18
    2c02:	0e 94 04 15 	call	0x2a08	; 0x2a08 <LCD_staticdisplayString>

}
    2c06:	0f 90       	pop	r0
    2c08:	0f 90       	pop	r0
    2c0a:	cf 91       	pop	r28
    2c0c:	df 91       	pop	r29
    2c0e:	08 95       	ret

00002c10 <LCD_sendCmd>:

void LCD_sendCmd(u8 cmd)
{
    2c10:	df 93       	push	r29
    2c12:	cf 93       	push	r28
    2c14:	0f 92       	push	r0
    2c16:	cd b7       	in	r28, 0x3d	; 61
    2c18:	de b7       	in	r29, 0x3e	; 62
    2c1a:	89 83       	std	Y+1, r24	; 0x01

	// RS = 0 -> to get command
	Dio_writeChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
    2c1c:	81 e0       	ldi	r24, 0x01	; 1
    2c1e:	61 e0       	ldi	r22, 0x01	; 1
    2c20:	40 e0       	ldi	r20, 0x00	; 0
    2c22:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	LCD_sendData(cmd);
    2c26:	89 81       	ldd	r24, Y+1	; 0x01
    2c28:	0e 94 1d 14 	call	0x283a	; 0x283a <LCD_sendData>

}
    2c2c:	0f 90       	pop	r0
    2c2e:	cf 91       	pop	r28
    2c30:	df 91       	pop	r29
    2c32:	08 95       	ret

00002c34 <LCD_ClearRow>:

void LCD_ClearRow(lcd_row_t rowNum)
{
    2c34:	df 93       	push	r29
    2c36:	cf 93       	push	r28
    2c38:	00 d0       	rcall	.+0      	; 0x2c3a <LCD_ClearRow+0x6>
    2c3a:	cd b7       	in	r28, 0x3d	; 61
    2c3c:	de b7       	in	r29, 0x3e	; 62
    2c3e:	8a 83       	std	Y+2, r24	; 0x02

	LCD_setAddressPosition(rowNum, 0);
    2c40:	8a 81       	ldd	r24, Y+2	; 0x02
    2c42:	60 e0       	ldi	r22, 0x00	; 0
    2c44:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>

	for (u8 i = 0; i < 16; i++)
    2c48:	19 82       	std	Y+1, r1	; 0x01
    2c4a:	06 c0       	rjmp	.+12     	; 0x2c58 <LCD_ClearRow+0x24>
		LCD_displayChar(' ');
    2c4c:	80 e2       	ldi	r24, 0x20	; 32
    2c4e:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
void LCD_ClearRow(lcd_row_t rowNum)
{

	LCD_setAddressPosition(rowNum, 0);

	for (u8 i = 0; i < 16; i++)
    2c52:	89 81       	ldd	r24, Y+1	; 0x01
    2c54:	8f 5f       	subi	r24, 0xFF	; 255
    2c56:	89 83       	std	Y+1, r24	; 0x01
    2c58:	89 81       	ldd	r24, Y+1	; 0x01
    2c5a:	80 31       	cpi	r24, 0x10	; 16
    2c5c:	b8 f3       	brcs	.-18     	; 0x2c4c <LCD_ClearRow+0x18>
		LCD_displayChar(' ');

	LCD_setAddressPosition(rowNum, 0);
    2c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c60:	60 e0       	ldi	r22, 0x00	; 0
    2c62:	0e 94 45 16 	call	0x2c8a	; 0x2c8a <LCD_setAddressPosition>

}
    2c66:	0f 90       	pop	r0
    2c68:	0f 90       	pop	r0
    2c6a:	cf 91       	pop	r28
    2c6c:	df 91       	pop	r29
    2c6e:	08 95       	ret

00002c70 <LCD_setAlignment>:

void LCD_setAlignment(lcd_alignment_t align)
{
    2c70:	df 93       	push	r29
    2c72:	cf 93       	push	r28
    2c74:	0f 92       	push	r0
    2c76:	cd b7       	in	r28, 0x3d	; 61
    2c78:	de b7       	in	r29, 0x3e	; 62
    2c7a:	89 83       	std	Y+1, r24	; 0x01

	alignment = align;
    2c7c:	89 81       	ldd	r24, Y+1	; 0x01
    2c7e:	80 93 3c 03 	sts	0x033C, r24

}
    2c82:	0f 90       	pop	r0
    2c84:	cf 91       	pop	r28
    2c86:	df 91       	pop	r29
    2c88:	08 95       	ret

00002c8a <LCD_setAddressPosition>:

void LCD_setAddressPosition(u8 rowIn, u8 colIn)
{
    2c8a:	df 93       	push	r29
    2c8c:	cf 93       	push	r28
    2c8e:	00 d0       	rcall	.+0      	; 0x2c90 <LCD_setAddressPosition+0x6>
    2c90:	00 d0       	rcall	.+0      	; 0x2c92 <LCD_setAddressPosition+0x8>
    2c92:	cd b7       	in	r28, 0x3d	; 61
    2c94:	de b7       	in	r29, 0x3e	; 62
    2c96:	89 83       	std	Y+1, r24	; 0x01
    2c98:	6a 83       	std	Y+2, r22	; 0x02

	switch (rowIn)
    2c9a:	89 81       	ldd	r24, Y+1	; 0x01
    2c9c:	28 2f       	mov	r18, r24
    2c9e:	30 e0       	ldi	r19, 0x00	; 0
    2ca0:	3c 83       	std	Y+4, r19	; 0x04
    2ca2:	2b 83       	std	Y+3, r18	; 0x03
    2ca4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ca6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ca8:	00 97       	sbiw	r24, 0x00	; 0
    2caa:	31 f0       	breq	.+12     	; 0x2cb8 <LCD_setAddressPosition+0x2e>
    2cac:	2b 81       	ldd	r18, Y+3	; 0x03
    2cae:	3c 81       	ldd	r19, Y+4	; 0x04
    2cb0:	21 30       	cpi	r18, 0x01	; 1
    2cb2:	31 05       	cpc	r19, r1
    2cb4:	49 f0       	breq	.+18     	; 0x2cc8 <LCD_setAddressPosition+0x3e>
    2cb6:	0f c0       	rjmp	.+30     	; 0x2cd6 <LCD_setAddressPosition+0x4c>
	{

	case LCD_ROW0:
		row = rowIn;
    2cb8:	89 81       	ldd	r24, Y+1	; 0x01
    2cba:	80 93 50 03 	sts	0x0350, r24
		LCD_sendCmd(LCD_ROW0_AD + colIn);
    2cbe:	8a 81       	ldd	r24, Y+2	; 0x02
    2cc0:	80 58       	subi	r24, 0x80	; 128
    2cc2:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
    2cc6:	07 c0       	rjmp	.+14     	; 0x2cd6 <LCD_setAddressPosition+0x4c>
		break;

	case LCD_ROW1:
		row = rowIn;
    2cc8:	89 81       	ldd	r24, Y+1	; 0x01
    2cca:	80 93 50 03 	sts	0x0350, r24
		LCD_sendCmd(LCD_ROW1_AD + colIn);
    2cce:	8a 81       	ldd	r24, Y+2	; 0x02
    2cd0:	80 54       	subi	r24, 0x40	; 64
    2cd2:	0e 94 08 16 	call	0x2c10	; 0x2c10 <LCD_sendCmd>
		break;

	}

}
    2cd6:	0f 90       	pop	r0
    2cd8:	0f 90       	pop	r0
    2cda:	0f 90       	pop	r0
    2cdc:	0f 90       	pop	r0
    2cde:	cf 91       	pop	r28
    2ce0:	df 91       	pop	r29
    2ce2:	08 95       	ret

00002ce4 <Keypad_keypadInit>:
		{'*', '0', '#', 'D'}
};

void Keypad_keypadInit()

{
    2ce4:	df 93       	push	r29
    2ce6:	cf 93       	push	r28
    2ce8:	cd b7       	in	r28, 0x3d	; 61
    2cea:	de b7       	in	r29, 0x3e	; 62

	// Set row to input
	Dio_configChanel(DIO_PORTC, DIO_PIN3, DIO_INPUT);
    2cec:	82 e0       	ldi	r24, 0x02	; 2
    2cee:	63 e0       	ldi	r22, 0x03	; 3
    2cf0:	40 e0       	ldi	r20, 0x00	; 0
    2cf2:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTC, DIO_PIN4, DIO_INPUT);
    2cf6:	82 e0       	ldi	r24, 0x02	; 2
    2cf8:	64 e0       	ldi	r22, 0x04	; 4
    2cfa:	40 e0       	ldi	r20, 0x00	; 0
    2cfc:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTC, DIO_PIN5, DIO_INPUT);
    2d00:	82 e0       	ldi	r24, 0x02	; 2
    2d02:	65 e0       	ldi	r22, 0x05	; 5
    2d04:	40 e0       	ldi	r20, 0x00	; 0
    2d06:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTC, DIO_PIN6, DIO_INPUT);
    2d0a:	82 e0       	ldi	r24, 0x02	; 2
    2d0c:	66 e0       	ldi	r22, 0x06	; 6
    2d0e:	40 e0       	ldi	r20, 0x00	; 0
    2d10:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// Set col to output
	Dio_configChanel(DIO_PORTB, DIO_PIN4, DIO_OUTPUT);
    2d14:	81 e0       	ldi	r24, 0x01	; 1
    2d16:	64 e0       	ldi	r22, 0x04	; 4
    2d18:	41 e0       	ldi	r20, 0x01	; 1
    2d1a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN5, DIO_OUTPUT);
    2d1e:	81 e0       	ldi	r24, 0x01	; 1
    2d20:	65 e0       	ldi	r22, 0x05	; 5
    2d22:	41 e0       	ldi	r20, 0x01	; 1
    2d24:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN6, DIO_OUTPUT);
    2d28:	81 e0       	ldi	r24, 0x01	; 1
    2d2a:	66 e0       	ldi	r22, 0x06	; 6
    2d2c:	41 e0       	ldi	r20, 0x01	; 1
    2d2e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTB, DIO_PIN7, DIO_OUTPUT);
    2d32:	81 e0       	ldi	r24, 0x01	; 1
    2d34:	67 e0       	ldi	r22, 0x07	; 7
    2d36:	41 e0       	ldi	r20, 0x01	; 1
    2d38:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// Set col to high
	Dio_writeChanel(DIO_PORTB, DIO_PIN4, DIO_HIGH);
    2d3c:	81 e0       	ldi	r24, 0x01	; 1
    2d3e:	64 e0       	ldi	r22, 0x04	; 4
    2d40:	41 e0       	ldi	r20, 0x01	; 1
    2d42:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTB, DIO_PIN5, DIO_HIGH);
    2d46:	81 e0       	ldi	r24, 0x01	; 1
    2d48:	65 e0       	ldi	r22, 0x05	; 5
    2d4a:	41 e0       	ldi	r20, 0x01	; 1
    2d4c:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTB, DIO_PIN6, DIO_HIGH);
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	66 e0       	ldi	r22, 0x06	; 6
    2d54:	41 e0       	ldi	r20, 0x01	; 1
    2d56:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	Dio_writeChanel(DIO_PORTB, DIO_PIN7, DIO_HIGH);
    2d5a:	81 e0       	ldi	r24, 0x01	; 1
    2d5c:	67 e0       	ldi	r22, 0x07	; 7
    2d5e:	41 e0       	ldi	r20, 0x01	; 1
    2d60:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

}
    2d64:	cf 91       	pop	r28
    2d66:	df 91       	pop	r29
    2d68:	08 95       	ret

00002d6a <Keypad_buttonIsPressed>:
boolean Keypad_buttonIsPressed()
{
    2d6a:	df 93       	push	r29
    2d6c:	cf 93       	push	r28
    2d6e:	0f 92       	push	r0
    2d70:	cd b7       	in	r28, 0x3d	; 61
    2d72:	de b7       	in	r29, 0x3e	; 62

	if (
    2d74:	82 e0       	ldi	r24, 0x02	; 2
    2d76:	63 e0       	ldi	r22, 0x03	; 3
    2d78:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2d7c:	88 23       	and	r24, r24
    2d7e:	91 f4       	brne	.+36     	; 0x2da4 <Keypad_buttonIsPressed+0x3a>
    2d80:	82 e0       	ldi	r24, 0x02	; 2
    2d82:	64 e0       	ldi	r22, 0x04	; 4
    2d84:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2d88:	88 23       	and	r24, r24
    2d8a:	61 f4       	brne	.+24     	; 0x2da4 <Keypad_buttonIsPressed+0x3a>
    2d8c:	82 e0       	ldi	r24, 0x02	; 2
    2d8e:	65 e0       	ldi	r22, 0x05	; 5
    2d90:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2d94:	88 23       	and	r24, r24
    2d96:	31 f4       	brne	.+12     	; 0x2da4 <Keypad_buttonIsPressed+0x3a>
    2d98:	82 e0       	ldi	r24, 0x02	; 2
    2d9a:	66 e0       	ldi	r22, 0x06	; 6
    2d9c:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2da0:	88 23       	and	r24, r24
    2da2:	19 f0       	breq	.+6      	; 0x2daa <Keypad_buttonIsPressed+0x40>
			Dio_udtreadChanel(DIO_PORTC, DIO_PIN5) ||
			Dio_udtreadChanel(DIO_PORTC, DIO_PIN6)

	)
	{
		return TRUE;
    2da4:	81 e0       	ldi	r24, 0x01	; 1
    2da6:	89 83       	std	Y+1, r24	; 0x01
    2da8:	01 c0       	rjmp	.+2      	; 0x2dac <Keypad_buttonIsPressed+0x42>
	}
	else
	{
		return FALSE;
    2daa:	19 82       	std	Y+1, r1	; 0x01
    2dac:	89 81       	ldd	r24, Y+1	; 0x01
	}

}
    2dae:	0f 90       	pop	r0
    2db0:	cf 91       	pop	r28
    2db2:	df 91       	pop	r29
    2db4:	08 95       	ret

00002db6 <Keypad_getButton>:

u8 Keypad_getButton()
{
    2db6:	df 93       	push	r29
    2db8:	cf 93       	push	r28
    2dba:	cd b7       	in	r28, 0x3d	; 61
    2dbc:	de b7       	in	r29, 0x3e	; 62
    2dbe:	61 97       	sbiw	r28, 0x11	; 17
    2dc0:	0f b6       	in	r0, 0x3f	; 63
    2dc2:	f8 94       	cli
    2dc4:	de bf       	out	0x3e, r29	; 62
    2dc6:	0f be       	out	0x3f, r0	; 63
    2dc8:	cd bf       	out	0x3d, r28	; 61

//	if (Keypad_buttonIsPressed() == FALSE)
//		return KEYPAD_INVALID;

	keypad_row_t row = KEYPAD_INVALID;
    2dca:	8f ef       	ldi	r24, 0xFF	; 255
    2dcc:	88 8b       	std	Y+16, r24	; 0x10
	keypad_col_t col = KEYPAD_INVALID;
    2dce:	8f ef       	ldi	r24, 0xFF	; 255
    2dd0:	8f 87       	std	Y+15, r24	; 0x0f

//	if (!Keypad_buttonIsPressed())
//		return KEYPAD_INVALID;

	row = Keypad_getRow();
    2dd2:	0e 94 91 17 	call	0x2f22	; 0x2f22 <Keypad_getRow>
    2dd6:	88 8b       	std	Y+16, r24	; 0x10

	if (row == KEYPAD_INVALID)
    2dd8:	88 89       	ldd	r24, Y+16	; 0x10
    2dda:	8f 3f       	cpi	r24, 0xFF	; 255
    2ddc:	19 f4       	brne	.+6      	; 0x2de4 <Keypad_getButton+0x2e>
		return KEYPAD_INVALID;
    2dde:	8f ef       	ldi	r24, 0xFF	; 255
    2de0:	89 8b       	std	Y+17, r24	; 0x11
    2de2:	95 c0       	rjmp	.+298    	; 0x2f0e <Keypad_getButton+0x158>

	col = Keypad_getCol(row);
    2de4:	88 89       	ldd	r24, Y+16	; 0x10
    2de6:	0e 94 c0 17 	call	0x2f80	; 0x2f80 <Keypad_getCol>
    2dea:	8f 87       	std	Y+15, r24	; 0x0f

	if (row == KEYPAD_INVALID || col == KEYPAD_INVALID)
    2dec:	88 89       	ldd	r24, Y+16	; 0x10
    2dee:	8f 3f       	cpi	r24, 0xFF	; 255
    2df0:	19 f0       	breq	.+6      	; 0x2df8 <Keypad_getButton+0x42>
    2df2:	8f 85       	ldd	r24, Y+15	; 0x0f
    2df4:	8f 3f       	cpi	r24, 0xFF	; 255
    2df6:	19 f4       	brne	.+6      	; 0x2dfe <Keypad_getButton+0x48>
		return KEYPAD_INVALID;
    2df8:	8f ef       	ldi	r24, 0xFF	; 255
    2dfa:	89 8b       	std	Y+17, r24	; 0x11
    2dfc:	88 c0       	rjmp	.+272    	; 0x2f0e <Keypad_getButton+0x158>

	while (Keypad_buttonIsPressed() == TRUE);
    2dfe:	0e 94 b5 16 	call	0x2d6a	; 0x2d6a <Keypad_buttonIsPressed>
    2e02:	81 30       	cpi	r24, 0x01	; 1
    2e04:	e1 f3       	breq	.-8      	; 0x2dfe <Keypad_getButton+0x48>
    2e06:	80 e0       	ldi	r24, 0x00	; 0
    2e08:	90 e0       	ldi	r25, 0x00	; 0
    2e0a:	a0 ea       	ldi	r26, 0xA0	; 160
    2e0c:	b0 e4       	ldi	r27, 0x40	; 64
    2e0e:	8b 87       	std	Y+11, r24	; 0x0b
    2e10:	9c 87       	std	Y+12, r25	; 0x0c
    2e12:	ad 87       	std	Y+13, r26	; 0x0d
    2e14:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e16:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e18:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e1e:	20 e0       	ldi	r18, 0x00	; 0
    2e20:	30 e0       	ldi	r19, 0x00	; 0
    2e22:	4a e7       	ldi	r20, 0x7A	; 122
    2e24:	55 e4       	ldi	r21, 0x45	; 69
    2e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2a:	dc 01       	movw	r26, r24
    2e2c:	cb 01       	movw	r24, r22
    2e2e:	8f 83       	std	Y+7, r24	; 0x07
    2e30:	98 87       	std	Y+8, r25	; 0x08
    2e32:	a9 87       	std	Y+9, r26	; 0x09
    2e34:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e36:	6f 81       	ldd	r22, Y+7	; 0x07
    2e38:	78 85       	ldd	r23, Y+8	; 0x08
    2e3a:	89 85       	ldd	r24, Y+9	; 0x09
    2e3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e3e:	20 e0       	ldi	r18, 0x00	; 0
    2e40:	30 e0       	ldi	r19, 0x00	; 0
    2e42:	40 e8       	ldi	r20, 0x80	; 128
    2e44:	5f e3       	ldi	r21, 0x3F	; 63
    2e46:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e4a:	88 23       	and	r24, r24
    2e4c:	2c f4       	brge	.+10     	; 0x2e58 <Keypad_getButton+0xa2>
		__ticks = 1;
    2e4e:	81 e0       	ldi	r24, 0x01	; 1
    2e50:	90 e0       	ldi	r25, 0x00	; 0
    2e52:	9e 83       	std	Y+6, r25	; 0x06
    2e54:	8d 83       	std	Y+5, r24	; 0x05
    2e56:	3f c0       	rjmp	.+126    	; 0x2ed6 <Keypad_getButton+0x120>
	else if (__tmp > 65535)
    2e58:	6f 81       	ldd	r22, Y+7	; 0x07
    2e5a:	78 85       	ldd	r23, Y+8	; 0x08
    2e5c:	89 85       	ldd	r24, Y+9	; 0x09
    2e5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e60:	20 e0       	ldi	r18, 0x00	; 0
    2e62:	3f ef       	ldi	r19, 0xFF	; 255
    2e64:	4f e7       	ldi	r20, 0x7F	; 127
    2e66:	57 e4       	ldi	r21, 0x47	; 71
    2e68:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e6c:	18 16       	cp	r1, r24
    2e6e:	4c f5       	brge	.+82     	; 0x2ec2 <Keypad_getButton+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e70:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e72:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e74:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e76:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e78:	20 e0       	ldi	r18, 0x00	; 0
    2e7a:	30 e0       	ldi	r19, 0x00	; 0
    2e7c:	40 e2       	ldi	r20, 0x20	; 32
    2e7e:	51 e4       	ldi	r21, 0x41	; 65
    2e80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e84:	dc 01       	movw	r26, r24
    2e86:	cb 01       	movw	r24, r22
    2e88:	bc 01       	movw	r22, r24
    2e8a:	cd 01       	movw	r24, r26
    2e8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e90:	dc 01       	movw	r26, r24
    2e92:	cb 01       	movw	r24, r22
    2e94:	9e 83       	std	Y+6, r25	; 0x06
    2e96:	8d 83       	std	Y+5, r24	; 0x05
    2e98:	0f c0       	rjmp	.+30     	; 0x2eb8 <Keypad_getButton+0x102>
    2e9a:	80 e9       	ldi	r24, 0x90	; 144
    2e9c:	91 e0       	ldi	r25, 0x01	; 1
    2e9e:	9c 83       	std	Y+4, r25	; 0x04
    2ea0:	8b 83       	std	Y+3, r24	; 0x03
    2ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea6:	01 97       	sbiw	r24, 0x01	; 1
    2ea8:	f1 f7       	brne	.-4      	; 0x2ea6 <Keypad_getButton+0xf0>
    2eaa:	9c 83       	std	Y+4, r25	; 0x04
    2eac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eae:	8d 81       	ldd	r24, Y+5	; 0x05
    2eb0:	9e 81       	ldd	r25, Y+6	; 0x06
    2eb2:	01 97       	sbiw	r24, 0x01	; 1
    2eb4:	9e 83       	std	Y+6, r25	; 0x06
    2eb6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eb8:	8d 81       	ldd	r24, Y+5	; 0x05
    2eba:	9e 81       	ldd	r25, Y+6	; 0x06
    2ebc:	00 97       	sbiw	r24, 0x00	; 0
    2ebe:	69 f7       	brne	.-38     	; 0x2e9a <Keypad_getButton+0xe4>
    2ec0:	14 c0       	rjmp	.+40     	; 0x2eea <Keypad_getButton+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ec2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ec4:	78 85       	ldd	r23, Y+8	; 0x08
    2ec6:	89 85       	ldd	r24, Y+9	; 0x09
    2ec8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ece:	dc 01       	movw	r26, r24
    2ed0:	cb 01       	movw	r24, r22
    2ed2:	9e 83       	std	Y+6, r25	; 0x06
    2ed4:	8d 83       	std	Y+5, r24	; 0x05
    2ed6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eda:	9a 83       	std	Y+2, r25	; 0x02
    2edc:	89 83       	std	Y+1, r24	; 0x01
    2ede:	89 81       	ldd	r24, Y+1	; 0x01
    2ee0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ee2:	01 97       	sbiw	r24, 0x01	; 1
    2ee4:	f1 f7       	brne	.-4      	; 0x2ee2 <Keypad_getButton+0x12c>
    2ee6:	9a 83       	std	Y+2, r25	; 0x02
    2ee8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);

	return Keypad_Layout[row][col]; // || (row << 4) | col
    2eea:	88 89       	ldd	r24, Y+16	; 0x10
    2eec:	48 2f       	mov	r20, r24
    2eee:	50 e0       	ldi	r21, 0x00	; 0
    2ef0:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ef2:	28 2f       	mov	r18, r24
    2ef4:	30 e0       	ldi	r19, 0x00	; 0
    2ef6:	ca 01       	movw	r24, r20
    2ef8:	88 0f       	add	r24, r24
    2efa:	99 1f       	adc	r25, r25
    2efc:	88 0f       	add	r24, r24
    2efe:	99 1f       	adc	r25, r25
    2f00:	82 0f       	add	r24, r18
    2f02:	93 1f       	adc	r25, r19
    2f04:	fc 01       	movw	r30, r24
    2f06:	e3 5c       	subi	r30, 0xC3	; 195
    2f08:	fc 4f       	sbci	r31, 0xFC	; 252
    2f0a:	80 81       	ld	r24, Z
    2f0c:	89 8b       	std	Y+17, r24	; 0x11
    2f0e:	89 89       	ldd	r24, Y+17	; 0x11

}
    2f10:	61 96       	adiw	r28, 0x11	; 17
    2f12:	0f b6       	in	r0, 0x3f	; 63
    2f14:	f8 94       	cli
    2f16:	de bf       	out	0x3e, r29	; 62
    2f18:	0f be       	out	0x3f, r0	; 63
    2f1a:	cd bf       	out	0x3d, r28	; 61
    2f1c:	cf 91       	pop	r28
    2f1e:	df 91       	pop	r29
    2f20:	08 95       	ret

00002f22 <Keypad_getRow>:

keypad_row_t Keypad_getRow()
{
    2f22:	df 93       	push	r29
    2f24:	cf 93       	push	r28
    2f26:	0f 92       	push	r0
    2f28:	cd b7       	in	r28, 0x3d	; 61
    2f2a:	de b7       	in	r29, 0x3e	; 62

	if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN3) == 1)
    2f2c:	82 e0       	ldi	r24, 0x02	; 2
    2f2e:	63 e0       	ldi	r22, 0x03	; 3
    2f30:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2f34:	81 30       	cpi	r24, 0x01	; 1
    2f36:	11 f4       	brne	.+4      	; 0x2f3c <Keypad_getRow+0x1a>
	{
//		LCD_displayInt(KEYPAD_ROW0);
		return KEYPAD_ROW0;
    2f38:	19 82       	std	Y+1, r1	; 0x01
    2f3a:	1d c0       	rjmp	.+58     	; 0x2f76 <Keypad_getRow+0x54>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN4) == 1)
    2f3c:	82 e0       	ldi	r24, 0x02	; 2
    2f3e:	64 e0       	ldi	r22, 0x04	; 4
    2f40:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2f44:	81 30       	cpi	r24, 0x01	; 1
    2f46:	19 f4       	brne	.+6      	; 0x2f4e <Keypad_getRow+0x2c>
	{
//		LCD_displayInt(KEYPAD_ROW1);
		return KEYPAD_ROW1;
    2f48:	81 e0       	ldi	r24, 0x01	; 1
    2f4a:	89 83       	std	Y+1, r24	; 0x01
    2f4c:	14 c0       	rjmp	.+40     	; 0x2f76 <Keypad_getRow+0x54>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN5) == 1)
    2f4e:	82 e0       	ldi	r24, 0x02	; 2
    2f50:	65 e0       	ldi	r22, 0x05	; 5
    2f52:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2f56:	81 30       	cpi	r24, 0x01	; 1
    2f58:	19 f4       	brne	.+6      	; 0x2f60 <Keypad_getRow+0x3e>
	{
//		LCD_displayInt(KEYPAD_ROW2);
		return KEYPAD_ROW2;
    2f5a:	82 e0       	ldi	r24, 0x02	; 2
    2f5c:	89 83       	std	Y+1, r24	; 0x01
    2f5e:	0b c0       	rjmp	.+22     	; 0x2f76 <Keypad_getRow+0x54>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN6) == 1)
    2f60:	82 e0       	ldi	r24, 0x02	; 2
    2f62:	66 e0       	ldi	r22, 0x06	; 6
    2f64:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    2f68:	81 30       	cpi	r24, 0x01	; 1
    2f6a:	19 f4       	brne	.+6      	; 0x2f72 <Keypad_getRow+0x50>
	{
//		LCD_displayInt(KEYPAD_ROW3);
		return KEYPAD_ROW3;
    2f6c:	83 e0       	ldi	r24, 0x03	; 3
    2f6e:	89 83       	std	Y+1, r24	; 0x01
    2f70:	02 c0       	rjmp	.+4      	; 0x2f76 <Keypad_getRow+0x54>
	}
	else
		return KEYPAD_INVALID;
    2f72:	8f ef       	ldi	r24, 0xFF	; 255
    2f74:	89 83       	std	Y+1, r24	; 0x01
    2f76:	89 81       	ldd	r24, Y+1	; 0x01

}
    2f78:	0f 90       	pop	r0
    2f7a:	cf 91       	pop	r28
    2f7c:	df 91       	pop	r29
    2f7e:	08 95       	ret

00002f80 <Keypad_getCol>:

keypad_col_t Keypad_getCol(keypad_row_t row)
{
    2f80:	df 93       	push	r29
    2f82:	cf 93       	push	r28
    2f84:	00 d0       	rcall	.+0      	; 0x2f86 <Keypad_getCol+0x6>
    2f86:	cd b7       	in	r28, 0x3d	; 61
    2f88:	de b7       	in	r29, 0x3e	; 62
    2f8a:	89 83       	std	Y+1, r24	; 0x01
	// Switch every col to 0 and check if row still high
	// If row switched to low, return col


	// Col 1
	Dio_writeChanel(DIO_PORTB, DIO_PIN4, DIO_LOW);
    2f8c:	81 e0       	ldi	r24, 0x01	; 1
    2f8e:	64 e0       	ldi	r22, 0x04	; 4
    2f90:	40 e0       	ldi	r20, 0x00	; 0
    2f92:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	if (row != Keypad_getRow())
    2f96:	0e 94 91 17 	call	0x2f22	; 0x2f22 <Keypad_getRow>
    2f9a:	98 2f       	mov	r25, r24
    2f9c:	89 81       	ldd	r24, Y+1	; 0x01
    2f9e:	98 17       	cp	r25, r24
    2fa0:	39 f0       	breq	.+14     	; 0x2fb0 <Keypad_getCol+0x30>
	{

		Dio_writeChanel(DIO_PORTB, DIO_PIN4, DIO_HIGH);
    2fa2:	81 e0       	ldi	r24, 0x01	; 1
    2fa4:	64 e0       	ldi	r22, 0x04	; 4
    2fa6:	41 e0       	ldi	r20, 0x01	; 1
    2fa8:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		return KEYPAD_COL0;
    2fac:	1a 82       	std	Y+2, r1	; 0x02
    2fae:	4f c0       	rjmp	.+158    	; 0x304e <Keypad_getCol+0xce>

	}
	Dio_writeChanel(DIO_PORTB, DIO_PIN4, DIO_HIGH);
    2fb0:	81 e0       	ldi	r24, 0x01	; 1
    2fb2:	64 e0       	ldi	r22, 0x04	; 4
    2fb4:	41 e0       	ldi	r20, 0x01	; 1
    2fb6:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Col 2
	Dio_writeChanel(DIO_PORTB, DIO_PIN5, DIO_LOW);
    2fba:	81 e0       	ldi	r24, 0x01	; 1
    2fbc:	65 e0       	ldi	r22, 0x05	; 5
    2fbe:	40 e0       	ldi	r20, 0x00	; 0
    2fc0:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	if (row != Keypad_getRow())
    2fc4:	0e 94 91 17 	call	0x2f22	; 0x2f22 <Keypad_getRow>
    2fc8:	98 2f       	mov	r25, r24
    2fca:	89 81       	ldd	r24, Y+1	; 0x01
    2fcc:	98 17       	cp	r25, r24
    2fce:	41 f0       	breq	.+16     	; 0x2fe0 <Keypad_getCol+0x60>
	{

		Dio_writeChanel(DIO_PORTB, DIO_PIN5, DIO_HIGH);
    2fd0:	81 e0       	ldi	r24, 0x01	; 1
    2fd2:	65 e0       	ldi	r22, 0x05	; 5
    2fd4:	41 e0       	ldi	r20, 0x01	; 1
    2fd6:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		return KEYPAD_COL1;
    2fda:	81 e0       	ldi	r24, 0x01	; 1
    2fdc:	8a 83       	std	Y+2, r24	; 0x02
    2fde:	37 c0       	rjmp	.+110    	; 0x304e <Keypad_getCol+0xce>

	}
	Dio_writeChanel(DIO_PORTB, DIO_PIN5, DIO_HIGH);
    2fe0:	81 e0       	ldi	r24, 0x01	; 1
    2fe2:	65 e0       	ldi	r22, 0x05	; 5
    2fe4:	41 e0       	ldi	r20, 0x01	; 1
    2fe6:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Col 3
	Dio_writeChanel(DIO_PORTB, DIO_PIN6, DIO_LOW);
    2fea:	81 e0       	ldi	r24, 0x01	; 1
    2fec:	66 e0       	ldi	r22, 0x06	; 6
    2fee:	40 e0       	ldi	r20, 0x00	; 0
    2ff0:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	if (row != Keypad_getRow())
    2ff4:	0e 94 91 17 	call	0x2f22	; 0x2f22 <Keypad_getRow>
    2ff8:	98 2f       	mov	r25, r24
    2ffa:	89 81       	ldd	r24, Y+1	; 0x01
    2ffc:	98 17       	cp	r25, r24
    2ffe:	41 f0       	breq	.+16     	; 0x3010 <Keypad_getCol+0x90>
	{

		Dio_writeChanel(DIO_PORTB, DIO_PIN6, DIO_HIGH);
    3000:	81 e0       	ldi	r24, 0x01	; 1
    3002:	66 e0       	ldi	r22, 0x06	; 6
    3004:	41 e0       	ldi	r20, 0x01	; 1
    3006:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		return KEYPAD_COL2;
    300a:	82 e0       	ldi	r24, 0x02	; 2
    300c:	8a 83       	std	Y+2, r24	; 0x02
    300e:	1f c0       	rjmp	.+62     	; 0x304e <Keypad_getCol+0xce>

	}
	Dio_writeChanel(DIO_PORTB, DIO_PIN6, DIO_HIGH);
    3010:	81 e0       	ldi	r24, 0x01	; 1
    3012:	66 e0       	ldi	r22, 0x06	; 6
    3014:	41 e0       	ldi	r20, 0x01	; 1
    3016:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// Col 4
	Dio_writeChanel(DIO_PORTB, DIO_PIN7, DIO_LOW);
    301a:	81 e0       	ldi	r24, 0x01	; 1
    301c:	67 e0       	ldi	r22, 0x07	; 7
    301e:	40 e0       	ldi	r20, 0x00	; 0
    3020:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
	if (row != Keypad_getRow())
    3024:	0e 94 91 17 	call	0x2f22	; 0x2f22 <Keypad_getRow>
    3028:	98 2f       	mov	r25, r24
    302a:	89 81       	ldd	r24, Y+1	; 0x01
    302c:	98 17       	cp	r25, r24
    302e:	41 f0       	breq	.+16     	; 0x3040 <Keypad_getCol+0xc0>
	{

		Dio_writeChanel(DIO_PORTB, DIO_PIN7, DIO_HIGH);
    3030:	81 e0       	ldi	r24, 0x01	; 1
    3032:	67 e0       	ldi	r22, 0x07	; 7
    3034:	41 e0       	ldi	r20, 0x01	; 1
    3036:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		return KEYPAD_COL3;
    303a:	83 e0       	ldi	r24, 0x03	; 3
    303c:	8a 83       	std	Y+2, r24	; 0x02
    303e:	07 c0       	rjmp	.+14     	; 0x304e <Keypad_getCol+0xce>

	}

	Dio_writeChanel(DIO_PORTB, DIO_PIN7, DIO_HIGH);
    3040:	81 e0       	ldi	r24, 0x01	; 1
    3042:	67 e0       	ldi	r22, 0x07	; 7
    3044:	41 e0       	ldi	r20, 0x01	; 1
    3046:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	return KEYPAD_INVALID;
    304a:	8f ef       	ldi	r24, 0xFF	; 255
    304c:	8a 83       	std	Y+2, r24	; 0x02
    304e:	8a 81       	ldd	r24, Y+2	; 0x02

}
    3050:	0f 90       	pop	r0
    3052:	0f 90       	pop	r0
    3054:	cf 91       	pop	r28
    3056:	df 91       	pop	r29
    3058:	08 95       	ret

0000305a <Keypad_GetString>:


void Keypad_GetString(u8* string, u8 size)
{
    305a:	df 93       	push	r29
    305c:	cf 93       	push	r28
    305e:	00 d0       	rcall	.+0      	; 0x3060 <Keypad_GetString+0x6>
    3060:	00 d0       	rcall	.+0      	; 0x3062 <Keypad_GetString+0x8>
    3062:	0f 92       	push	r0
    3064:	cd b7       	in	r28, 0x3d	; 61
    3066:	de b7       	in	r29, 0x3e	; 62
    3068:	9c 83       	std	Y+4, r25	; 0x04
    306a:	8b 83       	std	Y+3, r24	; 0x03
    306c:	6d 83       	std	Y+5, r22	; 0x05

	u8 tmp = Keypad_getButton();
    306e:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    3072:	8a 83       	std	Y+2, r24	; 0x02
    3074:	03 c0       	rjmp	.+6      	; 0x307c <Keypad_GetString+0x22>
	while (tmp == KEYPAD_INVALID)
	{
		tmp = Keypad_getButton();
    3076:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    307a:	8a 83       	std	Y+2, r24	; 0x02

void Keypad_GetString(u8* string, u8 size)
{

	u8 tmp = Keypad_getButton();
	while (tmp == KEYPAD_INVALID)
    307c:	8a 81       	ldd	r24, Y+2	; 0x02
    307e:	8f 3f       	cpi	r24, 0xFF	; 255
    3080:	d1 f3       	breq	.-12     	; 0x3076 <Keypad_GetString+0x1c>
	{
		tmp = Keypad_getButton();
	}

	u8 i = 0;
    3082:	19 82       	std	Y+1, r1	; 0x01
    3084:	17 c0       	rjmp	.+46     	; 0x30b4 <Keypad_GetString+0x5a>

	while ((tmp != '*') && (i < size - 1))
	{

		string[i] = tmp;
    3086:	89 81       	ldd	r24, Y+1	; 0x01
    3088:	28 2f       	mov	r18, r24
    308a:	30 e0       	ldi	r19, 0x00	; 0
    308c:	8b 81       	ldd	r24, Y+3	; 0x03
    308e:	9c 81       	ldd	r25, Y+4	; 0x04
    3090:	fc 01       	movw	r30, r24
    3092:	e2 0f       	add	r30, r18
    3094:	f3 1f       	adc	r31, r19
    3096:	8a 81       	ldd	r24, Y+2	; 0x02
    3098:	80 83       	st	Z, r24
		tmp = Keypad_getButton();
    309a:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    309e:	8a 83       	std	Y+2, r24	; 0x02
    30a0:	03 c0       	rjmp	.+6      	; 0x30a8 <Keypad_GetString+0x4e>
		while (tmp == KEYPAD_INVALID)
		{
			tmp = Keypad_getButton();
    30a2:	0e 94 db 16 	call	0x2db6	; 0x2db6 <Keypad_getButton>
    30a6:	8a 83       	std	Y+2, r24	; 0x02
	while ((tmp != '*') && (i < size - 1))
	{

		string[i] = tmp;
		tmp = Keypad_getButton();
		while (tmp == KEYPAD_INVALID)
    30a8:	8a 81       	ldd	r24, Y+2	; 0x02
    30aa:	8f 3f       	cpi	r24, 0xFF	; 255
    30ac:	d1 f3       	breq	.-12     	; 0x30a2 <Keypad_GetString+0x48>
		{
			tmp = Keypad_getButton();
		}
		i++;
    30ae:	89 81       	ldd	r24, Y+1	; 0x01
    30b0:	8f 5f       	subi	r24, 0xFF	; 255
    30b2:	89 83       	std	Y+1, r24	; 0x01
		tmp = Keypad_getButton();
	}

	u8 i = 0;

	while ((tmp != '*') && (i < size - 1))
    30b4:	8a 81       	ldd	r24, Y+2	; 0x02
    30b6:	8a 32       	cpi	r24, 0x2A	; 42
    30b8:	51 f0       	breq	.+20     	; 0x30ce <Keypad_GetString+0x74>
    30ba:	89 81       	ldd	r24, Y+1	; 0x01
    30bc:	28 2f       	mov	r18, r24
    30be:	30 e0       	ldi	r19, 0x00	; 0
    30c0:	8d 81       	ldd	r24, Y+5	; 0x05
    30c2:	88 2f       	mov	r24, r24
    30c4:	90 e0       	ldi	r25, 0x00	; 0
    30c6:	01 97       	sbiw	r24, 0x01	; 1
    30c8:	28 17       	cp	r18, r24
    30ca:	39 07       	cpc	r19, r25
    30cc:	e4 f2       	brlt	.-72     	; 0x3086 <Keypad_GetString+0x2c>
		i++;

	}

	// For precise memory allocation, add 1 to the size of the array for the null char
	string[i] = '\0';
    30ce:	89 81       	ldd	r24, Y+1	; 0x01
    30d0:	28 2f       	mov	r18, r24
    30d2:	30 e0       	ldi	r19, 0x00	; 0
    30d4:	8b 81       	ldd	r24, Y+3	; 0x03
    30d6:	9c 81       	ldd	r25, Y+4	; 0x04
    30d8:	fc 01       	movw	r30, r24
    30da:	e2 0f       	add	r30, r18
    30dc:	f3 1f       	adc	r31, r19
    30de:	10 82       	st	Z, r1

}
    30e0:	0f 90       	pop	r0
    30e2:	0f 90       	pop	r0
    30e4:	0f 90       	pop	r0
    30e6:	0f 90       	pop	r0
    30e8:	0f 90       	pop	r0
    30ea:	cf 91       	pop	r28
    30ec:	df 91       	pop	r29
    30ee:	08 95       	ret

000030f0 <HC05_Init>:
 */

#include "HC-05.h"

void HC05_Init()
{
    30f0:	df 93       	push	r29
    30f2:	cf 93       	push	r28
    30f4:	cd b7       	in	r28, 0x3d	; 61
    30f6:	de b7       	in	r29, 0x3e	; 62

	// HC 05 has to be communicated with 9600 baudrate when data mode
	UART_Init(9600);
    30f8:	60 e8       	ldi	r22, 0x80	; 128
    30fa:	75 e2       	ldi	r23, 0x25	; 37
    30fc:	80 e0       	ldi	r24, 0x00	; 0
    30fe:	90 e0       	ldi	r25, 0x00	; 0
    3100:	0e 94 e1 1c 	call	0x39c2	; 0x39c2 <UART_Init>
//	Dio_configChanel(DIO_PORTD, DIO_PIN2, DIO_OUTPUT);

//	// State (if the device is connected or not)
//	Dio_configChanel(DIO_PORTD, DIO_PIN3, DIO_INPUT);

}
    3104:	cf 91       	pop	r28
    3106:	df 91       	pop	r29
    3108:	08 95       	ret

0000310a <HC05_IsConnected>:

boolean HC05_IsConnected()
{
    310a:	df 93       	push	r29
    310c:	cf 93       	push	r28
    310e:	0f 92       	push	r0
    3110:	cd b7       	in	r28, 0x3d	; 61
    3112:	de b7       	in	r29, 0x3e	; 62

	if (Dio_udtreadChanel(DIO_PORTD, DIO_PIN3))
    3114:	83 e0       	ldi	r24, 0x03	; 3
    3116:	63 e0       	ldi	r22, 0x03	; 3
    3118:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    311c:	88 23       	and	r24, r24
    311e:	19 f0       	breq	.+6      	; 0x3126 <HC05_IsConnected+0x1c>
	{
		return TRUE;
    3120:	81 e0       	ldi	r24, 0x01	; 1
    3122:	89 83       	std	Y+1, r24	; 0x01
    3124:	01 c0       	rjmp	.+2      	; 0x3128 <HC05_IsConnected+0x1e>
	}

	return FALSE;
    3126:	19 82       	std	Y+1, r1	; 0x01
    3128:	89 81       	ldd	r24, Y+1	; 0x01

}
    312a:	0f 90       	pop	r0
    312c:	cf 91       	pop	r28
    312e:	df 91       	pop	r29
    3130:	08 95       	ret

00003132 <HC05_ReceiveCharNonBlock>:

u8 HC05_ReceiveCharNonBlock()
{
    3132:	df 93       	push	r29
    3134:	cf 93       	push	r28
    3136:	cd b7       	in	r28, 0x3d	; 61
    3138:	de b7       	in	r29, 0x3e	; 62

	return UART_ReceiveNonBlock();
    313a:	0e 94 54 1d 	call	0x3aa8	; 0x3aa8 <UART_ReceiveNonBlock>

}
    313e:	cf 91       	pop	r28
    3140:	df 91       	pop	r29
    3142:	08 95       	ret

00003144 <HC05_SendString>:

boolean HC05_SendString(u8* string)
{
    3144:	df 93       	push	r29
    3146:	cf 93       	push	r28
    3148:	00 d0       	rcall	.+0      	; 0x314a <HC05_SendString+0x6>
    314a:	cd b7       	in	r28, 0x3d	; 61
    314c:	de b7       	in	r29, 0x3e	; 62
    314e:	9a 83       	std	Y+2, r25	; 0x02
    3150:	89 83       	std	Y+1, r24	; 0x01

//	if (HC05_IsConnected())
//	{

		UART_SendString(string);
    3152:	89 81       	ldd	r24, Y+1	; 0x01
    3154:	9a 81       	ldd	r25, Y+2	; 0x02
    3156:	0e 94 83 1d 	call	0x3b06	; 0x3b06 <UART_SendString>
		return TRUE;
    315a:	81 e0       	ldi	r24, 0x01	; 1

//	}
//	return FALSE;

}
    315c:	0f 90       	pop	r0
    315e:	0f 90       	pop	r0
    3160:	cf 91       	pop	r28
    3162:	df 91       	pop	r29
    3164:	08 95       	ret

00003166 <HC05_ReceiveString>:

boolean HC05_ReceiveString(u8* string, u8 size)
{
    3166:	df 93       	push	r29
    3168:	cf 93       	push	r28
    316a:	00 d0       	rcall	.+0      	; 0x316c <HC05_ReceiveString+0x6>
    316c:	0f 92       	push	r0
    316e:	cd b7       	in	r28, 0x3d	; 61
    3170:	de b7       	in	r29, 0x3e	; 62
    3172:	9a 83       	std	Y+2, r25	; 0x02
    3174:	89 83       	std	Y+1, r24	; 0x01
    3176:	6b 83       	std	Y+3, r22	; 0x03

//	if (HC05_IsConnected())
//	{

		UART_ReciveString(string, size);
    3178:	89 81       	ldd	r24, Y+1	; 0x01
    317a:	9a 81       	ldd	r25, Y+2	; 0x02
    317c:	6b 81       	ldd	r22, Y+3	; 0x03
    317e:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <UART_ReciveString>
		return TRUE;
    3182:	81 e0       	ldi	r24, 0x01	; 1

//	}
//	return FALSE;

}
    3184:	0f 90       	pop	r0
    3186:	0f 90       	pop	r0
    3188:	0f 90       	pop	r0
    318a:	cf 91       	pop	r28
    318c:	df 91       	pop	r29
    318e:	08 95       	ret

00003190 <EEPROM_Init>:
#include "Led.h"
#include "LCD.h"


void EEPROM_Init()
{
    3190:	df 93       	push	r29
    3192:	cf 93       	push	r28
    3194:	cd b7       	in	r28, 0x3d	; 61
    3196:	de b7       	in	r29, 0x3e	; 62
    3198:	2e 97       	sbiw	r28, 0x0e	; 14
    319a:	0f b6       	in	r0, 0x3f	; 63
    319c:	f8 94       	cli
    319e:	de bf       	out	0x3e, r29	; 62
    31a0:	0f be       	out	0x3f, r0	; 63
    31a2:	cd bf       	out	0x3d, r28	; 61

	TWI_initMaster();
    31a4:	0e 94 65 21 	call	0x42ca	; 0x42ca <TWI_initMaster>
    31a8:	80 e0       	ldi	r24, 0x00	; 0
    31aa:	90 e0       	ldi	r25, 0x00	; 0
    31ac:	aa e7       	ldi	r26, 0x7A	; 122
    31ae:	b4 e4       	ldi	r27, 0x44	; 68
    31b0:	8b 87       	std	Y+11, r24	; 0x0b
    31b2:	9c 87       	std	Y+12, r25	; 0x0c
    31b4:	ad 87       	std	Y+13, r26	; 0x0d
    31b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    31bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    31be:	9e 85       	ldd	r25, Y+14	; 0x0e
    31c0:	20 e0       	ldi	r18, 0x00	; 0
    31c2:	30 e0       	ldi	r19, 0x00	; 0
    31c4:	4a e7       	ldi	r20, 0x7A	; 122
    31c6:	55 e4       	ldi	r21, 0x45	; 69
    31c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31cc:	dc 01       	movw	r26, r24
    31ce:	cb 01       	movw	r24, r22
    31d0:	8f 83       	std	Y+7, r24	; 0x07
    31d2:	98 87       	std	Y+8, r25	; 0x08
    31d4:	a9 87       	std	Y+9, r26	; 0x09
    31d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    31d8:	6f 81       	ldd	r22, Y+7	; 0x07
    31da:	78 85       	ldd	r23, Y+8	; 0x08
    31dc:	89 85       	ldd	r24, Y+9	; 0x09
    31de:	9a 85       	ldd	r25, Y+10	; 0x0a
    31e0:	20 e0       	ldi	r18, 0x00	; 0
    31e2:	30 e0       	ldi	r19, 0x00	; 0
    31e4:	40 e8       	ldi	r20, 0x80	; 128
    31e6:	5f e3       	ldi	r21, 0x3F	; 63
    31e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31ec:	88 23       	and	r24, r24
    31ee:	2c f4       	brge	.+10     	; 0x31fa <EEPROM_Init+0x6a>
		__ticks = 1;
    31f0:	81 e0       	ldi	r24, 0x01	; 1
    31f2:	90 e0       	ldi	r25, 0x00	; 0
    31f4:	9e 83       	std	Y+6, r25	; 0x06
    31f6:	8d 83       	std	Y+5, r24	; 0x05
    31f8:	3f c0       	rjmp	.+126    	; 0x3278 <EEPROM_Init+0xe8>
	else if (__tmp > 65535)
    31fa:	6f 81       	ldd	r22, Y+7	; 0x07
    31fc:	78 85       	ldd	r23, Y+8	; 0x08
    31fe:	89 85       	ldd	r24, Y+9	; 0x09
    3200:	9a 85       	ldd	r25, Y+10	; 0x0a
    3202:	20 e0       	ldi	r18, 0x00	; 0
    3204:	3f ef       	ldi	r19, 0xFF	; 255
    3206:	4f e7       	ldi	r20, 0x7F	; 127
    3208:	57 e4       	ldi	r21, 0x47	; 71
    320a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    320e:	18 16       	cp	r1, r24
    3210:	4c f5       	brge	.+82     	; 0x3264 <EEPROM_Init+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3212:	6b 85       	ldd	r22, Y+11	; 0x0b
    3214:	7c 85       	ldd	r23, Y+12	; 0x0c
    3216:	8d 85       	ldd	r24, Y+13	; 0x0d
    3218:	9e 85       	ldd	r25, Y+14	; 0x0e
    321a:	20 e0       	ldi	r18, 0x00	; 0
    321c:	30 e0       	ldi	r19, 0x00	; 0
    321e:	40 e2       	ldi	r20, 0x20	; 32
    3220:	51 e4       	ldi	r21, 0x41	; 65
    3222:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3226:	dc 01       	movw	r26, r24
    3228:	cb 01       	movw	r24, r22
    322a:	bc 01       	movw	r22, r24
    322c:	cd 01       	movw	r24, r26
    322e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3232:	dc 01       	movw	r26, r24
    3234:	cb 01       	movw	r24, r22
    3236:	9e 83       	std	Y+6, r25	; 0x06
    3238:	8d 83       	std	Y+5, r24	; 0x05
    323a:	0f c0       	rjmp	.+30     	; 0x325a <EEPROM_Init+0xca>
    323c:	80 e9       	ldi	r24, 0x90	; 144
    323e:	91 e0       	ldi	r25, 0x01	; 1
    3240:	9c 83       	std	Y+4, r25	; 0x04
    3242:	8b 83       	std	Y+3, r24	; 0x03
    3244:	8b 81       	ldd	r24, Y+3	; 0x03
    3246:	9c 81       	ldd	r25, Y+4	; 0x04
    3248:	01 97       	sbiw	r24, 0x01	; 1
    324a:	f1 f7       	brne	.-4      	; 0x3248 <EEPROM_Init+0xb8>
    324c:	9c 83       	std	Y+4, r25	; 0x04
    324e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3250:	8d 81       	ldd	r24, Y+5	; 0x05
    3252:	9e 81       	ldd	r25, Y+6	; 0x06
    3254:	01 97       	sbiw	r24, 0x01	; 1
    3256:	9e 83       	std	Y+6, r25	; 0x06
    3258:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    325a:	8d 81       	ldd	r24, Y+5	; 0x05
    325c:	9e 81       	ldd	r25, Y+6	; 0x06
    325e:	00 97       	sbiw	r24, 0x00	; 0
    3260:	69 f7       	brne	.-38     	; 0x323c <EEPROM_Init+0xac>
    3262:	14 c0       	rjmp	.+40     	; 0x328c <EEPROM_Init+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3264:	6f 81       	ldd	r22, Y+7	; 0x07
    3266:	78 85       	ldd	r23, Y+8	; 0x08
    3268:	89 85       	ldd	r24, Y+9	; 0x09
    326a:	9a 85       	ldd	r25, Y+10	; 0x0a
    326c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3270:	dc 01       	movw	r26, r24
    3272:	cb 01       	movw	r24, r22
    3274:	9e 83       	std	Y+6, r25	; 0x06
    3276:	8d 83       	std	Y+5, r24	; 0x05
    3278:	8d 81       	ldd	r24, Y+5	; 0x05
    327a:	9e 81       	ldd	r25, Y+6	; 0x06
    327c:	9a 83       	std	Y+2, r25	; 0x02
    327e:	89 83       	std	Y+1, r24	; 0x01
    3280:	89 81       	ldd	r24, Y+1	; 0x01
    3282:	9a 81       	ldd	r25, Y+2	; 0x02
    3284:	01 97       	sbiw	r24, 0x01	; 1
    3286:	f1 f7       	brne	.-4      	; 0x3284 <EEPROM_Init+0xf4>
    3288:	9a 83       	std	Y+2, r25	; 0x02
    328a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);

}
    328c:	2e 96       	adiw	r28, 0x0e	; 14
    328e:	0f b6       	in	r0, 0x3f	; 63
    3290:	f8 94       	cli
    3292:	de bf       	out	0x3e, r29	; 62
    3294:	0f be       	out	0x3f, r0	; 63
    3296:	cd bf       	out	0x3d, r28	; 61
    3298:	cf 91       	pop	r28
    329a:	df 91       	pop	r29
    329c:	08 95       	ret

0000329e <EEPROM_WriteByte>:

void EEPROM_WriteByte(u8 pageAddress, u8 dataAddress, u8 data)
{
    329e:	df 93       	push	r29
    32a0:	cf 93       	push	r28
    32a2:	cd b7       	in	r28, 0x3d	; 61
    32a4:	de b7       	in	r29, 0x3e	; 62
    32a6:	61 97       	sbiw	r28, 0x11	; 17
    32a8:	0f b6       	in	r0, 0x3f	; 63
    32aa:	f8 94       	cli
    32ac:	de bf       	out	0x3e, r29	; 62
    32ae:	0f be       	out	0x3f, r0	; 63
    32b0:	cd bf       	out	0x3d, r28	; 61
    32b2:	8f 87       	std	Y+15, r24	; 0x0f
    32b4:	68 8b       	std	Y+16, r22	; 0x10
    32b6:	49 8b       	std	Y+17, r20	; 0x11

	LCD_displayChar('S');
    32b8:	83 e5       	ldi	r24, 0x53	; 83
    32ba:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
	TWI_sendStartCondition();
    32be:	0e 94 b0 21 	call	0x4360	; 0x4360 <TWI_sendStartCondition>
	TWI_sendSlaveAddwithWrite( (0xA0 >> 1) | pageAddress);
    32c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    32c4:	80 65       	ori	r24, 0x50	; 80
    32c6:	0e 94 12 22 	call	0x4424	; 0x4424 <TWI_sendSlaveAddwithWrite>
	TWI_sendMasterDataByte(dataAddress);
    32ca:	88 89       	ldd	r24, Y+16	; 0x10
    32cc:	0e 94 86 22 	call	0x450c	; 0x450c <TWI_sendMasterDataByte>
	TWI_sendMasterDataByte(data);
    32d0:	89 89       	ldd	r24, Y+17	; 0x11
    32d2:	0e 94 86 22 	call	0x450c	; 0x450c <TWI_sendMasterDataByte>
	TWI_sendStopCondition();
    32d6:	0e 94 f5 21 	call	0x43ea	; 0x43ea <TWI_sendStopCondition>
	LCD_displayChar('E');
    32da:	85 e4       	ldi	r24, 0x45	; 69
    32dc:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
    32e0:	80 e0       	ldi	r24, 0x00	; 0
    32e2:	90 e0       	ldi	r25, 0x00	; 0
    32e4:	a0 ea       	ldi	r26, 0xA0	; 160
    32e6:	b0 e4       	ldi	r27, 0x40	; 64
    32e8:	8b 87       	std	Y+11, r24	; 0x0b
    32ea:	9c 87       	std	Y+12, r25	; 0x0c
    32ec:	ad 87       	std	Y+13, r26	; 0x0d
    32ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    32f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    32f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    32f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    32f8:	20 e0       	ldi	r18, 0x00	; 0
    32fa:	30 e0       	ldi	r19, 0x00	; 0
    32fc:	4a e7       	ldi	r20, 0x7A	; 122
    32fe:	55 e4       	ldi	r21, 0x45	; 69
    3300:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3304:	dc 01       	movw	r26, r24
    3306:	cb 01       	movw	r24, r22
    3308:	8f 83       	std	Y+7, r24	; 0x07
    330a:	98 87       	std	Y+8, r25	; 0x08
    330c:	a9 87       	std	Y+9, r26	; 0x09
    330e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3310:	6f 81       	ldd	r22, Y+7	; 0x07
    3312:	78 85       	ldd	r23, Y+8	; 0x08
    3314:	89 85       	ldd	r24, Y+9	; 0x09
    3316:	9a 85       	ldd	r25, Y+10	; 0x0a
    3318:	20 e0       	ldi	r18, 0x00	; 0
    331a:	30 e0       	ldi	r19, 0x00	; 0
    331c:	40 e8       	ldi	r20, 0x80	; 128
    331e:	5f e3       	ldi	r21, 0x3F	; 63
    3320:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3324:	88 23       	and	r24, r24
    3326:	2c f4       	brge	.+10     	; 0x3332 <EEPROM_WriteByte+0x94>
		__ticks = 1;
    3328:	81 e0       	ldi	r24, 0x01	; 1
    332a:	90 e0       	ldi	r25, 0x00	; 0
    332c:	9e 83       	std	Y+6, r25	; 0x06
    332e:	8d 83       	std	Y+5, r24	; 0x05
    3330:	3f c0       	rjmp	.+126    	; 0x33b0 <EEPROM_WriteByte+0x112>
	else if (__tmp > 65535)
    3332:	6f 81       	ldd	r22, Y+7	; 0x07
    3334:	78 85       	ldd	r23, Y+8	; 0x08
    3336:	89 85       	ldd	r24, Y+9	; 0x09
    3338:	9a 85       	ldd	r25, Y+10	; 0x0a
    333a:	20 e0       	ldi	r18, 0x00	; 0
    333c:	3f ef       	ldi	r19, 0xFF	; 255
    333e:	4f e7       	ldi	r20, 0x7F	; 127
    3340:	57 e4       	ldi	r21, 0x47	; 71
    3342:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3346:	18 16       	cp	r1, r24
    3348:	4c f5       	brge	.+82     	; 0x339c <EEPROM_WriteByte+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    334a:	6b 85       	ldd	r22, Y+11	; 0x0b
    334c:	7c 85       	ldd	r23, Y+12	; 0x0c
    334e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3350:	9e 85       	ldd	r25, Y+14	; 0x0e
    3352:	20 e0       	ldi	r18, 0x00	; 0
    3354:	30 e0       	ldi	r19, 0x00	; 0
    3356:	40 e2       	ldi	r20, 0x20	; 32
    3358:	51 e4       	ldi	r21, 0x41	; 65
    335a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    335e:	dc 01       	movw	r26, r24
    3360:	cb 01       	movw	r24, r22
    3362:	bc 01       	movw	r22, r24
    3364:	cd 01       	movw	r24, r26
    3366:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    336a:	dc 01       	movw	r26, r24
    336c:	cb 01       	movw	r24, r22
    336e:	9e 83       	std	Y+6, r25	; 0x06
    3370:	8d 83       	std	Y+5, r24	; 0x05
    3372:	0f c0       	rjmp	.+30     	; 0x3392 <EEPROM_WriteByte+0xf4>
    3374:	80 e9       	ldi	r24, 0x90	; 144
    3376:	91 e0       	ldi	r25, 0x01	; 1
    3378:	9c 83       	std	Y+4, r25	; 0x04
    337a:	8b 83       	std	Y+3, r24	; 0x03
    337c:	8b 81       	ldd	r24, Y+3	; 0x03
    337e:	9c 81       	ldd	r25, Y+4	; 0x04
    3380:	01 97       	sbiw	r24, 0x01	; 1
    3382:	f1 f7       	brne	.-4      	; 0x3380 <EEPROM_WriteByte+0xe2>
    3384:	9c 83       	std	Y+4, r25	; 0x04
    3386:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3388:	8d 81       	ldd	r24, Y+5	; 0x05
    338a:	9e 81       	ldd	r25, Y+6	; 0x06
    338c:	01 97       	sbiw	r24, 0x01	; 1
    338e:	9e 83       	std	Y+6, r25	; 0x06
    3390:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3392:	8d 81       	ldd	r24, Y+5	; 0x05
    3394:	9e 81       	ldd	r25, Y+6	; 0x06
    3396:	00 97       	sbiw	r24, 0x00	; 0
    3398:	69 f7       	brne	.-38     	; 0x3374 <EEPROM_WriteByte+0xd6>
    339a:	14 c0       	rjmp	.+40     	; 0x33c4 <EEPROM_WriteByte+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    339c:	6f 81       	ldd	r22, Y+7	; 0x07
    339e:	78 85       	ldd	r23, Y+8	; 0x08
    33a0:	89 85       	ldd	r24, Y+9	; 0x09
    33a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    33a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33a8:	dc 01       	movw	r26, r24
    33aa:	cb 01       	movw	r24, r22
    33ac:	9e 83       	std	Y+6, r25	; 0x06
    33ae:	8d 83       	std	Y+5, r24	; 0x05
    33b0:	8d 81       	ldd	r24, Y+5	; 0x05
    33b2:	9e 81       	ldd	r25, Y+6	; 0x06
    33b4:	9a 83       	std	Y+2, r25	; 0x02
    33b6:	89 83       	std	Y+1, r24	; 0x01
    33b8:	89 81       	ldd	r24, Y+1	; 0x01
    33ba:	9a 81       	ldd	r25, Y+2	; 0x02
    33bc:	01 97       	sbiw	r24, 0x01	; 1
    33be:	f1 f7       	brne	.-4      	; 0x33bc <EEPROM_WriteByte+0x11e>
    33c0:	9a 83       	std	Y+2, r25	; 0x02
    33c2:	89 83       	std	Y+1, r24	; 0x01

	// In order to be able to use ReadByte function right after this function
	_delay_ms(5);

}
    33c4:	61 96       	adiw	r28, 0x11	; 17
    33c6:	0f b6       	in	r0, 0x3f	; 63
    33c8:	f8 94       	cli
    33ca:	de bf       	out	0x3e, r29	; 62
    33cc:	0f be       	out	0x3f, r0	; 63
    33ce:	cd bf       	out	0x3d, r28	; 61
    33d0:	cf 91       	pop	r28
    33d2:	df 91       	pop	r29
    33d4:	08 95       	ret

000033d6 <EEPROM_ReadByte>:

u8 EEPROM_ReadByte(u8 pageAddress, u8 dataAddress)
{
    33d6:	df 93       	push	r29
    33d8:	cf 93       	push	r28
    33da:	cd b7       	in	r28, 0x3d	; 61
    33dc:	de b7       	in	r29, 0x3e	; 62
    33de:	61 97       	sbiw	r28, 0x11	; 17
    33e0:	0f b6       	in	r0, 0x3f	; 63
    33e2:	f8 94       	cli
    33e4:	de bf       	out	0x3e, r29	; 62
    33e6:	0f be       	out	0x3f, r0	; 63
    33e8:	cd bf       	out	0x3d, r28	; 61
    33ea:	88 8b       	std	Y+16, r24	; 0x10
    33ec:	69 8b       	std	Y+17, r22	; 0x11

	u8 data = 0;
    33ee:	1f 86       	std	Y+15, r1	; 0x0f

	LCD_displayChar('S');
    33f0:	83 e5       	ldi	r24, 0x53	; 83
    33f2:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
	TWI_sendStartCondition();
    33f6:	0e 94 b0 21 	call	0x4360	; 0x4360 <TWI_sendStartCondition>
	LCD_displayChar('E');
    33fa:	85 e4       	ldi	r24, 0x45	; 69
    33fc:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>
	TWI_sendSlaveAddwithWrite( (0xA0 >> 1) | pageAddress);
    3400:	88 89       	ldd	r24, Y+16	; 0x10
    3402:	80 65       	ori	r24, 0x50	; 80
    3404:	0e 94 12 22 	call	0x4424	; 0x4424 <TWI_sendSlaveAddwithWrite>
	TWI_sendMasterDataByte(dataAddress);
    3408:	89 89       	ldd	r24, Y+17	; 0x11
    340a:	0e 94 86 22 	call	0x450c	; 0x450c <TWI_sendMasterDataByte>
	TWI_sendRepStartCondition();
    340e:	0e 94 d4 21 	call	0x43a8	; 0x43a8 <TWI_sendRepStartCondition>
	TWI_sendSlaveAddwithRead( (0xA0 >> 1) | pageAddress);
    3412:	88 89       	ldd	r24, Y+16	; 0x10
    3414:	80 65       	ori	r24, 0x50	; 80
    3416:	0e 94 4c 22 	call	0x4498	; 0x4498 <TWI_sendSlaveAddwithRead>
	TWI_readMasterDataByte(&data);
    341a:	ce 01       	movw	r24, r28
    341c:	0f 96       	adiw	r24, 0x0f	; 15
    341e:	0e 94 a7 22 	call	0x454e	; 0x454e <TWI_readMasterDataByte>
	TWI_sendStopCondition();
    3422:	0e 94 f5 21 	call	0x43ea	; 0x43ea <TWI_sendStopCondition>
    3426:	80 e0       	ldi	r24, 0x00	; 0
    3428:	90 e0       	ldi	r25, 0x00	; 0
    342a:	a0 ea       	ldi	r26, 0xA0	; 160
    342c:	b0 e4       	ldi	r27, 0x40	; 64
    342e:	8b 87       	std	Y+11, r24	; 0x0b
    3430:	9c 87       	std	Y+12, r25	; 0x0c
    3432:	ad 87       	std	Y+13, r26	; 0x0d
    3434:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3436:	6b 85       	ldd	r22, Y+11	; 0x0b
    3438:	7c 85       	ldd	r23, Y+12	; 0x0c
    343a:	8d 85       	ldd	r24, Y+13	; 0x0d
    343c:	9e 85       	ldd	r25, Y+14	; 0x0e
    343e:	20 e0       	ldi	r18, 0x00	; 0
    3440:	30 e0       	ldi	r19, 0x00	; 0
    3442:	4a e7       	ldi	r20, 0x7A	; 122
    3444:	55 e4       	ldi	r21, 0x45	; 69
    3446:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    344a:	dc 01       	movw	r26, r24
    344c:	cb 01       	movw	r24, r22
    344e:	8f 83       	std	Y+7, r24	; 0x07
    3450:	98 87       	std	Y+8, r25	; 0x08
    3452:	a9 87       	std	Y+9, r26	; 0x09
    3454:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3456:	6f 81       	ldd	r22, Y+7	; 0x07
    3458:	78 85       	ldd	r23, Y+8	; 0x08
    345a:	89 85       	ldd	r24, Y+9	; 0x09
    345c:	9a 85       	ldd	r25, Y+10	; 0x0a
    345e:	20 e0       	ldi	r18, 0x00	; 0
    3460:	30 e0       	ldi	r19, 0x00	; 0
    3462:	40 e8       	ldi	r20, 0x80	; 128
    3464:	5f e3       	ldi	r21, 0x3F	; 63
    3466:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    346a:	88 23       	and	r24, r24
    346c:	2c f4       	brge	.+10     	; 0x3478 <EEPROM_ReadByte+0xa2>
		__ticks = 1;
    346e:	81 e0       	ldi	r24, 0x01	; 1
    3470:	90 e0       	ldi	r25, 0x00	; 0
    3472:	9e 83       	std	Y+6, r25	; 0x06
    3474:	8d 83       	std	Y+5, r24	; 0x05
    3476:	3f c0       	rjmp	.+126    	; 0x34f6 <EEPROM_ReadByte+0x120>
	else if (__tmp > 65535)
    3478:	6f 81       	ldd	r22, Y+7	; 0x07
    347a:	78 85       	ldd	r23, Y+8	; 0x08
    347c:	89 85       	ldd	r24, Y+9	; 0x09
    347e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3480:	20 e0       	ldi	r18, 0x00	; 0
    3482:	3f ef       	ldi	r19, 0xFF	; 255
    3484:	4f e7       	ldi	r20, 0x7F	; 127
    3486:	57 e4       	ldi	r21, 0x47	; 71
    3488:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    348c:	18 16       	cp	r1, r24
    348e:	4c f5       	brge	.+82     	; 0x34e2 <EEPROM_ReadByte+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3490:	6b 85       	ldd	r22, Y+11	; 0x0b
    3492:	7c 85       	ldd	r23, Y+12	; 0x0c
    3494:	8d 85       	ldd	r24, Y+13	; 0x0d
    3496:	9e 85       	ldd	r25, Y+14	; 0x0e
    3498:	20 e0       	ldi	r18, 0x00	; 0
    349a:	30 e0       	ldi	r19, 0x00	; 0
    349c:	40 e2       	ldi	r20, 0x20	; 32
    349e:	51 e4       	ldi	r21, 0x41	; 65
    34a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34a4:	dc 01       	movw	r26, r24
    34a6:	cb 01       	movw	r24, r22
    34a8:	bc 01       	movw	r22, r24
    34aa:	cd 01       	movw	r24, r26
    34ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34b0:	dc 01       	movw	r26, r24
    34b2:	cb 01       	movw	r24, r22
    34b4:	9e 83       	std	Y+6, r25	; 0x06
    34b6:	8d 83       	std	Y+5, r24	; 0x05
    34b8:	0f c0       	rjmp	.+30     	; 0x34d8 <EEPROM_ReadByte+0x102>
    34ba:	80 e9       	ldi	r24, 0x90	; 144
    34bc:	91 e0       	ldi	r25, 0x01	; 1
    34be:	9c 83       	std	Y+4, r25	; 0x04
    34c0:	8b 83       	std	Y+3, r24	; 0x03
    34c2:	8b 81       	ldd	r24, Y+3	; 0x03
    34c4:	9c 81       	ldd	r25, Y+4	; 0x04
    34c6:	01 97       	sbiw	r24, 0x01	; 1
    34c8:	f1 f7       	brne	.-4      	; 0x34c6 <EEPROM_ReadByte+0xf0>
    34ca:	9c 83       	std	Y+4, r25	; 0x04
    34cc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ce:	8d 81       	ldd	r24, Y+5	; 0x05
    34d0:	9e 81       	ldd	r25, Y+6	; 0x06
    34d2:	01 97       	sbiw	r24, 0x01	; 1
    34d4:	9e 83       	std	Y+6, r25	; 0x06
    34d6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34d8:	8d 81       	ldd	r24, Y+5	; 0x05
    34da:	9e 81       	ldd	r25, Y+6	; 0x06
    34dc:	00 97       	sbiw	r24, 0x00	; 0
    34de:	69 f7       	brne	.-38     	; 0x34ba <EEPROM_ReadByte+0xe4>
    34e0:	14 c0       	rjmp	.+40     	; 0x350a <EEPROM_ReadByte+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34e2:	6f 81       	ldd	r22, Y+7	; 0x07
    34e4:	78 85       	ldd	r23, Y+8	; 0x08
    34e6:	89 85       	ldd	r24, Y+9	; 0x09
    34e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    34ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34ee:	dc 01       	movw	r26, r24
    34f0:	cb 01       	movw	r24, r22
    34f2:	9e 83       	std	Y+6, r25	; 0x06
    34f4:	8d 83       	std	Y+5, r24	; 0x05
    34f6:	8d 81       	ldd	r24, Y+5	; 0x05
    34f8:	9e 81       	ldd	r25, Y+6	; 0x06
    34fa:	9a 83       	std	Y+2, r25	; 0x02
    34fc:	89 83       	std	Y+1, r24	; 0x01
    34fe:	89 81       	ldd	r24, Y+1	; 0x01
    3500:	9a 81       	ldd	r25, Y+2	; 0x02
    3502:	01 97       	sbiw	r24, 0x01	; 1
    3504:	f1 f7       	brne	.-4      	; 0x3502 <EEPROM_ReadByte+0x12c>
    3506:	9a 83       	std	Y+2, r25	; 0x02
    3508:	89 83       	std	Y+1, r24	; 0x01

	// In order to be able to use ReadByte function right after this function
	_delay_ms(5);

	return data;
    350a:	8f 85       	ldd	r24, Y+15	; 0x0f

}
    350c:	61 96       	adiw	r28, 0x11	; 17
    350e:	0f b6       	in	r0, 0x3f	; 63
    3510:	f8 94       	cli
    3512:	de bf       	out	0x3e, r29	; 62
    3514:	0f be       	out	0x3f, r0	; 63
    3516:	cd bf       	out	0x3d, r28	; 61
    3518:	cf 91       	pop	r28
    351a:	df 91       	pop	r29
    351c:	08 95       	ret

0000351e <EEPROM_WriteString>:

void EEPROM_WriteString(u8 pageAddress, u8 dataAddress, u8* string)
{
    351e:	df 93       	push	r29
    3520:	cf 93       	push	r28
    3522:	00 d0       	rcall	.+0      	; 0x3524 <EEPROM_WriteString+0x6>
    3524:	00 d0       	rcall	.+0      	; 0x3526 <EEPROM_WriteString+0x8>
    3526:	00 d0       	rcall	.+0      	; 0x3528 <EEPROM_WriteString+0xa>
    3528:	cd b7       	in	r28, 0x3d	; 61
    352a:	de b7       	in	r29, 0x3e	; 62
    352c:	8b 83       	std	Y+3, r24	; 0x03
    352e:	6c 83       	std	Y+4, r22	; 0x04
    3530:	5e 83       	std	Y+6, r21	; 0x06
    3532:	4d 83       	std	Y+5, r20	; 0x05

	for (u8* ptr = string; *ptr != '\0'; ptr++)
    3534:	8d 81       	ldd	r24, Y+5	; 0x05
    3536:	9e 81       	ldd	r25, Y+6	; 0x06
    3538:	9a 83       	std	Y+2, r25	; 0x02
    353a:	89 83       	std	Y+1, r24	; 0x01
    353c:	10 c0       	rjmp	.+32     	; 0x355e <EEPROM_WriteString+0x40>
	{

		EEPROM_WriteByte(pageAddress, dataAddress, *ptr);
    353e:	e9 81       	ldd	r30, Y+1	; 0x01
    3540:	fa 81       	ldd	r31, Y+2	; 0x02
    3542:	90 81       	ld	r25, Z
    3544:	8b 81       	ldd	r24, Y+3	; 0x03
    3546:	6c 81       	ldd	r22, Y+4	; 0x04
    3548:	49 2f       	mov	r20, r25
    354a:	0e 94 4f 19 	call	0x329e	; 0x329e <EEPROM_WriteByte>
		dataAddress++;
    354e:	8c 81       	ldd	r24, Y+4	; 0x04
    3550:	8f 5f       	subi	r24, 0xFF	; 255
    3552:	8c 83       	std	Y+4, r24	; 0x04
}

void EEPROM_WriteString(u8 pageAddress, u8 dataAddress, u8* string)
{

	for (u8* ptr = string; *ptr != '\0'; ptr++)
    3554:	89 81       	ldd	r24, Y+1	; 0x01
    3556:	9a 81       	ldd	r25, Y+2	; 0x02
    3558:	01 96       	adiw	r24, 0x01	; 1
    355a:	9a 83       	std	Y+2, r25	; 0x02
    355c:	89 83       	std	Y+1, r24	; 0x01
    355e:	e9 81       	ldd	r30, Y+1	; 0x01
    3560:	fa 81       	ldd	r31, Y+2	; 0x02
    3562:	80 81       	ld	r24, Z
    3564:	88 23       	and	r24, r24
    3566:	59 f7       	brne	.-42     	; 0x353e <EEPROM_WriteString+0x20>
		EEPROM_WriteByte(pageAddress, dataAddress, *ptr);
		dataAddress++;

	}

}
    3568:	26 96       	adiw	r28, 0x06	; 6
    356a:	0f b6       	in	r0, 0x3f	; 63
    356c:	f8 94       	cli
    356e:	de bf       	out	0x3e, r29	; 62
    3570:	0f be       	out	0x3f, r0	; 63
    3572:	cd bf       	out	0x3d, r28	; 61
    3574:	cf 91       	pop	r28
    3576:	df 91       	pop	r29
    3578:	08 95       	ret

0000357a <EEPROM_ReadString>:

void EEPROM_ReadString(u8 pageAddress, u8 dataAddress, u8* string, u8 size)
{
    357a:	0f 93       	push	r16
    357c:	1f 93       	push	r17
    357e:	df 93       	push	r29
    3580:	cf 93       	push	r28
    3582:	00 d0       	rcall	.+0      	; 0x3584 <EEPROM_ReadString+0xa>
    3584:	00 d0       	rcall	.+0      	; 0x3586 <EEPROM_ReadString+0xc>
    3586:	00 d0       	rcall	.+0      	; 0x3588 <EEPROM_ReadString+0xe>
    3588:	cd b7       	in	r28, 0x3d	; 61
    358a:	de b7       	in	r29, 0x3e	; 62
    358c:	8a 83       	std	Y+2, r24	; 0x02
    358e:	6b 83       	std	Y+3, r22	; 0x03
    3590:	5d 83       	std	Y+5, r21	; 0x05
    3592:	4c 83       	std	Y+4, r20	; 0x04
    3594:	2e 83       	std	Y+6, r18	; 0x06

	for (u8 i = 0; i < size - 1; i++)
    3596:	19 82       	std	Y+1, r1	; 0x01
    3598:	14 c0       	rjmp	.+40     	; 0x35c2 <EEPROM_ReadString+0x48>
	{

		string[i] = EEPROM_ReadByte(pageAddress, dataAddress);
    359a:	89 81       	ldd	r24, Y+1	; 0x01
    359c:	28 2f       	mov	r18, r24
    359e:	30 e0       	ldi	r19, 0x00	; 0
    35a0:	8c 81       	ldd	r24, Y+4	; 0x04
    35a2:	9d 81       	ldd	r25, Y+5	; 0x05
    35a4:	8c 01       	movw	r16, r24
    35a6:	02 0f       	add	r16, r18
    35a8:	13 1f       	adc	r17, r19
    35aa:	8a 81       	ldd	r24, Y+2	; 0x02
    35ac:	6b 81       	ldd	r22, Y+3	; 0x03
    35ae:	0e 94 eb 19 	call	0x33d6	; 0x33d6 <EEPROM_ReadByte>
    35b2:	f8 01       	movw	r30, r16
    35b4:	80 83       	st	Z, r24
//		LCD_displayInt(i);
		dataAddress++;
    35b6:	8b 81       	ldd	r24, Y+3	; 0x03
    35b8:	8f 5f       	subi	r24, 0xFF	; 255
    35ba:	8b 83       	std	Y+3, r24	; 0x03
}

void EEPROM_ReadString(u8 pageAddress, u8 dataAddress, u8* string, u8 size)
{

	for (u8 i = 0; i < size - 1; i++)
    35bc:	89 81       	ldd	r24, Y+1	; 0x01
    35be:	8f 5f       	subi	r24, 0xFF	; 255
    35c0:	89 83       	std	Y+1, r24	; 0x01
    35c2:	89 81       	ldd	r24, Y+1	; 0x01
    35c4:	28 2f       	mov	r18, r24
    35c6:	30 e0       	ldi	r19, 0x00	; 0
    35c8:	8e 81       	ldd	r24, Y+6	; 0x06
    35ca:	88 2f       	mov	r24, r24
    35cc:	90 e0       	ldi	r25, 0x00	; 0
    35ce:	01 97       	sbiw	r24, 0x01	; 1
    35d0:	28 17       	cp	r18, r24
    35d2:	39 07       	cpc	r19, r25
    35d4:	14 f3       	brlt	.-60     	; 0x359a <EEPROM_ReadString+0x20>
//		LCD_displayInt(i);
		dataAddress++;

	}

	string[size - 1] = '\0';
    35d6:	8e 81       	ldd	r24, Y+6	; 0x06
    35d8:	88 2f       	mov	r24, r24
    35da:	90 e0       	ldi	r25, 0x00	; 0
    35dc:	9c 01       	movw	r18, r24
    35de:	21 50       	subi	r18, 0x01	; 1
    35e0:	30 40       	sbci	r19, 0x00	; 0
    35e2:	8c 81       	ldd	r24, Y+4	; 0x04
    35e4:	9d 81       	ldd	r25, Y+5	; 0x05
    35e6:	fc 01       	movw	r30, r24
    35e8:	e2 0f       	add	r30, r18
    35ea:	f3 1f       	adc	r31, r19
    35ec:	10 82       	st	Z, r1

}
    35ee:	26 96       	adiw	r28, 0x06	; 6
    35f0:	0f b6       	in	r0, 0x3f	; 63
    35f2:	f8 94       	cli
    35f4:	de bf       	out	0x3e, r29	; 62
    35f6:	0f be       	out	0x3f, r0	; 63
    35f8:	cd bf       	out	0x3d, r28	; 61
    35fa:	cf 91       	pop	r28
    35fc:	df 91       	pop	r29
    35fe:	1f 91       	pop	r17
    3600:	0f 91       	pop	r16
    3602:	08 95       	ret

00003604 <EEPROM_Search>:

u16 EEPROM_Search(u8* string, u8 dataSize)
{
    3604:	df 93       	push	r29
    3606:	cf 93       	push	r28
    3608:	cd b7       	in	r28, 0x3d	; 61
    360a:	de b7       	in	r29, 0x3e	; 62
    360c:	60 97       	sbiw	r28, 0x10	; 16
    360e:	0f b6       	in	r0, 0x3f	; 63
    3610:	f8 94       	cli
    3612:	de bf       	out	0x3e, r29	; 62
    3614:	0f be       	out	0x3f, r0	; 63
    3616:	cd bf       	out	0x3d, r28	; 61
    3618:	9f 83       	std	Y+7, r25	; 0x07
    361a:	8e 83       	std	Y+6, r24	; 0x06
    361c:	68 87       	std	Y+8, r22	; 0x08
		}
	}

	return 0;

}
    361e:	2d b7       	in	r18, 0x3d	; 61
    3620:	3e b7       	in	r19, 0x3e	; 62
    3622:	38 8b       	std	Y+16, r19	; 0x10
    3624:	2f 87       	std	Y+15, r18	; 0x0f
	string[size - 1] = '\0';

}

u16 EEPROM_Search(u8* string, u8 dataSize)
{
    3626:	8d b7       	in	r24, 0x3d	; 61
    3628:	9e b7       	in	r25, 0x3e	; 62
    362a:	9a 87       	std	Y+10, r25	; 0x0a
    362c:	89 87       	std	Y+9, r24	; 0x09


	// Page 1 contains Memory details
	u8 pageAddress = EEPROM_PAGE2;
    362e:	81 e0       	ldi	r24, 0x01	; 1
    3630:	8b 83       	std	Y+3, r24	; 0x03
	u8 tmp[dataSize];
    3632:	88 85       	ldd	r24, Y+8	; 0x08
    3634:	88 2f       	mov	r24, r24
    3636:	90 e0       	ldi	r25, 0x00	; 0
    3638:	2d b7       	in	r18, 0x3d	; 61
    363a:	3e b7       	in	r19, 0x3e	; 62
    363c:	28 1b       	sub	r18, r24
    363e:	39 0b       	sbc	r19, r25
    3640:	0f b6       	in	r0, 0x3f	; 63
    3642:	f8 94       	cli
    3644:	3e bf       	out	0x3e, r19	; 62
    3646:	0f be       	out	0x3f, r0	; 63
    3648:	2d bf       	out	0x3d, r18	; 61
    364a:	8d b7       	in	r24, 0x3d	; 61
    364c:	9e b7       	in	r25, 0x3e	; 62
    364e:	01 96       	adiw	r24, 0x01	; 1
    3650:	9e 87       	std	Y+14, r25	; 0x0e
    3652:	8d 87       	std	Y+13, r24	; 0x0d
    3654:	8d 85       	ldd	r24, Y+13	; 0x0d
    3656:	9e 85       	ldd	r25, Y+14	; 0x0e
    3658:	00 96       	adiw	r24, 0x00	; 0
    365a:	9e 87       	std	Y+14, r25	; 0x0e
    365c:	8d 87       	std	Y+13, r24	; 0x0d
    365e:	2d 85       	ldd	r18, Y+13	; 0x0d
    3660:	3e 85       	ldd	r19, Y+14	; 0x0e
    3662:	3d 83       	std	Y+5, r19	; 0x05
    3664:	2c 83       	std	Y+4, r18	; 0x04

	for (u8 i = pageAddress; i < MAX_NUM_OF_PAGES; i++)
    3666:	8b 81       	ldd	r24, Y+3	; 0x03
    3668:	8a 83       	std	Y+2, r24	; 0x02
    366a:	8a 81       	ldd	r24, Y+2	; 0x02
    366c:	88 30       	cpi	r24, 0x08	; 8
    366e:	20 f5       	brcc	.+72     	; 0x36b8 <EEPROM_Search+0xb4>
	{

		for (u8 j = 0; j < MAX_NUM_OF_BYTES; j += dataSize)
    3670:	19 82       	std	Y+1, r1	; 0x01
		{

			EEPROM_ReadString(i, j, tmp, dataSize);
    3672:	2c 81       	ldd	r18, Y+4	; 0x04
    3674:	3d 81       	ldd	r19, Y+5	; 0x05
    3676:	8a 81       	ldd	r24, Y+2	; 0x02
    3678:	69 81       	ldd	r22, Y+1	; 0x01
    367a:	a9 01       	movw	r20, r18
    367c:	28 85       	ldd	r18, Y+8	; 0x08
    367e:	0e 94 bd 1a 	call	0x357a	; 0x357a <EEPROM_ReadString>

			if ( strcmp(string, tmp) == 0 )
    3682:	2c 81       	ldd	r18, Y+4	; 0x04
    3684:	3d 81       	ldd	r19, Y+5	; 0x05
    3686:	8e 81       	ldd	r24, Y+6	; 0x06
    3688:	9f 81       	ldd	r25, Y+7	; 0x07
    368a:	b9 01       	movw	r22, r18
    368c:	0e 94 e2 29 	call	0x53c4	; 0x53c4 <strcmp>
    3690:	00 97       	sbiw	r24, 0x00	; 0
    3692:	69 f4       	brne	.+26     	; 0x36ae <EEPROM_Search+0xaa>
			{
				// Page Address | Byte Address
				return  ( i << 8 | j);
    3694:	8a 81       	ldd	r24, Y+2	; 0x02
    3696:	88 2f       	mov	r24, r24
    3698:	90 e0       	ldi	r25, 0x00	; 0
    369a:	38 2f       	mov	r19, r24
    369c:	22 27       	eor	r18, r18
    369e:	89 81       	ldd	r24, Y+1	; 0x01
    36a0:	88 2f       	mov	r24, r24
    36a2:	90 e0       	ldi	r25, 0x00	; 0
    36a4:	82 2b       	or	r24, r18
    36a6:	93 2b       	or	r25, r19
    36a8:	9c 87       	std	Y+12, r25	; 0x0c
    36aa:	8b 87       	std	Y+11, r24	; 0x0b
    36ac:	07 c0       	rjmp	.+14     	; 0x36bc <EEPROM_Search+0xb8>
	u8 tmp[dataSize];

	for (u8 i = pageAddress; i < MAX_NUM_OF_PAGES; i++)
	{

		for (u8 j = 0; j < MAX_NUM_OF_BYTES; j += dataSize)
    36ae:	89 81       	ldd	r24, Y+1	; 0x01
    36b0:	98 85       	ldd	r25, Y+8	; 0x08
    36b2:	89 0f       	add	r24, r25
    36b4:	89 83       	std	Y+1, r24	; 0x01
    36b6:	dd cf       	rjmp	.-70     	; 0x3672 <EEPROM_Search+0x6e>
			}

		}
	}

	return 0;
    36b8:	1c 86       	std	Y+12, r1	; 0x0c
    36ba:	1b 86       	std	Y+11, r1	; 0x0b
    36bc:	89 85       	ldd	r24, Y+9	; 0x09
    36be:	9a 85       	ldd	r25, Y+10	; 0x0a
    36c0:	0f b6       	in	r0, 0x3f	; 63
    36c2:	f8 94       	cli
    36c4:	9e bf       	out	0x3e, r25	; 62
    36c6:	0f be       	out	0x3f, r0	; 63
    36c8:	8d bf       	out	0x3d, r24	; 61
    36ca:	8b 85       	ldd	r24, Y+11	; 0x0b
    36cc:	9c 85       	ldd	r25, Y+12	; 0x0c

}
    36ce:	2f 85       	ldd	r18, Y+15	; 0x0f
    36d0:	38 89       	ldd	r19, Y+16	; 0x10
    36d2:	0f b6       	in	r0, 0x3f	; 63
    36d4:	f8 94       	cli
    36d6:	3e bf       	out	0x3e, r19	; 62
    36d8:	0f be       	out	0x3f, r0	; 63
    36da:	2d bf       	out	0x3d, r18	; 61
    36dc:	60 96       	adiw	r28, 0x10	; 16
    36de:	0f b6       	in	r0, 0x3f	; 63
    36e0:	f8 94       	cli
    36e2:	de bf       	out	0x3e, r29	; 62
    36e4:	0f be       	out	0x3f, r0	; 63
    36e6:	cd bf       	out	0x3d, r28	; 61
    36e8:	cf 91       	pop	r28
    36ea:	df 91       	pop	r29
    36ec:	08 95       	ret

000036ee <DCMotor_Init>:
#define SOURCE_02_ECUA_DCMOTOR_SRC_DCMOTOR_C_

#include "DCMotor.h"

void DCMotor_Init(dcmotor_motorID_t motorID)
{
    36ee:	df 93       	push	r29
    36f0:	cf 93       	push	r28
    36f2:	00 d0       	rcall	.+0      	; 0x36f4 <DCMotor_Init+0x6>
    36f4:	0f 92       	push	r0
    36f6:	cd b7       	in	r28, 0x3d	; 61
    36f8:	de b7       	in	r29, 0x3e	; 62
    36fa:	89 83       	std	Y+1, r24	; 0x01

	switch (motorID)
    36fc:	89 81       	ldd	r24, Y+1	; 0x01
    36fe:	28 2f       	mov	r18, r24
    3700:	30 e0       	ldi	r19, 0x00	; 0
    3702:	3b 83       	std	Y+3, r19	; 0x03
    3704:	2a 83       	std	Y+2, r18	; 0x02
    3706:	8a 81       	ldd	r24, Y+2	; 0x02
    3708:	9b 81       	ldd	r25, Y+3	; 0x03
    370a:	00 97       	sbiw	r24, 0x00	; 0
    370c:	31 f0       	breq	.+12     	; 0x371a <DCMotor_Init+0x2c>
    370e:	2a 81       	ldd	r18, Y+2	; 0x02
    3710:	3b 81       	ldd	r19, Y+3	; 0x03
    3712:	21 30       	cpi	r18, 0x01	; 1
    3714:	31 05       	cpc	r19, r1
    3716:	b1 f0       	breq	.+44     	; 0x3744 <DCMotor_Init+0x56>
    3718:	29 c0       	rjmp	.+82     	; 0x376c <DCMotor_Init+0x7e>
	{

	case DCMOTOR_1:
		// Enable
		Dio_configChanel(DIO_PORTD, DIO_PIN4, DIO_OUTPUT);
    371a:	83 e0       	ldi	r24, 0x03	; 3
    371c:	64 e0       	ldi	r22, 0x04	; 4
    371e:	41 e0       	ldi	r20, 0x01	; 1
    3720:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
		// Motor is stop
		Dio_writeChanel(DIO_PORTD, DIO_PIN4, DIO_LOW);
    3724:	83 e0       	ldi	r24, 0x03	; 3
    3726:	64 e0       	ldi	r22, 0x04	; 4
    3728:	40 e0       	ldi	r20, 0x00	; 0
    372a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

		// Switches of H bridges
		Dio_configChanel(DIO_PORTD, DIO_PIN2, DIO_OUTPUT);
    372e:	83 e0       	ldi	r24, 0x03	; 3
    3730:	62 e0       	ldi	r22, 0x02	; 2
    3732:	41 e0       	ldi	r20, 0x01	; 1
    3734:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
		Dio_configChanel(DIO_PORTD, DIO_PIN3, DIO_OUTPUT);
    3738:	83 e0       	ldi	r24, 0x03	; 3
    373a:	63 e0       	ldi	r22, 0x03	; 3
    373c:	41 e0       	ldi	r20, 0x01	; 1
    373e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
    3742:	14 c0       	rjmp	.+40     	; 0x376c <DCMotor_Init+0x7e>
		break;

	case DCMOTOR_2:
		// Enable
		Dio_configChanel(DIO_PORTC, DIO_PIN5, DIO_OUTPUT);
    3744:	82 e0       	ldi	r24, 0x02	; 2
    3746:	65 e0       	ldi	r22, 0x05	; 5
    3748:	41 e0       	ldi	r20, 0x01	; 1
    374a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
		// Motor is stop
		Dio_writeChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    374e:	82 e0       	ldi	r24, 0x02	; 2
    3750:	65 e0       	ldi	r22, 0x05	; 5
    3752:	40 e0       	ldi	r20, 0x00	; 0
    3754:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

		// Switches of H bridges
		Dio_configChanel(DIO_PORTC, DIO_PIN3, DIO_OUTPUT);
    3758:	82 e0       	ldi	r24, 0x02	; 2
    375a:	63 e0       	ldi	r22, 0x03	; 3
    375c:	41 e0       	ldi	r20, 0x01	; 1
    375e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
		Dio_configChanel(DIO_PORTC, DIO_PIN4, DIO_OUTPUT);
    3762:	82 e0       	ldi	r24, 0x02	; 2
    3764:	64 e0       	ldi	r22, 0x04	; 4
    3766:	41 e0       	ldi	r20, 0x01	; 1
    3768:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
		break;

	}


}
    376c:	0f 90       	pop	r0
    376e:	0f 90       	pop	r0
    3770:	0f 90       	pop	r0
    3772:	cf 91       	pop	r28
    3774:	df 91       	pop	r29
    3776:	08 95       	ret

00003778 <DCMotor_Start>:


void DCMotor_Start(dcmotor_motorID_t motor, dcmotor_direction_t direction)
{
    3778:	df 93       	push	r29
    377a:	cf 93       	push	r28
    377c:	cd b7       	in	r28, 0x3d	; 61
    377e:	de b7       	in	r29, 0x3e	; 62
    3780:	28 97       	sbiw	r28, 0x08	; 8
    3782:	0f b6       	in	r0, 0x3f	; 63
    3784:	f8 94       	cli
    3786:	de bf       	out	0x3e, r29	; 62
    3788:	0f be       	out	0x3f, r0	; 63
    378a:	cd bf       	out	0x3d, r28	; 61
    378c:	89 83       	std	Y+1, r24	; 0x01
    378e:	6a 83       	std	Y+2, r22	; 0x02

	switch(motor)
    3790:	89 81       	ldd	r24, Y+1	; 0x01
    3792:	28 2f       	mov	r18, r24
    3794:	30 e0       	ldi	r19, 0x00	; 0
    3796:	38 87       	std	Y+8, r19	; 0x08
    3798:	2f 83       	std	Y+7, r18	; 0x07
    379a:	8f 81       	ldd	r24, Y+7	; 0x07
    379c:	98 85       	ldd	r25, Y+8	; 0x08
    379e:	00 97       	sbiw	r24, 0x00	; 0
    37a0:	31 f0       	breq	.+12     	; 0x37ae <DCMotor_Start+0x36>
    37a2:	2f 81       	ldd	r18, Y+7	; 0x07
    37a4:	38 85       	ldd	r19, Y+8	; 0x08
    37a6:	21 30       	cpi	r18, 0x01	; 1
    37a8:	31 05       	cpc	r19, r1
    37aa:	59 f1       	breq	.+86     	; 0x3802 <DCMotor_Start+0x8a>
    37ac:	53 c0       	rjmp	.+166    	; 0x3854 <DCMotor_Start+0xdc>
	{

	case DCMOTOR_1:

		// Enable
		Dio_writeChanel(DIO_PORTD, DIO_PIN4, DIO_HIGH);
    37ae:	83 e0       	ldi	r24, 0x03	; 3
    37b0:	64 e0       	ldi	r22, 0x04	; 4
    37b2:	41 e0       	ldi	r20, 0x01	; 1
    37b4:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		switch (direction)
    37b8:	8a 81       	ldd	r24, Y+2	; 0x02
    37ba:	28 2f       	mov	r18, r24
    37bc:	30 e0       	ldi	r19, 0x00	; 0
    37be:	3e 83       	std	Y+6, r19	; 0x06
    37c0:	2d 83       	std	Y+5, r18	; 0x05
    37c2:	8d 81       	ldd	r24, Y+5	; 0x05
    37c4:	9e 81       	ldd	r25, Y+6	; 0x06
    37c6:	00 97       	sbiw	r24, 0x00	; 0
    37c8:	31 f0       	breq	.+12     	; 0x37d6 <DCMotor_Start+0x5e>
    37ca:	2d 81       	ldd	r18, Y+5	; 0x05
    37cc:	3e 81       	ldd	r19, Y+6	; 0x06
    37ce:	21 30       	cpi	r18, 0x01	; 1
    37d0:	31 05       	cpc	r19, r1
    37d2:	61 f0       	breq	.+24     	; 0x37ec <DCMotor_Start+0x74>
    37d4:	3f c0       	rjmp	.+126    	; 0x3854 <DCMotor_Start+0xdc>
		{

		case DCMOTOR_CLOCKWISE:
			Dio_writeChanel(DIO_PORTD, DIO_PIN2, DIO_HIGH);
    37d6:	83 e0       	ldi	r24, 0x03	; 3
    37d8:	62 e0       	ldi	r22, 0x02	; 2
    37da:	41 e0       	ldi	r20, 0x01	; 1
    37dc:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
			Dio_writeChanel(DIO_PORTD, DIO_PIN3, DIO_LOW);
    37e0:	83 e0       	ldi	r24, 0x03	; 3
    37e2:	63 e0       	ldi	r22, 0x03	; 3
    37e4:	40 e0       	ldi	r20, 0x00	; 0
    37e6:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    37ea:	34 c0       	rjmp	.+104    	; 0x3854 <DCMotor_Start+0xdc>
			break;

		case DCMOTOR_ANTICLOCKWISE:
			Dio_writeChanel(DIO_PORTD, DIO_PIN2, DIO_LOW);
    37ec:	83 e0       	ldi	r24, 0x03	; 3
    37ee:	62 e0       	ldi	r22, 0x02	; 2
    37f0:	40 e0       	ldi	r20, 0x00	; 0
    37f2:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
			Dio_writeChanel(DIO_PORTD, DIO_PIN3, DIO_HIGH);
    37f6:	83 e0       	ldi	r24, 0x03	; 3
    37f8:	63 e0       	ldi	r22, 0x03	; 3
    37fa:	41 e0       	ldi	r20, 0x01	; 1
    37fc:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    3800:	29 c0       	rjmp	.+82     	; 0x3854 <DCMotor_Start+0xdc>
		}

		break;
	case DCMOTOR_2:

		Dio_writeChanel(DIO_PORTD, DIO_PIN5, DIO_HIGH);
    3802:	83 e0       	ldi	r24, 0x03	; 3
    3804:	65 e0       	ldi	r22, 0x05	; 5
    3806:	41 e0       	ldi	r20, 0x01	; 1
    3808:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		switch (direction)
    380c:	8a 81       	ldd	r24, Y+2	; 0x02
    380e:	28 2f       	mov	r18, r24
    3810:	30 e0       	ldi	r19, 0x00	; 0
    3812:	3c 83       	std	Y+4, r19	; 0x04
    3814:	2b 83       	std	Y+3, r18	; 0x03
    3816:	8b 81       	ldd	r24, Y+3	; 0x03
    3818:	9c 81       	ldd	r25, Y+4	; 0x04
    381a:	00 97       	sbiw	r24, 0x00	; 0
    381c:	31 f0       	breq	.+12     	; 0x382a <DCMotor_Start+0xb2>
    381e:	2b 81       	ldd	r18, Y+3	; 0x03
    3820:	3c 81       	ldd	r19, Y+4	; 0x04
    3822:	21 30       	cpi	r18, 0x01	; 1
    3824:	31 05       	cpc	r19, r1
    3826:	61 f0       	breq	.+24     	; 0x3840 <DCMotor_Start+0xc8>
    3828:	15 c0       	rjmp	.+42     	; 0x3854 <DCMotor_Start+0xdc>
		{

		case DCMOTOR_CLOCKWISE:
			Dio_writeChanel(DIO_PORTC, DIO_PIN5, DIO_HIGH);
    382a:	82 e0       	ldi	r24, 0x02	; 2
    382c:	65 e0       	ldi	r22, 0x05	; 5
    382e:	41 e0       	ldi	r20, 0x01	; 1
    3830:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
			Dio_writeChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    3834:	82 e0       	ldi	r24, 0x02	; 2
    3836:	66 e0       	ldi	r22, 0x06	; 6
    3838:	40 e0       	ldi	r20, 0x00	; 0
    383a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    383e:	0a c0       	rjmp	.+20     	; 0x3854 <DCMotor_Start+0xdc>
			break;

		case DCMOTOR_ANTICLOCKWISE:
			Dio_writeChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    3840:	82 e0       	ldi	r24, 0x02	; 2
    3842:	65 e0       	ldi	r22, 0x05	; 5
    3844:	40 e0       	ldi	r20, 0x00	; 0
    3846:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
			Dio_writeChanel(DIO_PORTC, DIO_PIN6, DIO_HIGH);
    384a:	82 e0       	ldi	r24, 0x02	; 2
    384c:	66 e0       	ldi	r22, 0x06	; 6
    384e:	41 e0       	ldi	r20, 0x01	; 1
    3850:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

		break;

	}

}
    3854:	28 96       	adiw	r28, 0x08	; 8
    3856:	0f b6       	in	r0, 0x3f	; 63
    3858:	f8 94       	cli
    385a:	de bf       	out	0x3e, r29	; 62
    385c:	0f be       	out	0x3f, r0	; 63
    385e:	cd bf       	out	0x3d, r28	; 61
    3860:	cf 91       	pop	r28
    3862:	df 91       	pop	r29
    3864:	08 95       	ret

00003866 <DCMotor_Stop>:

void DCMotor_Stop(dcmotor_motorID_t motor)
{
    3866:	df 93       	push	r29
    3868:	cf 93       	push	r28
    386a:	00 d0       	rcall	.+0      	; 0x386c <DCMotor_Stop+0x6>
    386c:	0f 92       	push	r0
    386e:	cd b7       	in	r28, 0x3d	; 61
    3870:	de b7       	in	r29, 0x3e	; 62
    3872:	89 83       	std	Y+1, r24	; 0x01

	switch(motor)
    3874:	89 81       	ldd	r24, Y+1	; 0x01
    3876:	28 2f       	mov	r18, r24
    3878:	30 e0       	ldi	r19, 0x00	; 0
    387a:	3b 83       	std	Y+3, r19	; 0x03
    387c:	2a 83       	std	Y+2, r18	; 0x02
    387e:	8a 81       	ldd	r24, Y+2	; 0x02
    3880:	9b 81       	ldd	r25, Y+3	; 0x03
    3882:	00 97       	sbiw	r24, 0x00	; 0
    3884:	31 f0       	breq	.+12     	; 0x3892 <DCMotor_Stop+0x2c>
    3886:	2a 81       	ldd	r18, Y+2	; 0x02
    3888:	3b 81       	ldd	r19, Y+3	; 0x03
    388a:	21 30       	cpi	r18, 0x01	; 1
    388c:	31 05       	cpc	r19, r1
    388e:	39 f0       	breq	.+14     	; 0x389e <DCMotor_Stop+0x38>
    3890:	0b c0       	rjmp	.+22     	; 0x38a8 <DCMotor_Stop+0x42>
	{

	case DCMOTOR_1:
		Dio_writeChanel(DIO_PORTD, DIO_PIN4, DIO_LOW);
    3892:	83 e0       	ldi	r24, 0x03	; 3
    3894:	64 e0       	ldi	r22, 0x04	; 4
    3896:	40 e0       	ldi	r20, 0x00	; 0
    3898:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
    389c:	05 c0       	rjmp	.+10     	; 0x38a8 <DCMotor_Stop+0x42>
		break;
	case DCMOTOR_2:
		Dio_writeChanel(DIO_PORTD, DIO_PIN5, DIO_LOW);
    389e:	83 e0       	ldi	r24, 0x03	; 3
    38a0:	65 e0       	ldi	r22, 0x05	; 5
    38a2:	40 e0       	ldi	r20, 0x00	; 0
    38a4:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>
		break;

	}

}
    38a8:	0f 90       	pop	r0
    38aa:	0f 90       	pop	r0
    38ac:	0f 90       	pop	r0
    38ae:	cf 91       	pop	r28
    38b0:	df 91       	pop	r29
    38b2:	08 95       	ret

000038b4 <Buzzer_init>:
 */

#include "Buzzer.h"

void Buzzer_init()
{
    38b4:	df 93       	push	r29
    38b6:	cf 93       	push	r28
    38b8:	cd b7       	in	r28, 0x3d	; 61
    38ba:	de b7       	in	r29, 0x3e	; 62

	Dio_configChanel(DIO_PORTA, DIO_PIN3, DIO_OUTPUT);
    38bc:	80 e0       	ldi	r24, 0x00	; 0
    38be:	63 e0       	ldi	r22, 0x03	; 3
    38c0:	41 e0       	ldi	r20, 0x01	; 1
    38c2:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    38c6:	cf 91       	pop	r28
    38c8:	df 91       	pop	r29
    38ca:	08 95       	ret

000038cc <Buzzer_turnOn>:

void Buzzer_turnOn()
{
    38cc:	df 93       	push	r29
    38ce:	cf 93       	push	r28
    38d0:	cd b7       	in	r28, 0x3d	; 61
    38d2:	de b7       	in	r29, 0x3e	; 62

	Dio_writeChanel(DIO_PORTA, DIO_PIN3, DIO_HIGH);
    38d4:	80 e0       	ldi	r24, 0x00	; 0
    38d6:	63 e0       	ldi	r22, 0x03	; 3
    38d8:	41 e0       	ldi	r20, 0x01	; 1
    38da:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

}
    38de:	cf 91       	pop	r28
    38e0:	df 91       	pop	r29
    38e2:	08 95       	ret

000038e4 <Buzzer_turnOff>:

void Buzzer_turnOff()
{
    38e4:	df 93       	push	r29
    38e6:	cf 93       	push	r28
    38e8:	cd b7       	in	r28, 0x3d	; 61
    38ea:	de b7       	in	r29, 0x3e	; 62

	Dio_writeChanel(DIO_PORTA, DIO_PIN3, DIO_LOW);
    38ec:	80 e0       	ldi	r24, 0x00	; 0
    38ee:	63 e0       	ldi	r22, 0x03	; 3
    38f0:	40 e0       	ldi	r20, 0x00	; 0
    38f2:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

}
    38f6:	cf 91       	pop	r28
    38f8:	df 91       	pop	r29
    38fa:	08 95       	ret

000038fc <Button_buttonInit>:
 */

#include "Button.h"

void Button_buttonInit()
{
    38fc:	df 93       	push	r29
    38fe:	cf 93       	push	r28
    3900:	cd b7       	in	r28, 0x3d	; 61
    3902:	de b7       	in	r29, 0x3e	; 62

	Dio_configChanel(DIO_PORTB, DIO_PIN0, DIO_INPUT);
    3904:	81 e0       	ldi	r24, 0x01	; 1
    3906:	60 e0       	ldi	r22, 0x00	; 0
    3908:	40 e0       	ldi	r20, 0x00	; 0
    390a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTD, DIO_PIN6, DIO_INPUT);
    390e:	83 e0       	ldi	r24, 0x03	; 3
    3910:	66 e0       	ldi	r22, 0x06	; 6
    3912:	40 e0       	ldi	r20, 0x00	; 0
    3914:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	Dio_configChanel(DIO_PORTD, DIO_PIN2, DIO_INPUT);
    3918:	83 e0       	ldi	r24, 0x03	; 3
    391a:	62 e0       	ldi	r22, 0x02	; 2
    391c:	40 e0       	ldi	r20, 0x00	; 0
    391e:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    3922:	cf 91       	pop	r28
    3924:	df 91       	pop	r29
    3926:	08 95       	ret

00003928 <Button_udtisPressed>:

button_buttonState_t Button_udtisPressed(button_buttonId_t button)
{
    3928:	df 93       	push	r29
    392a:	cf 93       	push	r28
    392c:	00 d0       	rcall	.+0      	; 0x392e <Button_udtisPressed+0x6>
    392e:	00 d0       	rcall	.+0      	; 0x3930 <Button_udtisPressed+0x8>
    3930:	cd b7       	in	r28, 0x3d	; 61
    3932:	de b7       	in	r29, 0x3e	; 62
    3934:	8a 83       	std	Y+2, r24	; 0x02

	button_buttonState_t returnValue = 0;
    3936:	19 82       	std	Y+1, r1	; 0x01

	switch (button)
    3938:	8a 81       	ldd	r24, Y+2	; 0x02
    393a:	28 2f       	mov	r18, r24
    393c:	30 e0       	ldi	r19, 0x00	; 0
    393e:	3c 83       	std	Y+4, r19	; 0x04
    3940:	2b 83       	std	Y+3, r18	; 0x03
    3942:	8b 81       	ldd	r24, Y+3	; 0x03
    3944:	9c 81       	ldd	r25, Y+4	; 0x04
    3946:	81 30       	cpi	r24, 0x01	; 1
    3948:	91 05       	cpc	r25, r1
    394a:	79 f0       	breq	.+30     	; 0x396a <Button_udtisPressed+0x42>
    394c:	2b 81       	ldd	r18, Y+3	; 0x03
    394e:	3c 81       	ldd	r19, Y+4	; 0x04
    3950:	22 30       	cpi	r18, 0x02	; 2
    3952:	31 05       	cpc	r19, r1
    3954:	81 f0       	breq	.+32     	; 0x3976 <Button_udtisPressed+0x4e>
    3956:	8b 81       	ldd	r24, Y+3	; 0x03
    3958:	9c 81       	ldd	r25, Y+4	; 0x04
    395a:	00 97       	sbiw	r24, 0x00	; 0
    395c:	89 f4       	brne	.+34     	; 0x3980 <Button_udtisPressed+0x58>
	{
		case BUTTON0:
			returnValue = Dio_udtreadChanel(DIO_PORTB, DIO_PIN0);
    395e:	81 e0       	ldi	r24, 0x01	; 1
    3960:	60 e0       	ldi	r22, 0x00	; 0
    3962:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    3966:	89 83       	std	Y+1, r24	; 0x01
    3968:	0b c0       	rjmp	.+22     	; 0x3980 <Button_udtisPressed+0x58>
			break;

		case BUTTON1:
			returnValue = Dio_udtreadChanel(DIO_PORTD, DIO_PIN6);
    396a:	83 e0       	ldi	r24, 0x03	; 3
    396c:	66 e0       	ldi	r22, 0x06	; 6
    396e:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    3972:	89 83       	std	Y+1, r24	; 0x01
    3974:	05 c0       	rjmp	.+10     	; 0x3980 <Button_udtisPressed+0x58>
			break;
		case BUTTON2:
			returnValue = Dio_udtreadChanel(DIO_PORTD, DIO_PIN2);
    3976:	83 e0       	ldi	r24, 0x03	; 3
    3978:	62 e0       	ldi	r22, 0x02	; 2
    397a:	0e 94 b0 26 	call	0x4d60	; 0x4d60 <Dio_udtreadChanel>
    397e:	89 83       	std	Y+1, r24	; 0x01
			break;
	}

	return returnValue;
    3980:	89 81       	ldd	r24, Y+1	; 0x01

}
    3982:	0f 90       	pop	r0
    3984:	0f 90       	pop	r0
    3986:	0f 90       	pop	r0
    3988:	0f 90       	pop	r0
    398a:	cf 91       	pop	r28
    398c:	df 91       	pop	r29
    398e:	08 95       	ret

00003990 <Watchdog_ON>:
#include "watchdog.h"



void Watchdog_ON()
{
    3990:	df 93       	push	r29
    3992:	cf 93       	push	r28
    3994:	cd b7       	in	r28, 0x3d	; 61
    3996:	de b7       	in	r29, 0x3e	; 62
	/*
	Watchdog timer enables with typical timeout period 2.1
	second.
	*/
	// One Second
	WDTCR = (1<<3)|(1<<2)|(1<<1);
    3998:	e1 e4       	ldi	r30, 0x41	; 65
    399a:	f0 e0       	ldi	r31, 0x00	; 0
    399c:	8e e0       	ldi	r24, 0x0E	; 14
    399e:	80 83       	st	Z, r24
}
    39a0:	cf 91       	pop	r28
    39a2:	df 91       	pop	r29
    39a4:	08 95       	ret

000039a6 <Watchdog_OFF>:

void Watchdog_OFF()
{
    39a6:	df 93       	push	r29
    39a8:	cf 93       	push	r28
    39aa:	cd b7       	in	r28, 0x3d	; 61
    39ac:	de b7       	in	r29, 0x3e	; 62
	/*
	This function use for disable the watchdog timer.
	*/
	WDTCR = (1<<4)|(1<<3);
    39ae:	e1 e4       	ldi	r30, 0x41	; 65
    39b0:	f0 e0       	ldi	r31, 0x00	; 0
    39b2:	88 e1       	ldi	r24, 0x18	; 24
    39b4:	80 83       	st	Z, r24
	WDTCR = 0x00;
    39b6:	e1 e4       	ldi	r30, 0x41	; 65
    39b8:	f0 e0       	ldi	r31, 0x00	; 0
    39ba:	10 82       	st	Z, r1
}
    39bc:	cf 91       	pop	r28
    39be:	df 91       	pop	r29
    39c0:	08 95       	ret

000039c2 <UART_Init>:
#include "Led.h"
#include <util/delay.h>
#include <avr/io.h>

void UART_Init(u32 baudrate)
{
    39c2:	df 93       	push	r29
    39c4:	cf 93       	push	r28
    39c6:	cd b7       	in	r28, 0x3d	; 61
    39c8:	de b7       	in	r29, 0x3e	; 62
    39ca:	28 97       	sbiw	r28, 0x08	; 8
    39cc:	0f b6       	in	r0, 0x3f	; 63
    39ce:	f8 94       	cli
    39d0:	de bf       	out	0x3e, r29	; 62
    39d2:	0f be       	out	0x3f, r0	; 63
    39d4:	cd bf       	out	0x3d, r28	; 61
    39d6:	6d 83       	std	Y+5, r22	; 0x05
    39d8:	7e 83       	std	Y+6, r23	; 0x06
    39da:	8f 83       	std	Y+7, r24	; 0x07
    39dc:	98 87       	std	Y+8, r25	; 0x08

	// Enable Tx, Rx
	UART_UCSRB_REG |= 3 << 3;
    39de:	aa e2       	ldi	r26, 0x2A	; 42
    39e0:	b0 e0       	ldi	r27, 0x00	; 0
    39e2:	ea e2       	ldi	r30, 0x2A	; 42
    39e4:	f0 e0       	ldi	r31, 0x00	; 0
    39e6:	80 81       	ld	r24, Z
    39e8:	88 61       	ori	r24, 0x18	; 24
    39ea:	8c 93       	st	X, r24

	// Set baudrate
	u32 ubrr = ( (16000000.0 / (16.0 * baudrate)) - 1);
    39ec:	6d 81       	ldd	r22, Y+5	; 0x05
    39ee:	7e 81       	ldd	r23, Y+6	; 0x06
    39f0:	8f 81       	ldd	r24, Y+7	; 0x07
    39f2:	98 85       	ldd	r25, Y+8	; 0x08
    39f4:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    39f8:	dc 01       	movw	r26, r24
    39fa:	cb 01       	movw	r24, r22
    39fc:	bc 01       	movw	r22, r24
    39fe:	cd 01       	movw	r24, r26
    3a00:	20 e0       	ldi	r18, 0x00	; 0
    3a02:	30 e0       	ldi	r19, 0x00	; 0
    3a04:	40 e8       	ldi	r20, 0x80	; 128
    3a06:	51 e4       	ldi	r21, 0x41	; 65
    3a08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a0c:	dc 01       	movw	r26, r24
    3a0e:	cb 01       	movw	r24, r22
    3a10:	9c 01       	movw	r18, r24
    3a12:	ad 01       	movw	r20, r26
    3a14:	60 e0       	ldi	r22, 0x00	; 0
    3a16:	74 e2       	ldi	r23, 0x24	; 36
    3a18:	84 e7       	ldi	r24, 0x74	; 116
    3a1a:	9b e4       	ldi	r25, 0x4B	; 75
    3a1c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3a20:	dc 01       	movw	r26, r24
    3a22:	cb 01       	movw	r24, r22
    3a24:	bc 01       	movw	r22, r24
    3a26:	cd 01       	movw	r24, r26
    3a28:	20 e0       	ldi	r18, 0x00	; 0
    3a2a:	30 e0       	ldi	r19, 0x00	; 0
    3a2c:	40 e8       	ldi	r20, 0x80	; 128
    3a2e:	5f e3       	ldi	r21, 0x3F	; 63
    3a30:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    3a34:	dc 01       	movw	r26, r24
    3a36:	cb 01       	movw	r24, r22
    3a38:	bc 01       	movw	r22, r24
    3a3a:	cd 01       	movw	r24, r26
    3a3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a40:	dc 01       	movw	r26, r24
    3a42:	cb 01       	movw	r24, r22
    3a44:	89 83       	std	Y+1, r24	; 0x01
    3a46:	9a 83       	std	Y+2, r25	; 0x02
    3a48:	ab 83       	std	Y+3, r26	; 0x03
    3a4a:	bc 83       	std	Y+4, r27	; 0x04
	UART_UBRRH_REG = ubrr >> 8;
    3a4c:	e0 e4       	ldi	r30, 0x40	; 64
    3a4e:	f0 e0       	ldi	r31, 0x00	; 0
    3a50:	89 81       	ldd	r24, Y+1	; 0x01
    3a52:	9a 81       	ldd	r25, Y+2	; 0x02
    3a54:	ab 81       	ldd	r26, Y+3	; 0x03
    3a56:	bc 81       	ldd	r27, Y+4	; 0x04
    3a58:	89 2f       	mov	r24, r25
    3a5a:	9a 2f       	mov	r25, r26
    3a5c:	ab 2f       	mov	r26, r27
    3a5e:	bb 27       	eor	r27, r27
    3a60:	80 83       	st	Z, r24
	UART_UBRRL_REG = ubrr;
    3a62:	e9 e2       	ldi	r30, 0x29	; 41
    3a64:	f0 e0       	ldi	r31, 0x00	; 0
    3a66:	89 81       	ldd	r24, Y+1	; 0x01
    3a68:	80 83       	st	Z, r24

	// Write in UCSRC, set frame size to 8-bit
	UART_UCSRC_REG |= (1 << 7) | (3 << 1);
    3a6a:	a0 e4       	ldi	r26, 0x40	; 64
    3a6c:	b0 e0       	ldi	r27, 0x00	; 0
    3a6e:	e0 e4       	ldi	r30, 0x40	; 64
    3a70:	f0 e0       	ldi	r31, 0x00	; 0
    3a72:	80 81       	ld	r24, Z
    3a74:	86 68       	ori	r24, 0x86	; 134
    3a76:	8c 93       	st	X, r24
	// By default parity bit is disabled

//	Dio_configChanel(DIO_PORTD, DIO_PIN0, DIO_INPUT);
//	Dio_configChanel(DIO_PORTD, DIO_PIN1, DIO_OUTPUT);

}
    3a78:	28 96       	adiw	r28, 0x08	; 8
    3a7a:	0f b6       	in	r0, 0x3f	; 63
    3a7c:	f8 94       	cli
    3a7e:	de bf       	out	0x3e, r29	; 62
    3a80:	0f be       	out	0x3f, r0	; 63
    3a82:	cd bf       	out	0x3d, r28	; 61
    3a84:	cf 91       	pop	r28
    3a86:	df 91       	pop	r29
    3a88:	08 95       	ret

00003a8a <UART_Receive>:

u8 UART_Receive()
{
    3a8a:	df 93       	push	r29
    3a8c:	cf 93       	push	r28
    3a8e:	cd b7       	in	r28, 0x3d	; 61
    3a90:	de b7       	in	r29, 0x3e	; 62

	// Wait for unread data
	while ( !((UART_UCSRA_REG >> 7) & 1) );
    3a92:	eb e2       	ldi	r30, 0x2B	; 43
    3a94:	f0 e0       	ldi	r31, 0x00	; 0
    3a96:	80 81       	ld	r24, Z
    3a98:	88 23       	and	r24, r24
    3a9a:	dc f7       	brge	.-10     	; 0x3a92 <UART_Receive+0x8>
	return UART_UDR_REG;
    3a9c:	ec e2       	ldi	r30, 0x2C	; 44
    3a9e:	f0 e0       	ldi	r31, 0x00	; 0
    3aa0:	80 81       	ld	r24, Z

}
    3aa2:	cf 91       	pop	r28
    3aa4:	df 91       	pop	r29
    3aa6:	08 95       	ret

00003aa8 <UART_ReceiveNonBlock>:

u8 UART_ReceiveNonBlock()
{
    3aa8:	df 93       	push	r29
    3aaa:	cf 93       	push	r28
    3aac:	0f 92       	push	r0
    3aae:	cd b7       	in	r28, 0x3d	; 61
    3ab0:	de b7       	in	r29, 0x3e	; 62

	if ( ((UART_UCSRA_REG >> 7) & 1) )
    3ab2:	eb e2       	ldi	r30, 0x2B	; 43
    3ab4:	f0 e0       	ldi	r31, 0x00	; 0
    3ab6:	80 81       	ld	r24, Z
    3ab8:	88 23       	and	r24, r24
    3aba:	2c f4       	brge	.+10     	; 0x3ac6 <UART_ReceiveNonBlock+0x1e>
	{
		return UART_UDR_REG;
    3abc:	ec e2       	ldi	r30, 0x2C	; 44
    3abe:	f0 e0       	ldi	r31, 0x00	; 0
    3ac0:	80 81       	ld	r24, Z
    3ac2:	89 83       	std	Y+1, r24	; 0x01
    3ac4:	01 c0       	rjmp	.+2      	; 0x3ac8 <UART_ReceiveNonBlock+0x20>
	}
	else
	{
		return '\0';
    3ac6:	19 82       	std	Y+1, r1	; 0x01
    3ac8:	89 81       	ldd	r24, Y+1	; 0x01
	}

}
    3aca:	0f 90       	pop	r0
    3acc:	cf 91       	pop	r28
    3ace:	df 91       	pop	r29
    3ad0:	08 95       	ret

00003ad2 <UART_Transmit>:

void UART_Transmit(u8 data)
{
    3ad2:	df 93       	push	r29
    3ad4:	cf 93       	push	r28
    3ad6:	0f 92       	push	r0
    3ad8:	cd b7       	in	r28, 0x3d	; 61
    3ada:	de b7       	in	r29, 0x3e	; 62
    3adc:	89 83       	std	Y+1, r24	; 0x01
	// Wait for unread data (flag is 1 if it is ready)
	while ( !((UART_UCSRA_REG >> 5) & 1) );
    3ade:	eb e2       	ldi	r30, 0x2B	; 43
    3ae0:	f0 e0       	ldi	r31, 0x00	; 0
    3ae2:	80 81       	ld	r24, Z
    3ae4:	82 95       	swap	r24
    3ae6:	86 95       	lsr	r24
    3ae8:	87 70       	andi	r24, 0x07	; 7
    3aea:	88 2f       	mov	r24, r24
    3aec:	90 e0       	ldi	r25, 0x00	; 0
    3aee:	81 70       	andi	r24, 0x01	; 1
    3af0:	90 70       	andi	r25, 0x00	; 0
    3af2:	00 97       	sbiw	r24, 0x00	; 0
    3af4:	a1 f3       	breq	.-24     	; 0x3ade <UART_Transmit+0xc>

	UART_UDR_REG = data;
    3af6:	ec e2       	ldi	r30, 0x2C	; 44
    3af8:	f0 e0       	ldi	r31, 0x00	; 0
    3afa:	89 81       	ldd	r24, Y+1	; 0x01
    3afc:	80 83       	st	Z, r24


}
    3afe:	0f 90       	pop	r0
    3b00:	cf 91       	pop	r28
    3b02:	df 91       	pop	r29
    3b04:	08 95       	ret

00003b06 <UART_SendString>:

void UART_SendString(u8* string)
{
    3b06:	df 93       	push	r29
    3b08:	cf 93       	push	r28
    3b0a:	00 d0       	rcall	.+0      	; 0x3b0c <UART_SendString+0x6>
    3b0c:	00 d0       	rcall	.+0      	; 0x3b0e <UART_SendString+0x8>
    3b0e:	cd b7       	in	r28, 0x3d	; 61
    3b10:	de b7       	in	r29, 0x3e	; 62
    3b12:	9c 83       	std	Y+4, r25	; 0x04
    3b14:	8b 83       	std	Y+3, r24	; 0x03

	for (u8* i = string; *i != '\0'; i++)
    3b16:	8b 81       	ldd	r24, Y+3	; 0x03
    3b18:	9c 81       	ldd	r25, Y+4	; 0x04
    3b1a:	9a 83       	std	Y+2, r25	; 0x02
    3b1c:	89 83       	std	Y+1, r24	; 0x01
    3b1e:	0a c0       	rjmp	.+20     	; 0x3b34 <UART_SendString+0x2e>
	{

		UART_Transmit(*i);
    3b20:	e9 81       	ldd	r30, Y+1	; 0x01
    3b22:	fa 81       	ldd	r31, Y+2	; 0x02
    3b24:	80 81       	ld	r24, Z
    3b26:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <UART_Transmit>
}

void UART_SendString(u8* string)
{

	for (u8* i = string; *i != '\0'; i++)
    3b2a:	89 81       	ldd	r24, Y+1	; 0x01
    3b2c:	9a 81       	ldd	r25, Y+2	; 0x02
    3b2e:	01 96       	adiw	r24, 0x01	; 1
    3b30:	9a 83       	std	Y+2, r25	; 0x02
    3b32:	89 83       	std	Y+1, r24	; 0x01
    3b34:	e9 81       	ldd	r30, Y+1	; 0x01
    3b36:	fa 81       	ldd	r31, Y+2	; 0x02
    3b38:	80 81       	ld	r24, Z
    3b3a:	88 23       	and	r24, r24
    3b3c:	89 f7       	brne	.-30     	; 0x3b20 <UART_SendString+0x1a>

		UART_Transmit(*i);

	}

}
    3b3e:	0f 90       	pop	r0
    3b40:	0f 90       	pop	r0
    3b42:	0f 90       	pop	r0
    3b44:	0f 90       	pop	r0
    3b46:	cf 91       	pop	r28
    3b48:	df 91       	pop	r29
    3b4a:	08 95       	ret

00003b4c <UART_ReciveString>:


void UART_ReciveString(u8* string, u8 size)
{
    3b4c:	df 93       	push	r29
    3b4e:	cf 93       	push	r28
    3b50:	00 d0       	rcall	.+0      	; 0x3b52 <UART_ReciveString+0x6>
    3b52:	00 d0       	rcall	.+0      	; 0x3b54 <UART_ReciveString+0x8>
    3b54:	0f 92       	push	r0
    3b56:	cd b7       	in	r28, 0x3d	; 61
    3b58:	de b7       	in	r29, 0x3e	; 62
    3b5a:	9c 83       	std	Y+4, r25	; 0x04
    3b5c:	8b 83       	std	Y+3, r24	; 0x03
    3b5e:	6d 83       	std	Y+5, r22	; 0x05
	
	// Clear buffer for input more that required size from last prompt
	while (UART_ReceiveNonBlock() != '\0');
    3b60:	0e 94 54 1d 	call	0x3aa8	; 0x3aa8 <UART_ReceiveNonBlock>
    3b64:	88 23       	and	r24, r24
    3b66:	e1 f7       	brne	.-8      	; 0x3b60 <UART_ReciveString+0x14>
	
	u8 tmp = UART_Receive();
    3b68:	0e 94 45 1d 	call	0x3a8a	; 0x3a8a <UART_Receive>
    3b6c:	8a 83       	std	Y+2, r24	; 0x02

	if (size == 1)
    3b6e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b70:	81 30       	cpi	r24, 0x01	; 1
    3b72:	91 f1       	breq	.+100    	; 0x3bd8 <UART_ReciveString+0x8c>
	{
		return;
	}

	u8 i = 0;
    3b74:	19 82       	std	Y+1, r1	; 0x01
    3b76:	10 c0       	rjmp	.+32     	; 0x3b98 <UART_ReciveString+0x4c>


	while ((tmp != '\n') && (tmp != '\r') && (tmp != '\0') && (i < size - 1))
	{

		string[i] = tmp;
    3b78:	89 81       	ldd	r24, Y+1	; 0x01
    3b7a:	28 2f       	mov	r18, r24
    3b7c:	30 e0       	ldi	r19, 0x00	; 0
    3b7e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b80:	9c 81       	ldd	r25, Y+4	; 0x04
    3b82:	fc 01       	movw	r30, r24
    3b84:	e2 0f       	add	r30, r18
    3b86:	f3 1f       	adc	r31, r19
    3b88:	8a 81       	ldd	r24, Y+2	; 0x02
    3b8a:	80 83       	st	Z, r24
		tmp = UART_Receive();
    3b8c:	0e 94 45 1d 	call	0x3a8a	; 0x3a8a <UART_Receive>
    3b90:	8a 83       	std	Y+2, r24	; 0x02
		i++;
    3b92:	89 81       	ldd	r24, Y+1	; 0x01
    3b94:	8f 5f       	subi	r24, 0xFF	; 255
    3b96:	89 83       	std	Y+1, r24	; 0x01
	}

	u8 i = 0;


	while ((tmp != '\n') && (tmp != '\r') && (tmp != '\0') && (i < size - 1))
    3b98:	8a 81       	ldd	r24, Y+2	; 0x02
    3b9a:	8a 30       	cpi	r24, 0x0A	; 10
    3b9c:	81 f0       	breq	.+32     	; 0x3bbe <UART_ReciveString+0x72>
    3b9e:	8a 81       	ldd	r24, Y+2	; 0x02
    3ba0:	8d 30       	cpi	r24, 0x0D	; 13
    3ba2:	69 f0       	breq	.+26     	; 0x3bbe <UART_ReciveString+0x72>
    3ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    3ba6:	88 23       	and	r24, r24
    3ba8:	51 f0       	breq	.+20     	; 0x3bbe <UART_ReciveString+0x72>
    3baa:	89 81       	ldd	r24, Y+1	; 0x01
    3bac:	28 2f       	mov	r18, r24
    3bae:	30 e0       	ldi	r19, 0x00	; 0
    3bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    3bb2:	88 2f       	mov	r24, r24
    3bb4:	90 e0       	ldi	r25, 0x00	; 0
    3bb6:	01 97       	sbiw	r24, 0x01	; 1
    3bb8:	28 17       	cp	r18, r24
    3bba:	39 07       	cpc	r19, r25
    3bbc:	ec f2       	brlt	.-70     	; 0x3b78 <UART_ReciveString+0x2c>
		i++;

	}

	// Clear buffer for input more that required size
	while (UART_ReceiveNonBlock() != '\0');
    3bbe:	0e 94 54 1d 	call	0x3aa8	; 0x3aa8 <UART_ReceiveNonBlock>
    3bc2:	88 23       	and	r24, r24
    3bc4:	e1 f7       	brne	.-8      	; 0x3bbe <UART_ReciveString+0x72>

	// For precise memory allocation, add 1 to the size of the array for the null char
	string[i] = '\0';
    3bc6:	89 81       	ldd	r24, Y+1	; 0x01
    3bc8:	28 2f       	mov	r18, r24
    3bca:	30 e0       	ldi	r19, 0x00	; 0
    3bcc:	8b 81       	ldd	r24, Y+3	; 0x03
    3bce:	9c 81       	ldd	r25, Y+4	; 0x04
    3bd0:	fc 01       	movw	r30, r24
    3bd2:	e2 0f       	add	r30, r18
    3bd4:	f3 1f       	adc	r31, r19
    3bd6:	10 82       	st	Z, r1

}
    3bd8:	0f 90       	pop	r0
    3bda:	0f 90       	pop	r0
    3bdc:	0f 90       	pop	r0
    3bde:	0f 90       	pop	r0
    3be0:	0f 90       	pop	r0
    3be2:	cf 91       	pop	r28
    3be4:	df 91       	pop	r29
    3be6:	08 95       	ret

00003be8 <Timer2_SetPWMPhaseControl>:

static u16 top = 0;
static f32 timerFreq = 0;

static void Timer2_SetPWMPhaseControl()
{
    3be8:	df 93       	push	r29
    3bea:	cf 93       	push	r28
    3bec:	cd b7       	in	r28, 0x3d	; 61
    3bee:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(TCCR2_REG, 6);
    3bf0:	a5 e4       	ldi	r26, 0x45	; 69
    3bf2:	b0 e0       	ldi	r27, 0x00	; 0
    3bf4:	e5 e4       	ldi	r30, 0x45	; 69
    3bf6:	f0 e0       	ldi	r31, 0x00	; 0
    3bf8:	80 81       	ld	r24, Z
    3bfa:	80 64       	ori	r24, 0x40	; 64
    3bfc:	8c 93       	st	X, r24

	// Non-Inverted
	TCCR2_REG |= 2 << 4;
    3bfe:	a5 e4       	ldi	r26, 0x45	; 69
    3c00:	b0 e0       	ldi	r27, 0x00	; 0
    3c02:	e5 e4       	ldi	r30, 0x45	; 69
    3c04:	f0 e0       	ldi	r31, 0x00	; 0
    3c06:	80 81       	ld	r24, Z
    3c08:	80 62       	ori	r24, 0x20	; 32
    3c0a:	8c 93       	st	X, r24

	// Set DDR as output
//	Dio_writeChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
	Dio_configChanel(DIO_PORTD, DIO_PIN7, DIO_OUTPUT);
    3c0c:	83 e0       	ldi	r24, 0x03	; 3
    3c0e:	67 e0       	ldi	r22, 0x07	; 7
    3c10:	41 e0       	ldi	r20, 0x01	; 1
    3c12:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    3c16:	cf 91       	pop	r28
    3c18:	df 91       	pop	r29
    3c1a:	08 95       	ret

00003c1c <Timer2_SetNormal>:

static void Timer2_SetNormal()
{
    3c1c:	df 93       	push	r29
    3c1e:	cf 93       	push	r28
    3c20:	cd b7       	in	r28, 0x3d	; 61
    3c22:	de b7       	in	r29, 0x3e	; 62

	// Enable Timer2 Interrupt overflow
	TIMSK_REG |= 1;
    3c24:	a9 e5       	ldi	r26, 0x59	; 89
    3c26:	b0 e0       	ldi	r27, 0x00	; 0
    3c28:	e9 e5       	ldi	r30, 0x59	; 89
    3c2a:	f0 e0       	ldi	r31, 0x00	; 0
    3c2c:	80 81       	ld	r24, Z
    3c2e:	81 60       	ori	r24, 0x01	; 1
    3c30:	8c 93       	st	X, r24

}
    3c32:	cf 91       	pop	r28
    3c34:	df 91       	pop	r29
    3c36:	08 95       	ret

00003c38 <Timer2_SetCTC>:
static void Timer2_SetCTC()
{
    3c38:	df 93       	push	r29
    3c3a:	cf 93       	push	r28
    3c3c:	cd b7       	in	r28, 0x3d	; 61
    3c3e:	de b7       	in	r29, 0x3e	; 62

	// Enable Timer2 Interrupt overflow
	TIMSK_REG |= 2;
    3c40:	a9 e5       	ldi	r26, 0x59	; 89
    3c42:	b0 e0       	ldi	r27, 0x00	; 0
    3c44:	e9 e5       	ldi	r30, 0x59	; 89
    3c46:	f0 e0       	ldi	r31, 0x00	; 0
    3c48:	80 81       	ld	r24, Z
    3c4a:	82 60       	ori	r24, 0x02	; 2
    3c4c:	8c 93       	st	X, r24
	SET_BIT(TCCR2_REG, 3);
    3c4e:	a5 e4       	ldi	r26, 0x45	; 69
    3c50:	b0 e0       	ldi	r27, 0x00	; 0
    3c52:	e5 e4       	ldi	r30, 0x45	; 69
    3c54:	f0 e0       	ldi	r31, 0x00	; 0
    3c56:	80 81       	ld	r24, Z
    3c58:	88 60       	ori	r24, 0x08	; 8
    3c5a:	8c 93       	st	X, r24

}
    3c5c:	cf 91       	pop	r28
    3c5e:	df 91       	pop	r29
    3c60:	08 95       	ret

00003c62 <Timer2_SetFastPWM>:

static void Timer2_SetFastPWM()
{
    3c62:	df 93       	push	r29
    3c64:	cf 93       	push	r28
    3c66:	cd b7       	in	r28, 0x3d	; 61
    3c68:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(TCCR2_REG, 6);
    3c6a:	a5 e4       	ldi	r26, 0x45	; 69
    3c6c:	b0 e0       	ldi	r27, 0x00	; 0
    3c6e:	e5 e4       	ldi	r30, 0x45	; 69
    3c70:	f0 e0       	ldi	r31, 0x00	; 0
    3c72:	80 81       	ld	r24, Z
    3c74:	80 64       	ori	r24, 0x40	; 64
    3c76:	8c 93       	st	X, r24
	SET_BIT(TCCR2_REG, 3);
    3c78:	a5 e4       	ldi	r26, 0x45	; 69
    3c7a:	b0 e0       	ldi	r27, 0x00	; 0
    3c7c:	e5 e4       	ldi	r30, 0x45	; 69
    3c7e:	f0 e0       	ldi	r31, 0x00	; 0
    3c80:	80 81       	ld	r24, Z
    3c82:	88 60       	ori	r24, 0x08	; 8
    3c84:	8c 93       	st	X, r24

	// Non-Inverted
	TCCR2_REG |= 2 << 4;
    3c86:	a5 e4       	ldi	r26, 0x45	; 69
    3c88:	b0 e0       	ldi	r27, 0x00	; 0
    3c8a:	e5 e4       	ldi	r30, 0x45	; 69
    3c8c:	f0 e0       	ldi	r31, 0x00	; 0
    3c8e:	80 81       	ld	r24, Z
    3c90:	80 62       	ori	r24, 0x20	; 32
    3c92:	8c 93       	st	X, r24

	// Set DDR as output
	Dio_configChanel(DIO_PORTD, DIO_PIN7, DIO_OUTPUT);
    3c94:	83 e0       	ldi	r24, 0x03	; 3
    3c96:	67 e0       	ldi	r22, 0x07	; 7
    3c98:	41 e0       	ldi	r20, 0x01	; 1
    3c9a:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    3c9e:	cf 91       	pop	r28
    3ca0:	df 91       	pop	r29
    3ca2:	08 95       	ret

00003ca4 <Timer2_Init>:

void Timer2_Init(timer2_waveform_t waveform)
{
    3ca4:	df 93       	push	r29
    3ca6:	cf 93       	push	r28
    3ca8:	00 d0       	rcall	.+0      	; 0x3caa <Timer2_Init+0x6>
    3caa:	0f 92       	push	r0
    3cac:	cd b7       	in	r28, 0x3d	; 61
    3cae:	de b7       	in	r29, 0x3e	; 62
    3cb0:	89 83       	std	Y+1, r24	; 0x01

	// Global Interrupt
	GIE_EnableGlobalInterrupt();
    3cb2:	0e 94 fd 23 	call	0x47fa	; 0x47fa <GIE_EnableGlobalInterrupt>

	// Select Mode (waveform)
	switch(waveform)
    3cb6:	89 81       	ldd	r24, Y+1	; 0x01
    3cb8:	28 2f       	mov	r18, r24
    3cba:	30 e0       	ldi	r19, 0x00	; 0
    3cbc:	3b 83       	std	Y+3, r19	; 0x03
    3cbe:	2a 83       	std	Y+2, r18	; 0x02
    3cc0:	8a 81       	ldd	r24, Y+2	; 0x02
    3cc2:	9b 81       	ldd	r25, Y+3	; 0x03
    3cc4:	81 30       	cpi	r24, 0x01	; 1
    3cc6:	91 05       	cpc	r25, r1
    3cc8:	c1 f0       	breq	.+48     	; 0x3cfa <Timer2_Init+0x56>
    3cca:	2a 81       	ldd	r18, Y+2	; 0x02
    3ccc:	3b 81       	ldd	r19, Y+3	; 0x03
    3cce:	22 30       	cpi	r18, 0x02	; 2
    3cd0:	31 05       	cpc	r19, r1
    3cd2:	2c f4       	brge	.+10     	; 0x3cde <Timer2_Init+0x3a>
    3cd4:	8a 81       	ldd	r24, Y+2	; 0x02
    3cd6:	9b 81       	ldd	r25, Y+3	; 0x03
    3cd8:	00 97       	sbiw	r24, 0x00	; 0
    3cda:	61 f0       	breq	.+24     	; 0x3cf4 <Timer2_Init+0x50>
    3cdc:	16 c0       	rjmp	.+44     	; 0x3d0a <Timer2_Init+0x66>
    3cde:	2a 81       	ldd	r18, Y+2	; 0x02
    3ce0:	3b 81       	ldd	r19, Y+3	; 0x03
    3ce2:	22 30       	cpi	r18, 0x02	; 2
    3ce4:	31 05       	cpc	r19, r1
    3ce6:	61 f0       	breq	.+24     	; 0x3d00 <Timer2_Init+0x5c>
    3ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    3cea:	9b 81       	ldd	r25, Y+3	; 0x03
    3cec:	83 30       	cpi	r24, 0x03	; 3
    3cee:	91 05       	cpc	r25, r1
    3cf0:	51 f0       	breq	.+20     	; 0x3d06 <Timer2_Init+0x62>
    3cf2:	0b c0       	rjmp	.+22     	; 0x3d0a <Timer2_Init+0x66>
	{

	case TIMER2_NORMAL:
		Timer2_SetNormal();
    3cf4:	0e 94 0e 1e 	call	0x3c1c	; 0x3c1c <Timer2_SetNormal>
    3cf8:	08 c0       	rjmp	.+16     	; 0x3d0a <Timer2_Init+0x66>
		break;
	case TIMER2_PWM_PHASE_CORRECT:
		Timer2_SetPWMPhaseControl();
    3cfa:	0e 94 f4 1d 	call	0x3be8	; 0x3be8 <Timer2_SetPWMPhaseControl>
    3cfe:	05 c0       	rjmp	.+10     	; 0x3d0a <Timer2_Init+0x66>
		break;
	case TIMER2_CTC:
		Timer2_SetCTC();
    3d00:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <Timer2_SetCTC>
    3d04:	02 c0       	rjmp	.+4      	; 0x3d0a <Timer2_Init+0x66>
		break;
	case TIMER2_FAST_PWM:
		Timer2_SetFastPWM();
    3d06:	0e 94 31 1e 	call	0x3c62	; 0x3c62 <Timer2_SetFastPWM>
		break;

	}

}
    3d0a:	0f 90       	pop	r0
    3d0c:	0f 90       	pop	r0
    3d0e:	0f 90       	pop	r0
    3d10:	cf 91       	pop	r28
    3d12:	df 91       	pop	r29
    3d14:	08 95       	ret

00003d16 <Timer2_SetPreload>:
// Normal | CTC



void Timer2_SetPreload(u8 preload)
{
    3d16:	df 93       	push	r29
    3d18:	cf 93       	push	r28
    3d1a:	0f 92       	push	r0
    3d1c:	cd b7       	in	r28, 0x3d	; 61
    3d1e:	de b7       	in	r29, 0x3e	; 62
    3d20:	89 83       	std	Y+1, r24	; 0x01
	if (preload > 256)
	{
		return;
	}

	TCNT2_REG |= preload;
    3d22:	a4 e4       	ldi	r26, 0x44	; 68
    3d24:	b0 e0       	ldi	r27, 0x00	; 0
    3d26:	e4 e4       	ldi	r30, 0x44	; 68
    3d28:	f0 e0       	ldi	r31, 0x00	; 0
    3d2a:	90 81       	ld	r25, Z
    3d2c:	89 81       	ldd	r24, Y+1	; 0x01
    3d2e:	89 2b       	or	r24, r25
    3d30:	8c 93       	st	X, r24

}
    3d32:	0f 90       	pop	r0
    3d34:	cf 91       	pop	r28
    3d36:	df 91       	pop	r29
    3d38:	08 95       	ret

00003d3a <Timer2_SetTime>:

void Timer2_SetTime(u16 time)
{
    3d3a:	df 93       	push	r29
    3d3c:	cf 93       	push	r28
    3d3e:	00 d0       	rcall	.+0      	; 0x3d40 <Timer2_SetTime+0x6>
    3d40:	00 d0       	rcall	.+0      	; 0x3d42 <Timer2_SetTime+0x8>
    3d42:	0f 92       	push	r0
    3d44:	cd b7       	in	r28, 0x3d	; 61
    3d46:	de b7       	in	r29, 0x3e	; 62
    3d48:	9d 83       	std	Y+5, r25	; 0x05
    3d4a:	8c 83       	std	Y+4, r24	; 0x04

	// Tick time = 1/prescale
	// Overload time = (256 - preload value) * Tick time
	// Preload = 256 - (time/Tick Time)

	u8 prescale = TCCR2_REG & 0x07;		// 0000 0111
    3d4c:	e5 e4       	ldi	r30, 0x45	; 69
    3d4e:	f0 e0       	ldi	r31, 0x00	; 0
    3d50:	80 81       	ld	r24, Z
    3d52:	87 70       	andi	r24, 0x07	; 7
    3d54:	8b 83       	std	Y+3, r24	; 0x03
	u8 tickTime = 1 / prescale;
    3d56:	8b 81       	ldd	r24, Y+3	; 0x03
    3d58:	28 2f       	mov	r18, r24
    3d5a:	30 e0       	ldi	r19, 0x00	; 0
    3d5c:	81 e0       	ldi	r24, 0x01	; 1
    3d5e:	90 e0       	ldi	r25, 0x00	; 0
    3d60:	b9 01       	movw	r22, r18
    3d62:	0e 94 58 28 	call	0x50b0	; 0x50b0 <__divmodhi4>
    3d66:	cb 01       	movw	r24, r22
    3d68:	8a 83       	std	Y+2, r24	; 0x02
	u8 preload = 256 - (time / tickTime);
    3d6a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d6c:	28 2f       	mov	r18, r24
    3d6e:	30 e0       	ldi	r19, 0x00	; 0
    3d70:	8c 81       	ldd	r24, Y+4	; 0x04
    3d72:	9d 81       	ldd	r25, Y+5	; 0x05
    3d74:	b9 01       	movw	r22, r18
    3d76:	0e 94 44 28 	call	0x5088	; 0x5088 <__udivmodhi4>
    3d7a:	cb 01       	movw	r24, r22
    3d7c:	81 95       	neg	r24
    3d7e:	89 83       	std	Y+1, r24	; 0x01

	Timer2_SetPreload(preload);
    3d80:	89 81       	ldd	r24, Y+1	; 0x01
    3d82:	0e 94 8b 1e 	call	0x3d16	; 0x3d16 <Timer2_SetPreload>

}
    3d86:	0f 90       	pop	r0
    3d88:	0f 90       	pop	r0
    3d8a:	0f 90       	pop	r0
    3d8c:	0f 90       	pop	r0
    3d8e:	0f 90       	pop	r0
    3d90:	cf 91       	pop	r28
    3d92:	df 91       	pop	r29
    3d94:	08 95       	ret

00003d96 <Timer2_Start>:

void Timer2_Start(timer2_clockSelect_t clockSelect)
{
    3d96:	df 93       	push	r29
    3d98:	cf 93       	push	r28
    3d9a:	00 d0       	rcall	.+0      	; 0x3d9c <Timer2_Start+0x6>
    3d9c:	cd b7       	in	r28, 0x3d	; 61
    3d9e:	de b7       	in	r29, 0x3e	; 62
    3da0:	8a 83       	std	Y+2, r24	; 0x02

	// Clock select (Prescale)
	TCCR2_REG |= clockSelect;
    3da2:	a5 e4       	ldi	r26, 0x45	; 69
    3da4:	b0 e0       	ldi	r27, 0x00	; 0
    3da6:	e5 e4       	ldi	r30, 0x45	; 69
    3da8:	f0 e0       	ldi	r31, 0x00	; 0
    3daa:	90 81       	ld	r25, Z
    3dac:	8a 81       	ldd	r24, Y+2	; 0x02
    3dae:	89 2b       	or	r24, r25
    3db0:	8c 93       	st	X, r24

	u8 prescale = TCCR2_REG & 0x07;		// 0000 0111
    3db2:	e5 e4       	ldi	r30, 0x45	; 69
    3db4:	f0 e0       	ldi	r31, 0x00	; 0
    3db6:	80 81       	ld	r24, Z
    3db8:	87 70       	andi	r24, 0x07	; 7
    3dba:	89 83       	std	Y+1, r24	; 0x01
	timerFreq = 16000000.0 / prescale;
    3dbc:	89 81       	ldd	r24, Y+1	; 0x01
    3dbe:	88 2f       	mov	r24, r24
    3dc0:	90 e0       	ldi	r25, 0x00	; 0
    3dc2:	aa 27       	eor	r26, r26
    3dc4:	97 fd       	sbrc	r25, 7
    3dc6:	a0 95       	com	r26
    3dc8:	ba 2f       	mov	r27, r26
    3dca:	bc 01       	movw	r22, r24
    3dcc:	cd 01       	movw	r24, r26
    3dce:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3dd2:	9b 01       	movw	r18, r22
    3dd4:	ac 01       	movw	r20, r24
    3dd6:	60 e0       	ldi	r22, 0x00	; 0
    3dd8:	74 e2       	ldi	r23, 0x24	; 36
    3dda:	84 e7       	ldi	r24, 0x74	; 116
    3ddc:	9b e4       	ldi	r25, 0x4B	; 75
    3dde:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3de2:	dc 01       	movw	r26, r24
    3de4:	cb 01       	movw	r24, r22
    3de6:	80 93 54 03 	sts	0x0354, r24
    3dea:	90 93 55 03 	sts	0x0355, r25
    3dee:	a0 93 56 03 	sts	0x0356, r26
    3df2:	b0 93 57 03 	sts	0x0357, r27

}
    3df6:	0f 90       	pop	r0
    3df8:	0f 90       	pop	r0
    3dfa:	cf 91       	pop	r28
    3dfc:	df 91       	pop	r29
    3dfe:	08 95       	ret

00003e00 <Timer2_Stop>:

void Timer2_Stop()
{
    3e00:	df 93       	push	r29
    3e02:	cf 93       	push	r28
    3e04:	cd b7       	in	r28, 0x3d	; 61
    3e06:	de b7       	in	r29, 0x3e	; 62

	// Stop Timer/Counter by clearing prescaler
	TCCR2_REG &= 0xf8;
    3e08:	a5 e4       	ldi	r26, 0x45	; 69
    3e0a:	b0 e0       	ldi	r27, 0x00	; 0
    3e0c:	e5 e4       	ldi	r30, 0x45	; 69
    3e0e:	f0 e0       	ldi	r31, 0x00	; 0
    3e10:	80 81       	ld	r24, Z
    3e12:	88 7f       	andi	r24, 0xF8	; 248
    3e14:	8c 93       	st	X, r24

}
    3e16:	cf 91       	pop	r28
    3e18:	df 91       	pop	r29
    3e1a:	08 95       	ret

00003e1c <Timer2_SetDuty>:


// For PWM Modes
void Timer2_SetDuty(u8 percentage)
{
    3e1c:	0f 93       	push	r16
    3e1e:	1f 93       	push	r17
    3e20:	df 93       	push	r29
    3e22:	cf 93       	push	r28
    3e24:	0f 92       	push	r0
    3e26:	cd b7       	in	r28, 0x3d	; 61
    3e28:	de b7       	in	r29, 0x3e	; 62
    3e2a:	89 83       	std	Y+1, r24	; 0x01


	// OCR2 is 8bit -> 255 max
	OCR2_REG = (u8) 255 * (percentage / 100.0);
    3e2c:	03 e4       	ldi	r16, 0x43	; 67
    3e2e:	10 e0       	ldi	r17, 0x00	; 0
    3e30:	89 81       	ldd	r24, Y+1	; 0x01
    3e32:	88 2f       	mov	r24, r24
    3e34:	90 e0       	ldi	r25, 0x00	; 0
    3e36:	aa 27       	eor	r26, r26
    3e38:	97 fd       	sbrc	r25, 7
    3e3a:	a0 95       	com	r26
    3e3c:	ba 2f       	mov	r27, r26
    3e3e:	bc 01       	movw	r22, r24
    3e40:	cd 01       	movw	r24, r26
    3e42:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3e46:	dc 01       	movw	r26, r24
    3e48:	cb 01       	movw	r24, r22
    3e4a:	bc 01       	movw	r22, r24
    3e4c:	cd 01       	movw	r24, r26
    3e4e:	20 e0       	ldi	r18, 0x00	; 0
    3e50:	30 e0       	ldi	r19, 0x00	; 0
    3e52:	48 ec       	ldi	r20, 0xC8	; 200
    3e54:	52 e4       	ldi	r21, 0x42	; 66
    3e56:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3e5a:	dc 01       	movw	r26, r24
    3e5c:	cb 01       	movw	r24, r22
    3e5e:	bc 01       	movw	r22, r24
    3e60:	cd 01       	movw	r24, r26
    3e62:	20 e0       	ldi	r18, 0x00	; 0
    3e64:	30 e0       	ldi	r19, 0x00	; 0
    3e66:	4f e7       	ldi	r20, 0x7F	; 127
    3e68:	53 e4       	ldi	r21, 0x43	; 67
    3e6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e6e:	dc 01       	movw	r26, r24
    3e70:	cb 01       	movw	r24, r22
    3e72:	bc 01       	movw	r22, r24
    3e74:	cd 01       	movw	r24, r26
    3e76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e7a:	dc 01       	movw	r26, r24
    3e7c:	cb 01       	movw	r24, r22
    3e7e:	f8 01       	movw	r30, r16
    3e80:	80 83       	st	Z, r24


}
    3e82:	0f 90       	pop	r0
    3e84:	cf 91       	pop	r28
    3e86:	df 91       	pop	r29
    3e88:	1f 91       	pop	r17
    3e8a:	0f 91       	pop	r16
    3e8c:	08 95       	ret

00003e8e <Timer1_SetFastPWM>:

static u16 top = 0;
static f32 timerFreq = 0;

static void Timer1_SetFastPWM()
{
    3e8e:	df 93       	push	r29
    3e90:	cf 93       	push	r28
    3e92:	cd b7       	in	r28, 0x3d	; 61
    3e94:	de b7       	in	r29, 0x3e	; 62

	// Set Fast PWM, TOP in ICR1, Clear OC1A on compare match
	TCCR1A_REG = (1<<1)|(1<<7);
    3e96:	ef e4       	ldi	r30, 0x4F	; 79
    3e98:	f0 e0       	ldi	r31, 0x00	; 0
    3e9a:	82 e8       	ldi	r24, 0x82	; 130
    3e9c:	80 83       	st	Z, r24
	TCCR1B_REG = (1<<3)|(1<<4);
    3e9e:	ee e4       	ldi	r30, 0x4E	; 78
    3ea0:	f0 e0       	ldi	r31, 0x00	; 0
    3ea2:	88 e1       	ldi	r24, 0x18	; 24
    3ea4:	80 83       	st	Z, r24

	TCNT1L_REG = 0;
    3ea6:	ec e4       	ldi	r30, 0x4C	; 76
    3ea8:	f0 e0       	ldi	r31, 0x00	; 0
    3eaa:	10 82       	st	Z, r1
	TCNT1H_REG = 0;
    3eac:	ed e4       	ldi	r30, 0x4D	; 77
    3eae:	f0 e0       	ldi	r31, 0x00	; 0
    3eb0:	10 82       	st	Z, r1

	// Set DDR as output
	Dio_configChanel(DIO_PORTD, DIO_PIN5, DIO_OUTPUT);
    3eb2:	83 e0       	ldi	r24, 0x03	; 3
    3eb4:	65 e0       	ldi	r22, 0x05	; 5
    3eb6:	41 e0       	ldi	r20, 0x01	; 1
    3eb8:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    3ebc:	cf 91       	pop	r28
    3ebe:	df 91       	pop	r29
    3ec0:	08 95       	ret

00003ec2 <Timer1_Init>:

void Timer1_Init(timer1_waveform_t waveform)
{
    3ec2:	df 93       	push	r29
    3ec4:	cf 93       	push	r28
    3ec6:	0f 92       	push	r0
    3ec8:	cd b7       	in	r28, 0x3d	; 61
    3eca:	de b7       	in	r29, 0x3e	; 62
    3ecc:	89 83       	std	Y+1, r24	; 0x01

	// Global Interrupt
	GIE_EnableGlobalInterrupt();
    3ece:	0e 94 fd 23 	call	0x47fa	; 0x47fa <GIE_EnableGlobalInterrupt>

	// Select Mode (waveform)
	switch(waveform)
    3ed2:	89 81       	ldd	r24, Y+1	; 0x01
    3ed4:	88 2f       	mov	r24, r24
    3ed6:	90 e0       	ldi	r25, 0x00	; 0
    3ed8:	83 30       	cpi	r24, 0x03	; 3
    3eda:	91 05       	cpc	r25, r1
    3edc:	11 f4       	brne	.+4      	; 0x3ee2 <Timer1_Init+0x20>
//	case TIMER1_CTC:
//		Timer1_SetCTC();
//		break;

	case TIMER1_FAST_PWM:
		Timer1_SetFastPWM();
    3ede:	0e 94 47 1f 	call	0x3e8e	; 0x3e8e <Timer1_SetFastPWM>
		break;

	}

}
    3ee2:	0f 90       	pop	r0
    3ee4:	cf 91       	pop	r28
    3ee6:	df 91       	pop	r29
    3ee8:	08 95       	ret

00003eea <Timer1_Start>:

void Timer1_Start(timer1_clockSelect_t clockSelect)
{
    3eea:	df 93       	push	r29
    3eec:	cf 93       	push	r28
    3eee:	0f 92       	push	r0
    3ef0:	cd b7       	in	r28, 0x3d	; 61
    3ef2:	de b7       	in	r29, 0x3e	; 62
    3ef4:	89 83       	std	Y+1, r24	; 0x01

	// Prescale to 0 to use the OR properly
	Timer1_Stop();
    3ef6:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <Timer1_Stop>
	// Clock select (Prescale)
	TCCR1B_REG |= clockSelect;
    3efa:	ae e4       	ldi	r26, 0x4E	; 78
    3efc:	b0 e0       	ldi	r27, 0x00	; 0
    3efe:	ee e4       	ldi	r30, 0x4E	; 78
    3f00:	f0 e0       	ldi	r31, 0x00	; 0
    3f02:	90 81       	ld	r25, Z
    3f04:	89 81       	ldd	r24, Y+1	; 0x01
    3f06:	89 2b       	or	r24, r25
    3f08:	8c 93       	st	X, r24

}
    3f0a:	0f 90       	pop	r0
    3f0c:	cf 91       	pop	r28
    3f0e:	df 91       	pop	r29
    3f10:	08 95       	ret

00003f12 <Timer1_Stop>:

void Timer1_Stop()
{
    3f12:	df 93       	push	r29
    3f14:	cf 93       	push	r28
    3f16:	cd b7       	in	r28, 0x3d	; 61
    3f18:	de b7       	in	r29, 0x3e	; 62

	// Stop Timer/Counter by clearing prescaler
	TCCR1B_REG &= 0xf8;
    3f1a:	ae e4       	ldi	r26, 0x4E	; 78
    3f1c:	b0 e0       	ldi	r27, 0x00	; 0
    3f1e:	ee e4       	ldi	r30, 0x4E	; 78
    3f20:	f0 e0       	ldi	r31, 0x00	; 0
    3f22:	80 81       	ld	r24, Z
    3f24:	88 7f       	andi	r24, 0xF8	; 248
    3f26:	8c 93       	st	X, r24

}
    3f28:	cf 91       	pop	r28
    3f2a:	df 91       	pop	r29
    3f2c:	08 95       	ret

00003f2e <Timer1_SetDuty>:



// For PWM Modes
void Timer1_SetDuty(f32 Ton)
{
    3f2e:	df 93       	push	r29
    3f30:	cf 93       	push	r28
    3f32:	00 d0       	rcall	.+0      	; 0x3f34 <Timer1_SetDuty+0x6>
    3f34:	00 d0       	rcall	.+0      	; 0x3f36 <Timer1_SetDuty+0x8>
    3f36:	00 d0       	rcall	.+0      	; 0x3f38 <Timer1_SetDuty+0xa>
    3f38:	cd b7       	in	r28, 0x3d	; 61
    3f3a:	de b7       	in	r29, 0x3e	; 62
    3f3c:	6b 83       	std	Y+3, r22	; 0x03
    3f3e:	7c 83       	std	Y+4, r23	; 0x04
    3f40:	8d 83       	std	Y+5, r24	; 0x05
    3f42:	9e 83       	std	Y+6, r25	; 0x06

	// Timer freq = 16000000/prescale
	u16 tmp = Ton * timerFreq;
    3f44:	80 91 5a 03 	lds	r24, 0x035A
    3f48:	90 91 5b 03 	lds	r25, 0x035B
    3f4c:	a0 91 5c 03 	lds	r26, 0x035C
    3f50:	b0 91 5d 03 	lds	r27, 0x035D
    3f54:	bc 01       	movw	r22, r24
    3f56:	cd 01       	movw	r24, r26
    3f58:	2b 81       	ldd	r18, Y+3	; 0x03
    3f5a:	3c 81       	ldd	r19, Y+4	; 0x04
    3f5c:	4d 81       	ldd	r20, Y+5	; 0x05
    3f5e:	5e 81       	ldd	r21, Y+6	; 0x06
    3f60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f64:	dc 01       	movw	r26, r24
    3f66:	cb 01       	movw	r24, r22
    3f68:	bc 01       	movw	r22, r24
    3f6a:	cd 01       	movw	r24, r26
    3f6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f70:	dc 01       	movw	r26, r24
    3f72:	cb 01       	movw	r24, r22
    3f74:	9a 83       	std	Y+2, r25	; 0x02
    3f76:	89 83       	std	Y+1, r24	; 0x01

	OCR1AL_REG = tmp;
    3f78:	ea e4       	ldi	r30, 0x4A	; 74
    3f7a:	f0 e0       	ldi	r31, 0x00	; 0
    3f7c:	89 81       	ldd	r24, Y+1	; 0x01
    3f7e:	80 83       	st	Z, r24
	OCR1AH_REG = tmp >> 8;
    3f80:	eb e4       	ldi	r30, 0x4B	; 75
    3f82:	f0 e0       	ldi	r31, 0x00	; 0
    3f84:	89 81       	ldd	r24, Y+1	; 0x01
    3f86:	9a 81       	ldd	r25, Y+2	; 0x02
    3f88:	89 2f       	mov	r24, r25
    3f8a:	99 27       	eor	r25, r25
    3f8c:	80 83       	st	Z, r24

}
    3f8e:	26 96       	adiw	r28, 0x06	; 6
    3f90:	0f b6       	in	r0, 0x3f	; 63
    3f92:	f8 94       	cli
    3f94:	de bf       	out	0x3e, r29	; 62
    3f96:	0f be       	out	0x3f, r0	; 63
    3f98:	cd bf       	out	0x3d, r28	; 61
    3f9a:	cf 91       	pop	r28
    3f9c:	df 91       	pop	r29
    3f9e:	08 95       	ret

00003fa0 <Timer1_SetFrequency>:

void Timer1_SetFrequency(u16 frequency)
{
    3fa0:	ef 92       	push	r14
    3fa2:	ff 92       	push	r15
    3fa4:	0f 93       	push	r16
    3fa6:	1f 93       	push	r17
    3fa8:	df 93       	push	r29
    3faa:	cf 93       	push	r28
    3fac:	00 d0       	rcall	.+0      	; 0x3fae <Timer1_SetFrequency+0xe>
    3fae:	cd b7       	in	r28, 0x3d	; 61
    3fb0:	de b7       	in	r29, 0x3e	; 62
    3fb2:	9a 83       	std	Y+2, r25	; 0x02
    3fb4:	89 83       	std	Y+1, r24	; 0x01

	timerFreq = 16000000.0 / 256.0;
    3fb6:	80 e0       	ldi	r24, 0x00	; 0
    3fb8:	94 e2       	ldi	r25, 0x24	; 36
    3fba:	a4 e7       	ldi	r26, 0x74	; 116
    3fbc:	b7 e4       	ldi	r27, 0x47	; 71
    3fbe:	80 93 5a 03 	sts	0x035A, r24
    3fc2:	90 93 5b 03 	sts	0x035B, r25
    3fc6:	a0 93 5c 03 	sts	0x035C, r26
    3fca:	b0 93 5d 03 	sts	0x035D, r27
	top = ( timerFreq / frequency ) - 1;
    3fce:	e0 90 5a 03 	lds	r14, 0x035A
    3fd2:	f0 90 5b 03 	lds	r15, 0x035B
    3fd6:	00 91 5c 03 	lds	r16, 0x035C
    3fda:	10 91 5d 03 	lds	r17, 0x035D
    3fde:	89 81       	ldd	r24, Y+1	; 0x01
    3fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    3fe2:	cc 01       	movw	r24, r24
    3fe4:	a0 e0       	ldi	r26, 0x00	; 0
    3fe6:	b0 e0       	ldi	r27, 0x00	; 0
    3fe8:	bc 01       	movw	r22, r24
    3fea:	cd 01       	movw	r24, r26
    3fec:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    3ff0:	9b 01       	movw	r18, r22
    3ff2:	ac 01       	movw	r20, r24
    3ff4:	c8 01       	movw	r24, r16
    3ff6:	b7 01       	movw	r22, r14
    3ff8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3ffc:	dc 01       	movw	r26, r24
    3ffe:	cb 01       	movw	r24, r22
    4000:	bc 01       	movw	r22, r24
    4002:	cd 01       	movw	r24, r26
    4004:	20 e0       	ldi	r18, 0x00	; 0
    4006:	30 e0       	ldi	r19, 0x00	; 0
    4008:	40 e8       	ldi	r20, 0x80	; 128
    400a:	5f e3       	ldi	r21, 0x3F	; 63
    400c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    4010:	dc 01       	movw	r26, r24
    4012:	cb 01       	movw	r24, r22
    4014:	bc 01       	movw	r22, r24
    4016:	cd 01       	movw	r24, r26
    4018:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    401c:	dc 01       	movw	r26, r24
    401e:	cb 01       	movw	r24, r22
    4020:	90 93 59 03 	sts	0x0359, r25
    4024:	80 93 58 03 	sts	0x0358, r24

	ICR1L_REG = top;
    4028:	e6 e4       	ldi	r30, 0x46	; 70
    402a:	f0 e0       	ldi	r31, 0x00	; 0
    402c:	80 91 58 03 	lds	r24, 0x0358
    4030:	90 91 59 03 	lds	r25, 0x0359
    4034:	80 83       	st	Z, r24
	ICR1H_REG = top >> 8;
    4036:	e7 e4       	ldi	r30, 0x47	; 71
    4038:	f0 e0       	ldi	r31, 0x00	; 0
    403a:	80 91 58 03 	lds	r24, 0x0358
    403e:	90 91 59 03 	lds	r25, 0x0359
    4042:	89 2f       	mov	r24, r25
    4044:	99 27       	eor	r25, r25
    4046:	80 83       	st	Z, r24

}
    4048:	0f 90       	pop	r0
    404a:	0f 90       	pop	r0
    404c:	cf 91       	pop	r28
    404e:	df 91       	pop	r29
    4050:	1f 91       	pop	r17
    4052:	0f 91       	pop	r16
    4054:	ff 90       	pop	r15
    4056:	ef 90       	pop	r14
    4058:	08 95       	ret

0000405a <Timer0_SetPWMPhaseControl>:
 */

#include "Timer0.h"

static void Timer0_SetPWMPhaseControl()
{
    405a:	df 93       	push	r29
    405c:	cf 93       	push	r28
    405e:	cd b7       	in	r28, 0x3d	; 61
    4060:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(TCCR0_REG, 6);
    4062:	a3 e5       	ldi	r26, 0x53	; 83
    4064:	b0 e0       	ldi	r27, 0x00	; 0
    4066:	e3 e5       	ldi	r30, 0x53	; 83
    4068:	f0 e0       	ldi	r31, 0x00	; 0
    406a:	80 81       	ld	r24, Z
    406c:	80 64       	ori	r24, 0x40	; 64
    406e:	8c 93       	st	X, r24

	// Non-Inverted
	TCCR0_REG |= 2 << 4;
    4070:	a3 e5       	ldi	r26, 0x53	; 83
    4072:	b0 e0       	ldi	r27, 0x00	; 0
    4074:	e3 e5       	ldi	r30, 0x53	; 83
    4076:	f0 e0       	ldi	r31, 0x00	; 0
    4078:	80 81       	ld	r24, Z
    407a:	80 62       	ori	r24, 0x20	; 32
    407c:	8c 93       	st	X, r24

	// Set DDR as output
//	Dio_writeChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
	Dio_configChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    407e:	81 e0       	ldi	r24, 0x01	; 1
    4080:	63 e0       	ldi	r22, 0x03	; 3
    4082:	41 e0       	ldi	r20, 0x01	; 1
    4084:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

}
    4088:	cf 91       	pop	r28
    408a:	df 91       	pop	r29
    408c:	08 95       	ret

0000408e <Timer0_SetNormal>:

static void Timer0_SetNormal()
{
    408e:	df 93       	push	r29
    4090:	cf 93       	push	r28
    4092:	cd b7       	in	r28, 0x3d	; 61
    4094:	de b7       	in	r29, 0x3e	; 62

	// Enable Timer0 Interrupt overflow
	TIMSK_REG |= 1;
    4096:	a9 e5       	ldi	r26, 0x59	; 89
    4098:	b0 e0       	ldi	r27, 0x00	; 0
    409a:	e9 e5       	ldi	r30, 0x59	; 89
    409c:	f0 e0       	ldi	r31, 0x00	; 0
    409e:	80 81       	ld	r24, Z
    40a0:	81 60       	ori	r24, 0x01	; 1
    40a2:	8c 93       	st	X, r24

}
    40a4:	cf 91       	pop	r28
    40a6:	df 91       	pop	r29
    40a8:	08 95       	ret

000040aa <Timer0_SetCTC>:
static void Timer0_SetCTC()
{
    40aa:	df 93       	push	r29
    40ac:	cf 93       	push	r28
    40ae:	cd b7       	in	r28, 0x3d	; 61
    40b0:	de b7       	in	r29, 0x3e	; 62

	// Enable Timer0 Interrupt overflow
	TIMSK_REG |= 2;
    40b2:	a9 e5       	ldi	r26, 0x59	; 89
    40b4:	b0 e0       	ldi	r27, 0x00	; 0
    40b6:	e9 e5       	ldi	r30, 0x59	; 89
    40b8:	f0 e0       	ldi	r31, 0x00	; 0
    40ba:	80 81       	ld	r24, Z
    40bc:	82 60       	ori	r24, 0x02	; 2
    40be:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, 3);
    40c0:	a3 e5       	ldi	r26, 0x53	; 83
    40c2:	b0 e0       	ldi	r27, 0x00	; 0
    40c4:	e3 e5       	ldi	r30, 0x53	; 83
    40c6:	f0 e0       	ldi	r31, 0x00	; 0
    40c8:	80 81       	ld	r24, Z
    40ca:	88 60       	ori	r24, 0x08	; 8
    40cc:	8c 93       	st	X, r24

}
    40ce:	cf 91       	pop	r28
    40d0:	df 91       	pop	r29
    40d2:	08 95       	ret

000040d4 <Timer0_SetFastPWM>:

static void Timer0_SetFastPWM()
{
    40d4:	df 93       	push	r29
    40d6:	cf 93       	push	r28
    40d8:	cd b7       	in	r28, 0x3d	; 61
    40da:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(TCCR0_REG, 6);
    40dc:	a3 e5       	ldi	r26, 0x53	; 83
    40de:	b0 e0       	ldi	r27, 0x00	; 0
    40e0:	e3 e5       	ldi	r30, 0x53	; 83
    40e2:	f0 e0       	ldi	r31, 0x00	; 0
    40e4:	80 81       	ld	r24, Z
    40e6:	80 64       	ori	r24, 0x40	; 64
    40e8:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, 3);
    40ea:	a3 e5       	ldi	r26, 0x53	; 83
    40ec:	b0 e0       	ldi	r27, 0x00	; 0
    40ee:	e3 e5       	ldi	r30, 0x53	; 83
    40f0:	f0 e0       	ldi	r31, 0x00	; 0
    40f2:	80 81       	ld	r24, Z
    40f4:	88 60       	ori	r24, 0x08	; 8
    40f6:	8c 93       	st	X, r24

	// Non-Inverted
	TCCR0_REG |= 2 << 4;
    40f8:	a3 e5       	ldi	r26, 0x53	; 83
    40fa:	b0 e0       	ldi	r27, 0x00	; 0
    40fc:	e3 e5       	ldi	r30, 0x53	; 83
    40fe:	f0 e0       	ldi	r31, 0x00	; 0
    4100:	80 81       	ld	r24, Z
    4102:	80 62       	ori	r24, 0x20	; 32
    4104:	8c 93       	st	X, r24

	// Set DDR as output
	Dio_configChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    4106:	81 e0       	ldi	r24, 0x01	; 1
    4108:	63 e0       	ldi	r22, 0x03	; 3
    410a:	41 e0       	ldi	r20, 0x01	; 1
    410c:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
//	Dio_writeChanel(DIO_PORTB, DIO_PIN3, DIO_HIGH);

}
    4110:	cf 91       	pop	r28
    4112:	df 91       	pop	r29
    4114:	08 95       	ret

00004116 <Timer0_Init>:

void Timer0_Init(timer0_waveform_t waveform)
{
    4116:	df 93       	push	r29
    4118:	cf 93       	push	r28
    411a:	00 d0       	rcall	.+0      	; 0x411c <Timer0_Init+0x6>
    411c:	0f 92       	push	r0
    411e:	cd b7       	in	r28, 0x3d	; 61
    4120:	de b7       	in	r29, 0x3e	; 62
    4122:	89 83       	std	Y+1, r24	; 0x01

	// Global Interrupt
	GIE_EnableGlobalInterrupt();
    4124:	0e 94 fd 23 	call	0x47fa	; 0x47fa <GIE_EnableGlobalInterrupt>

	// Select Mode (waveform)
	switch(waveform)
    4128:	89 81       	ldd	r24, Y+1	; 0x01
    412a:	28 2f       	mov	r18, r24
    412c:	30 e0       	ldi	r19, 0x00	; 0
    412e:	3b 83       	std	Y+3, r19	; 0x03
    4130:	2a 83       	std	Y+2, r18	; 0x02
    4132:	8a 81       	ldd	r24, Y+2	; 0x02
    4134:	9b 81       	ldd	r25, Y+3	; 0x03
    4136:	81 30       	cpi	r24, 0x01	; 1
    4138:	91 05       	cpc	r25, r1
    413a:	c1 f0       	breq	.+48     	; 0x416c <Timer0_Init+0x56>
    413c:	2a 81       	ldd	r18, Y+2	; 0x02
    413e:	3b 81       	ldd	r19, Y+3	; 0x03
    4140:	22 30       	cpi	r18, 0x02	; 2
    4142:	31 05       	cpc	r19, r1
    4144:	2c f4       	brge	.+10     	; 0x4150 <Timer0_Init+0x3a>
    4146:	8a 81       	ldd	r24, Y+2	; 0x02
    4148:	9b 81       	ldd	r25, Y+3	; 0x03
    414a:	00 97       	sbiw	r24, 0x00	; 0
    414c:	61 f0       	breq	.+24     	; 0x4166 <Timer0_Init+0x50>
    414e:	16 c0       	rjmp	.+44     	; 0x417c <Timer0_Init+0x66>
    4150:	2a 81       	ldd	r18, Y+2	; 0x02
    4152:	3b 81       	ldd	r19, Y+3	; 0x03
    4154:	22 30       	cpi	r18, 0x02	; 2
    4156:	31 05       	cpc	r19, r1
    4158:	61 f0       	breq	.+24     	; 0x4172 <Timer0_Init+0x5c>
    415a:	8a 81       	ldd	r24, Y+2	; 0x02
    415c:	9b 81       	ldd	r25, Y+3	; 0x03
    415e:	83 30       	cpi	r24, 0x03	; 3
    4160:	91 05       	cpc	r25, r1
    4162:	51 f0       	breq	.+20     	; 0x4178 <Timer0_Init+0x62>
    4164:	0b c0       	rjmp	.+22     	; 0x417c <Timer0_Init+0x66>
	{

	case TIMER0_NORMAL:
		Timer0_SetNormal();
    4166:	0e 94 47 20 	call	0x408e	; 0x408e <Timer0_SetNormal>
    416a:	08 c0       	rjmp	.+16     	; 0x417c <Timer0_Init+0x66>
		break;
	case TIMER0_PWM_PHASE_CORRECT:
		Timer0_SetPWMPhaseControl();
    416c:	0e 94 2d 20 	call	0x405a	; 0x405a <Timer0_SetPWMPhaseControl>
    4170:	05 c0       	rjmp	.+10     	; 0x417c <Timer0_Init+0x66>
		break;
	case TIMER0_CTC:
		Timer0_SetCTC();
    4172:	0e 94 55 20 	call	0x40aa	; 0x40aa <Timer0_SetCTC>
    4176:	02 c0       	rjmp	.+4      	; 0x417c <Timer0_Init+0x66>
		break;
	case TIMER0_FAST_PWM:
		Timer0_SetFastPWM();
    4178:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <Timer0_SetFastPWM>
		break;

	}

}
    417c:	0f 90       	pop	r0
    417e:	0f 90       	pop	r0
    4180:	0f 90       	pop	r0
    4182:	cf 91       	pop	r28
    4184:	df 91       	pop	r29
    4186:	08 95       	ret

00004188 <Timer0_SetPreload>:
// Normal | CTC



void Timer0_SetPreload(u8 preload)
{
    4188:	df 93       	push	r29
    418a:	cf 93       	push	r28
    418c:	0f 92       	push	r0
    418e:	cd b7       	in	r28, 0x3d	; 61
    4190:	de b7       	in	r29, 0x3e	; 62
    4192:	89 83       	std	Y+1, r24	; 0x01
	if (preload > 256)
	{
		return;
	}

	TCNT0_REG |= preload;
    4194:	a2 e5       	ldi	r26, 0x52	; 82
    4196:	b0 e0       	ldi	r27, 0x00	; 0
    4198:	e2 e5       	ldi	r30, 0x52	; 82
    419a:	f0 e0       	ldi	r31, 0x00	; 0
    419c:	90 81       	ld	r25, Z
    419e:	89 81       	ldd	r24, Y+1	; 0x01
    41a0:	89 2b       	or	r24, r25
    41a2:	8c 93       	st	X, r24

}
    41a4:	0f 90       	pop	r0
    41a6:	cf 91       	pop	r28
    41a8:	df 91       	pop	r29
    41aa:	08 95       	ret

000041ac <Timer0_SetTime>:

void Timer0_SetTime(u16 time)
{
    41ac:	df 93       	push	r29
    41ae:	cf 93       	push	r28
    41b0:	00 d0       	rcall	.+0      	; 0x41b2 <Timer0_SetTime+0x6>
    41b2:	00 d0       	rcall	.+0      	; 0x41b4 <Timer0_SetTime+0x8>
    41b4:	0f 92       	push	r0
    41b6:	cd b7       	in	r28, 0x3d	; 61
    41b8:	de b7       	in	r29, 0x3e	; 62
    41ba:	9d 83       	std	Y+5, r25	; 0x05
    41bc:	8c 83       	std	Y+4, r24	; 0x04

	// Tick time = 1/prescale
	// Overload time = (256 - preload value) * Tick time
	// Preload = 256 - (time/Tick Time)

	u8 prescale = TCCR0_REG & 0x07;		// 0000 0111
    41be:	e3 e5       	ldi	r30, 0x53	; 83
    41c0:	f0 e0       	ldi	r31, 0x00	; 0
    41c2:	80 81       	ld	r24, Z
    41c4:	87 70       	andi	r24, 0x07	; 7
    41c6:	8b 83       	std	Y+3, r24	; 0x03
	u8 tickTime = 1 / prescale;
    41c8:	8b 81       	ldd	r24, Y+3	; 0x03
    41ca:	28 2f       	mov	r18, r24
    41cc:	30 e0       	ldi	r19, 0x00	; 0
    41ce:	81 e0       	ldi	r24, 0x01	; 1
    41d0:	90 e0       	ldi	r25, 0x00	; 0
    41d2:	b9 01       	movw	r22, r18
    41d4:	0e 94 58 28 	call	0x50b0	; 0x50b0 <__divmodhi4>
    41d8:	cb 01       	movw	r24, r22
    41da:	8a 83       	std	Y+2, r24	; 0x02
	u8 preload = 256 - (time / tickTime);
    41dc:	8a 81       	ldd	r24, Y+2	; 0x02
    41de:	28 2f       	mov	r18, r24
    41e0:	30 e0       	ldi	r19, 0x00	; 0
    41e2:	8c 81       	ldd	r24, Y+4	; 0x04
    41e4:	9d 81       	ldd	r25, Y+5	; 0x05
    41e6:	b9 01       	movw	r22, r18
    41e8:	0e 94 44 28 	call	0x5088	; 0x5088 <__udivmodhi4>
    41ec:	cb 01       	movw	r24, r22
    41ee:	81 95       	neg	r24
    41f0:	89 83       	std	Y+1, r24	; 0x01

	Timer0_SetPreload(preload);
    41f2:	89 81       	ldd	r24, Y+1	; 0x01
    41f4:	0e 94 c4 20 	call	0x4188	; 0x4188 <Timer0_SetPreload>

}
    41f8:	0f 90       	pop	r0
    41fa:	0f 90       	pop	r0
    41fc:	0f 90       	pop	r0
    41fe:	0f 90       	pop	r0
    4200:	0f 90       	pop	r0
    4202:	cf 91       	pop	r28
    4204:	df 91       	pop	r29
    4206:	08 95       	ret

00004208 <Timer0_Start>:

void Timer0_Start(timer0_clockSelect_t clockSelect)
{
    4208:	df 93       	push	r29
    420a:	cf 93       	push	r28
    420c:	0f 92       	push	r0
    420e:	cd b7       	in	r28, 0x3d	; 61
    4210:	de b7       	in	r29, 0x3e	; 62
    4212:	89 83       	std	Y+1, r24	; 0x01

	// Clock select (Prescale)
	TCCR0_REG |= clockSelect;
    4214:	a3 e5       	ldi	r26, 0x53	; 83
    4216:	b0 e0       	ldi	r27, 0x00	; 0
    4218:	e3 e5       	ldi	r30, 0x53	; 83
    421a:	f0 e0       	ldi	r31, 0x00	; 0
    421c:	90 81       	ld	r25, Z
    421e:	89 81       	ldd	r24, Y+1	; 0x01
    4220:	89 2b       	or	r24, r25
    4222:	8c 93       	st	X, r24

}
    4224:	0f 90       	pop	r0
    4226:	cf 91       	pop	r28
    4228:	df 91       	pop	r29
    422a:	08 95       	ret

0000422c <Timer0_Stop>:

void Timer0_Stop()
{
    422c:	df 93       	push	r29
    422e:	cf 93       	push	r28
    4230:	cd b7       	in	r28, 0x3d	; 61
    4232:	de b7       	in	r29, 0x3e	; 62

	// Stop Timer/Counter by clearing prescaler
	TCCR0_REG &= 0xf8;
    4234:	a3 e5       	ldi	r26, 0x53	; 83
    4236:	b0 e0       	ldi	r27, 0x00	; 0
    4238:	e3 e5       	ldi	r30, 0x53	; 83
    423a:	f0 e0       	ldi	r31, 0x00	; 0
    423c:	80 81       	ld	r24, Z
    423e:	88 7f       	andi	r24, 0xF8	; 248
    4240:	8c 93       	st	X, r24

}
    4242:	cf 91       	pop	r28
    4244:	df 91       	pop	r29
    4246:	08 95       	ret

00004248 <Timer0_SetDuty>:


// For PWM Modes
void Timer0_SetDuty(u8 dutyPercentage)
{
    4248:	0f 93       	push	r16
    424a:	1f 93       	push	r17
    424c:	df 93       	push	r29
    424e:	cf 93       	push	r28
    4250:	0f 92       	push	r0
    4252:	cd b7       	in	r28, 0x3d	; 61
    4254:	de b7       	in	r29, 0x3e	; 62
    4256:	89 83       	std	Y+1, r24	; 0x01

	OCR0_REG = (u8) (255 * ((f32) dutyPercentage / 100));
    4258:	0c e5       	ldi	r16, 0x5C	; 92
    425a:	10 e0       	ldi	r17, 0x00	; 0
    425c:	89 81       	ldd	r24, Y+1	; 0x01
    425e:	88 2f       	mov	r24, r24
    4260:	90 e0       	ldi	r25, 0x00	; 0
    4262:	a0 e0       	ldi	r26, 0x00	; 0
    4264:	b0 e0       	ldi	r27, 0x00	; 0
    4266:	bc 01       	movw	r22, r24
    4268:	cd 01       	movw	r24, r26
    426a:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    426e:	dc 01       	movw	r26, r24
    4270:	cb 01       	movw	r24, r22
    4272:	bc 01       	movw	r22, r24
    4274:	cd 01       	movw	r24, r26
    4276:	20 e0       	ldi	r18, 0x00	; 0
    4278:	30 e0       	ldi	r19, 0x00	; 0
    427a:	48 ec       	ldi	r20, 0xC8	; 200
    427c:	52 e4       	ldi	r21, 0x42	; 66
    427e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4282:	dc 01       	movw	r26, r24
    4284:	cb 01       	movw	r24, r22
    4286:	bc 01       	movw	r22, r24
    4288:	cd 01       	movw	r24, r26
    428a:	20 e0       	ldi	r18, 0x00	; 0
    428c:	30 e0       	ldi	r19, 0x00	; 0
    428e:	4f e7       	ldi	r20, 0x7F	; 127
    4290:	53 e4       	ldi	r21, 0x43	; 67
    4292:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4296:	dc 01       	movw	r26, r24
    4298:	cb 01       	movw	r24, r22
    429a:	bc 01       	movw	r22, r24
    429c:	cd 01       	movw	r24, r26
    429e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42a2:	dc 01       	movw	r26, r24
    42a4:	cb 01       	movw	r24, r22
    42a6:	f8 01       	movw	r30, r16
    42a8:	80 83       	st	Z, r24

}
    42aa:	0f 90       	pop	r0
    42ac:	cf 91       	pop	r28
    42ae:	df 91       	pop	r29
    42b0:	1f 91       	pop	r17
    42b2:	0f 91       	pop	r16
    42b4:	08 95       	ret

000042b6 <Timer0_SetFrequency>:

void Timer0_SetFrequency(u8 frequency)
{
    42b6:	df 93       	push	r29
    42b8:	cf 93       	push	r28
    42ba:	0f 92       	push	r0
    42bc:	cd b7       	in	r28, 0x3d	; 61
    42be:	de b7       	in	r29, 0x3e	; 62
    42c0:	89 83       	std	Y+1, r24	; 0x01



}
    42c2:	0f 90       	pop	r0
    42c4:	cf 91       	pop	r28
    42c6:	df 91       	pop	r29
    42c8:	08 95       	ret

000042ca <TWI_initMaster>:
#define TWEN	2
#define TWINT	7
#define TWEA	6

void TWI_initMaster(void)
{
    42ca:	df 93       	push	r29
    42cc:	cf 93       	push	r28
    42ce:	cd b7       	in	r28, 0x3d	; 61
    42d0:	de b7       	in	r29, 0x3e	; 62
	// Set Prescaller = 1
	CLR_BIT(TWSR,0);
    42d2:	a1 e2       	ldi	r26, 0x21	; 33
    42d4:	b0 e0       	ldi	r27, 0x00	; 0
    42d6:	e1 e2       	ldi	r30, 0x21	; 33
    42d8:	f0 e0       	ldi	r31, 0x00	; 0
    42da:	80 81       	ld	r24, Z
    42dc:	8e 7f       	andi	r24, 0xFE	; 254
    42de:	8c 93       	st	X, r24
	CLR_BIT(TWSR,1);
    42e0:	a1 e2       	ldi	r26, 0x21	; 33
    42e2:	b0 e0       	ldi	r27, 0x00	; 0
    42e4:	e1 e2       	ldi	r30, 0x21	; 33
    42e6:	f0 e0       	ldi	r31, 0x00	; 0
    42e8:	80 81       	ld	r24, Z
    42ea:	8d 7f       	andi	r24, 0xFD	; 253
    42ec:	8c 93       	st	X, r24
//	// Set Freq. = 400KHZ
//	TWBR = 12;

	// This solved the setup and hold time warnings
	// Set Freq. = 100KHZ
	TWBR = 72;
    42ee:	e0 e2       	ldi	r30, 0x20	; 32
    42f0:	f0 e0       	ldi	r31, 0x00	; 0
    42f2:	88 e4       	ldi	r24, 0x48	; 72
    42f4:	80 83       	st	Z, r24

	// Enable ACK
	SET_BIT(TWCR,TWEA);
    42f6:	a6 e5       	ldi	r26, 0x56	; 86
    42f8:	b0 e0       	ldi	r27, 0x00	; 0
    42fa:	e6 e5       	ldi	r30, 0x56	; 86
    42fc:	f0 e0       	ldi	r31, 0x00	; 0
    42fe:	80 81       	ld	r24, Z
    4300:	80 64       	ori	r24, 0x40	; 64
    4302:	8c 93       	st	X, r24

	// Enable TWI
    SET_BIT(TWCR,TWEN);
    4304:	a6 e5       	ldi	r26, 0x56	; 86
    4306:	b0 e0       	ldi	r27, 0x00	; 0
    4308:	e6 e5       	ldi	r30, 0x56	; 86
    430a:	f0 e0       	ldi	r31, 0x00	; 0
    430c:	80 81       	ld	r24, Z
    430e:	84 60       	ori	r24, 0x04	; 4
    4310:	8c 93       	st	X, r24

}
    4312:	cf 91       	pop	r28
    4314:	df 91       	pop	r29
    4316:	08 95       	ret

00004318 <TWI_initSlave>:


void TWI_initSlave(u8 slaveAdd)
{
    4318:	df 93       	push	r29
    431a:	cf 93       	push	r28
    431c:	0f 92       	push	r0
    431e:	cd b7       	in	r28, 0x3d	; 61
    4320:	de b7       	in	r29, 0x3e	; 62
    4322:	89 83       	std	Y+1, r24	; 0x01
	// Set Slave Address
	TWAR = slaveAdd<<1;
    4324:	e2 e2       	ldi	r30, 0x22	; 34
    4326:	f0 e0       	ldi	r31, 0x00	; 0
    4328:	89 81       	ldd	r24, Y+1	; 0x01
    432a:	88 0f       	add	r24, r24
    432c:	80 83       	st	Z, r24

	// Disable General Call
	CLR_BIT(TWAR,0);
    432e:	a2 e2       	ldi	r26, 0x22	; 34
    4330:	b0 e0       	ldi	r27, 0x00	; 0
    4332:	e2 e2       	ldi	r30, 0x22	; 34
    4334:	f0 e0       	ldi	r31, 0x00	; 0
    4336:	80 81       	ld	r24, Z
    4338:	8e 7f       	andi	r24, 0xFE	; 254
    433a:	8c 93       	st	X, r24

	// Enable ACK
	SET_BIT(TWCR,TWEA);
    433c:	a6 e5       	ldi	r26, 0x56	; 86
    433e:	b0 e0       	ldi	r27, 0x00	; 0
    4340:	e6 e5       	ldi	r30, 0x56	; 86
    4342:	f0 e0       	ldi	r31, 0x00	; 0
    4344:	80 81       	ld	r24, Z
    4346:	80 64       	ori	r24, 0x40	; 64
    4348:	8c 93       	st	X, r24

	// Enable TWI
    SET_BIT(TWCR,TWEN);
    434a:	a6 e5       	ldi	r26, 0x56	; 86
    434c:	b0 e0       	ldi	r27, 0x00	; 0
    434e:	e6 e5       	ldi	r30, 0x56	; 86
    4350:	f0 e0       	ldi	r31, 0x00	; 0
    4352:	80 81       	ld	r24, Z
    4354:	84 60       	ori	r24, 0x04	; 4
    4356:	8c 93       	st	X, r24

}
    4358:	0f 90       	pop	r0
    435a:	cf 91       	pop	r28
    435c:	df 91       	pop	r29
    435e:	08 95       	ret

00004360 <TWI_sendStartCondition>:


void TWI_sendStartCondition(void)
{
    4360:	df 93       	push	r29
    4362:	cf 93       	push	r28
    4364:	cd b7       	in	r28, 0x3d	; 61
    4366:	de b7       	in	r29, 0x3e	; 62

	// Send Start Condition
	SET_BIT(TWCR,5);
    4368:	a6 e5       	ldi	r26, 0x56	; 86
    436a:	b0 e0       	ldi	r27, 0x00	; 0
    436c:	e6 e5       	ldi	r30, 0x56	; 86
    436e:	f0 e0       	ldi	r31, 0x00	; 0
    4370:	80 81       	ld	r24, Z
    4372:	80 62       	ori	r24, 0x20	; 32
    4374:	8c 93       	st	X, r24

	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);	/* Enable TWI and clear interrupt flag, ACK */
    4376:	e6 e5       	ldi	r30, 0x56	; 86
    4378:	f0 e0       	ldi	r31, 0x00	; 0
    437a:	84 ec       	ldi	r24, 0xC4	; 196
    437c:	80 83       	st	Z, r24
//	while(!(TWCR&(1<<TWINT)));	/* Wait until TWI finish its current job */

	// Wait for the flag
	while(CHECK_BIT(TWCR, TWINT) == 0);
    437e:	e6 e5       	ldi	r30, 0x56	; 86
    4380:	f0 e0       	ldi	r31, 0x00	; 0
    4382:	80 81       	ld	r24, Z
    4384:	88 23       	and	r24, r24
    4386:	dc f7       	brge	.-10     	; 0x437e <TWI_sendStartCondition+0x1e>

	LCD_displayChar('C');
    4388:	83 e4       	ldi	r24, 0x43	; 67
    438a:	0e 94 3f 14 	call	0x287e	; 0x287e <LCD_displayChar>

	// Check ACK = SC ACK
	while((TWSR & 0xF8) != 0x08);
    438e:	e1 e2       	ldi	r30, 0x21	; 33
    4390:	f0 e0       	ldi	r31, 0x00	; 0
    4392:	80 81       	ld	r24, Z
    4394:	88 2f       	mov	r24, r24
    4396:	90 e0       	ldi	r25, 0x00	; 0
    4398:	88 7f       	andi	r24, 0xF8	; 248
    439a:	90 70       	andi	r25, 0x00	; 0
    439c:	88 30       	cpi	r24, 0x08	; 8
    439e:	91 05       	cpc	r25, r1
    43a0:	b1 f7       	brne	.-20     	; 0x438e <TWI_sendStartCondition+0x2e>


}
    43a2:	cf 91       	pop	r28
    43a4:	df 91       	pop	r29
    43a6:	08 95       	ret

000043a8 <TWI_sendRepStartCondition>:


void TWI_sendRepStartCondition(void)
{
    43a8:	df 93       	push	r29
    43aa:	cf 93       	push	r28
    43ac:	cd b7       	in	r28, 0x3d	; 61
    43ae:	de b7       	in	r29, 0x3e	; 62

	// Send Start Condition
	SET_BIT(TWCR,5);
    43b0:	a6 e5       	ldi	r26, 0x56	; 86
    43b2:	b0 e0       	ldi	r27, 0x00	; 0
    43b4:	e6 e5       	ldi	r30, 0x56	; 86
    43b6:	f0 e0       	ldi	r31, 0x00	; 0
    43b8:	80 81       	ld	r24, Z
    43ba:	80 62       	ori	r24, 0x20	; 32
    43bc:	8c 93       	st	X, r24

	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);	/* Enable TWI and clear interrupt flag, ACK */
    43be:	e6 e5       	ldi	r30, 0x56	; 86
    43c0:	f0 e0       	ldi	r31, 0x00	; 0
    43c2:	84 ec       	ldi	r24, 0xC4	; 196
    43c4:	80 83       	st	Z, r24

	// Wait for the flag
	while(0 == GET_BIT(TWCR,TWINT));
    43c6:	e6 e5       	ldi	r30, 0x56	; 86
    43c8:	f0 e0       	ldi	r31, 0x00	; 0
    43ca:	80 81       	ld	r24, Z
    43cc:	88 23       	and	r24, r24
    43ce:	dc f7       	brge	.-10     	; 0x43c6 <TWI_sendRepStartCondition+0x1e>

	// Check ACK = Repeated SC ACK
	while((TWSR & 0xF8) != 0x10);
    43d0:	e1 e2       	ldi	r30, 0x21	; 33
    43d2:	f0 e0       	ldi	r31, 0x00	; 0
    43d4:	80 81       	ld	r24, Z
    43d6:	88 2f       	mov	r24, r24
    43d8:	90 e0       	ldi	r25, 0x00	; 0
    43da:	88 7f       	andi	r24, 0xF8	; 248
    43dc:	90 70       	andi	r25, 0x00	; 0
    43de:	80 31       	cpi	r24, 0x10	; 16
    43e0:	91 05       	cpc	r25, r1
    43e2:	b1 f7       	brne	.-20     	; 0x43d0 <TWI_sendRepStartCondition+0x28>
}
    43e4:	cf 91       	pop	r28
    43e6:	df 91       	pop	r29
    43e8:	08 95       	ret

000043ea <TWI_sendStopCondition>:


void TWI_sendStopCondition(void)
{
    43ea:	df 93       	push	r29
    43ec:	cf 93       	push	r28
    43ee:	cd b7       	in	r28, 0x3d	; 61
    43f0:	de b7       	in	r29, 0x3e	; 62

	// Send Stop Condition
	SET_BIT(TWCR,4);
    43f2:	a6 e5       	ldi	r26, 0x56	; 86
    43f4:	b0 e0       	ldi	r27, 0x00	; 0
    43f6:	e6 e5       	ldi	r30, 0x56	; 86
    43f8:	f0 e0       	ldi	r31, 0x00	; 0
    43fa:	80 81       	ld	r24, Z
    43fc:	80 61       	ori	r24, 0x10	; 16
    43fe:	8c 93       	st	X, r24

	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);	/* Enable TWI and clear interrupt flag, ACK */
    4400:	e6 e5       	ldi	r30, 0x56	; 86
    4402:	f0 e0       	ldi	r31, 0x00	; 0
    4404:	84 ec       	ldi	r24, 0xC4	; 196
    4406:	80 83       	st	Z, r24

	while (GET_BIT(TWCR, 4) == 1);
    4408:	e6 e5       	ldi	r30, 0x56	; 86
    440a:	f0 e0       	ldi	r31, 0x00	; 0
    440c:	80 81       	ld	r24, Z
    440e:	82 95       	swap	r24
    4410:	8f 70       	andi	r24, 0x0F	; 15
    4412:	88 2f       	mov	r24, r24
    4414:	90 e0       	ldi	r25, 0x00	; 0
    4416:	81 70       	andi	r24, 0x01	; 1
    4418:	90 70       	andi	r25, 0x00	; 0
    441a:	88 23       	and	r24, r24
    441c:	a9 f7       	brne	.-22     	; 0x4408 <TWI_sendStopCondition+0x1e>

}
    441e:	cf 91       	pop	r28
    4420:	df 91       	pop	r29
    4422:	08 95       	ret

00004424 <TWI_sendSlaveAddwithWrite>:


void TWI_sendSlaveAddwithWrite(u8 slaveAdd)
{
    4424:	df 93       	push	r29
    4426:	cf 93       	push	r28
    4428:	0f 92       	push	r0
    442a:	cd b7       	in	r28, 0x3d	; 61
    442c:	de b7       	in	r29, 0x3e	; 62
    442e:	89 83       	std	Y+1, r24	; 0x01
	// Set slave address
	TWDR = slaveAdd<<1;
    4430:	e3 e2       	ldi	r30, 0x23	; 35
    4432:	f0 e0       	ldi	r31, 0x00	; 0
    4434:	89 81       	ldd	r24, Y+1	; 0x01
    4436:	88 0f       	add	r24, r24
    4438:	80 83       	st	Z, r24

	// Select write operation
	CLR_BIT(TWDR,0);
    443a:	a3 e2       	ldi	r26, 0x23	; 35
    443c:	b0 e0       	ldi	r27, 0x00	; 0
    443e:	e3 e2       	ldi	r30, 0x23	; 35
    4440:	f0 e0       	ldi	r31, 0x00	; 0
    4442:	80 81       	ld	r24, Z
    4444:	8e 7f       	andi	r24, 0xFE	; 254
    4446:	8c 93       	st	X, r24

	// Clear SC bit
	CLR_BIT(TWCR,5);
    4448:	a6 e5       	ldi	r26, 0x56	; 86
    444a:	b0 e0       	ldi	r27, 0x00	; 0
    444c:	e6 e5       	ldi	r30, 0x56	; 86
    444e:	f0 e0       	ldi	r31, 0x00	; 0
    4450:	80 81       	ld	r24, Z
    4452:	8f 7d       	andi	r24, 0xDF	; 223
    4454:	8c 93       	st	X, r24

	// Clear flag to start next job
	SET_BIT(TWCR,TWINT);
    4456:	a6 e5       	ldi	r26, 0x56	; 86
    4458:	b0 e0       	ldi	r27, 0x00	; 0
    445a:	e6 e5       	ldi	r30, 0x56	; 86
    445c:	f0 e0       	ldi	r31, 0x00	; 0
    445e:	80 81       	ld	r24, Z
    4460:	80 68       	ori	r24, 0x80	; 128
    4462:	8c 93       	st	X, r24
	// Enable TWI
	SET_BIT(TWCR,TWEN);
    4464:	a6 e5       	ldi	r26, 0x56	; 86
    4466:	b0 e0       	ldi	r27, 0x00	; 0
    4468:	e6 e5       	ldi	r30, 0x56	; 86
    446a:	f0 e0       	ldi	r31, 0x00	; 0
    446c:	80 81       	ld	r24, Z
    446e:	84 60       	ori	r24, 0x04	; 4
    4470:	8c 93       	st	X, r24

	// Wait for the flag
	while(0 == GET_BIT(TWCR,TWINT));
    4472:	e6 e5       	ldi	r30, 0x56	; 86
    4474:	f0 e0       	ldi	r31, 0x00	; 0
    4476:	80 81       	ld	r24, Z
    4478:	88 23       	and	r24, r24
    447a:	dc f7       	brge	.-10     	; 0x4472 <TWI_sendSlaveAddwithWrite+0x4e>

	// Check ACK = Master transmit ( slave address + Write request ) ACK
	while((TWSR & 0xF8) != 0x18);
    447c:	e1 e2       	ldi	r30, 0x21	; 33
    447e:	f0 e0       	ldi	r31, 0x00	; 0
    4480:	80 81       	ld	r24, Z
    4482:	88 2f       	mov	r24, r24
    4484:	90 e0       	ldi	r25, 0x00	; 0
    4486:	88 7f       	andi	r24, 0xF8	; 248
    4488:	90 70       	andi	r25, 0x00	; 0
    448a:	88 31       	cpi	r24, 0x18	; 24
    448c:	91 05       	cpc	r25, r1
    448e:	b1 f7       	brne	.-20     	; 0x447c <TWI_sendSlaveAddwithWrite+0x58>
}
    4490:	0f 90       	pop	r0
    4492:	cf 91       	pop	r28
    4494:	df 91       	pop	r29
    4496:	08 95       	ret

00004498 <TWI_sendSlaveAddwithRead>:


void TWI_sendSlaveAddwithRead(u8 slaveAdd)
{
    4498:	df 93       	push	r29
    449a:	cf 93       	push	r28
    449c:	0f 92       	push	r0
    449e:	cd b7       	in	r28, 0x3d	; 61
    44a0:	de b7       	in	r29, 0x3e	; 62
    44a2:	89 83       	std	Y+1, r24	; 0x01
	// Set slave address
	TWDR = slaveAdd<<1;
    44a4:	e3 e2       	ldi	r30, 0x23	; 35
    44a6:	f0 e0       	ldi	r31, 0x00	; 0
    44a8:	89 81       	ldd	r24, Y+1	; 0x01
    44aa:	88 0f       	add	r24, r24
    44ac:	80 83       	st	Z, r24

	// Select read operation
	SET_BIT(TWDR,0);
    44ae:	a3 e2       	ldi	r26, 0x23	; 35
    44b0:	b0 e0       	ldi	r27, 0x00	; 0
    44b2:	e3 e2       	ldi	r30, 0x23	; 35
    44b4:	f0 e0       	ldi	r31, 0x00	; 0
    44b6:	80 81       	ld	r24, Z
    44b8:	81 60       	ori	r24, 0x01	; 1
    44ba:	8c 93       	st	X, r24

	// Clear SC bit
	CLR_BIT(TWCR,5);
    44bc:	a6 e5       	ldi	r26, 0x56	; 86
    44be:	b0 e0       	ldi	r27, 0x00	; 0
    44c0:	e6 e5       	ldi	r30, 0x56	; 86
    44c2:	f0 e0       	ldi	r31, 0x00	; 0
    44c4:	80 81       	ld	r24, Z
    44c6:	8f 7d       	andi	r24, 0xDF	; 223
    44c8:	8c 93       	st	X, r24

	// Clear flag to start next job
	SET_BIT(TWCR,TWINT);
    44ca:	a6 e5       	ldi	r26, 0x56	; 86
    44cc:	b0 e0       	ldi	r27, 0x00	; 0
    44ce:	e6 e5       	ldi	r30, 0x56	; 86
    44d0:	f0 e0       	ldi	r31, 0x00	; 0
    44d2:	80 81       	ld	r24, Z
    44d4:	80 68       	ori	r24, 0x80	; 128
    44d6:	8c 93       	st	X, r24
	// Enable TWI
	SET_BIT(TWCR,TWEN);
    44d8:	a6 e5       	ldi	r26, 0x56	; 86
    44da:	b0 e0       	ldi	r27, 0x00	; 0
    44dc:	e6 e5       	ldi	r30, 0x56	; 86
    44de:	f0 e0       	ldi	r31, 0x00	; 0
    44e0:	80 81       	ld	r24, Z
    44e2:	84 60       	ori	r24, 0x04	; 4
    44e4:	8c 93       	st	X, r24

	// Wait for the flagz
	while(0 == GET_BIT(TWCR,TWINT));
    44e6:	e6 e5       	ldi	r30, 0x56	; 86
    44e8:	f0 e0       	ldi	r31, 0x00	; 0
    44ea:	80 81       	ld	r24, Z
    44ec:	88 23       	and	r24, r24
    44ee:	dc f7       	brge	.-10     	; 0x44e6 <TWI_sendSlaveAddwithRead+0x4e>

	// Check ACK = Master transmit ( slave address + Read request ) ACK
	while((TWSR & 0xF8) != 0x40);
    44f0:	e1 e2       	ldi	r30, 0x21	; 33
    44f2:	f0 e0       	ldi	r31, 0x00	; 0
    44f4:	80 81       	ld	r24, Z
    44f6:	88 2f       	mov	r24, r24
    44f8:	90 e0       	ldi	r25, 0x00	; 0
    44fa:	88 7f       	andi	r24, 0xF8	; 248
    44fc:	90 70       	andi	r25, 0x00	; 0
    44fe:	80 34       	cpi	r24, 0x40	; 64
    4500:	91 05       	cpc	r25, r1
    4502:	b1 f7       	brne	.-20     	; 0x44f0 <TWI_sendSlaveAddwithRead+0x58>
}
    4504:	0f 90       	pop	r0
    4506:	cf 91       	pop	r28
    4508:	df 91       	pop	r29
    450a:	08 95       	ret

0000450c <TWI_sendMasterDataByte>:


void TWI_sendMasterDataByte(u8 data)
{
    450c:	df 93       	push	r29
    450e:	cf 93       	push	r28
    4510:	0f 92       	push	r0
    4512:	cd b7       	in	r28, 0x3d	; 61
    4514:	de b7       	in	r29, 0x3e	; 62
    4516:	89 83       	std	Y+1, r24	; 0x01

	// Write Data into data register
	TWDR = data;
    4518:	e3 e2       	ldi	r30, 0x23	; 35
    451a:	f0 e0       	ldi	r31, 0x00	; 0
    451c:	89 81       	ldd	r24, Y+1	; 0x01
    451e:	80 83       	st	Z, r24

	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);	/* Enable TWI and clear interrupt flag, ACK */
    4520:	e6 e5       	ldi	r30, 0x56	; 86
    4522:	f0 e0       	ldi	r31, 0x00	; 0
    4524:	84 ec       	ldi	r24, 0xC4	; 196
    4526:	80 83       	st	Z, r24
	// Wait for the flag
	while(0 == GET_BIT(TWCR,TWINT));
    4528:	e6 e5       	ldi	r30, 0x56	; 86
    452a:	f0 e0       	ldi	r31, 0x00	; 0
    452c:	80 81       	ld	r24, Z
    452e:	88 23       	and	r24, r24
    4530:	dc f7       	brge	.-10     	; 0x4528 <TWI_sendMasterDataByte+0x1c>

	// Check ACK = Master transmit data ACK
	while((TWSR & 0xF8) != 0x28);
    4532:	e1 e2       	ldi	r30, 0x21	; 33
    4534:	f0 e0       	ldi	r31, 0x00	; 0
    4536:	80 81       	ld	r24, Z
    4538:	88 2f       	mov	r24, r24
    453a:	90 e0       	ldi	r25, 0x00	; 0
    453c:	88 7f       	andi	r24, 0xF8	; 248
    453e:	90 70       	andi	r25, 0x00	; 0
    4540:	88 32       	cpi	r24, 0x28	; 40
    4542:	91 05       	cpc	r25, r1
    4544:	b1 f7       	brne	.-20     	; 0x4532 <TWI_sendMasterDataByte+0x26>
}
    4546:	0f 90       	pop	r0
    4548:	cf 91       	pop	r28
    454a:	df 91       	pop	r29
    454c:	08 95       	ret

0000454e <TWI_readMasterDataByte>:


void TWI_readMasterDataByte(u8* returnedData)
{
    454e:	df 93       	push	r29
    4550:	cf 93       	push	r28
    4552:	00 d0       	rcall	.+0      	; 0x4554 <TWI_readMasterDataByte+0x6>
    4554:	cd b7       	in	r28, 0x3d	; 61
    4556:	de b7       	in	r29, 0x3e	; 62
    4558:	9a 83       	std	Y+2, r25	; 0x02
    455a:	89 83       	std	Y+1, r24	; 0x01
	if(returnedData != 0)
    455c:	89 81       	ldd	r24, Y+1	; 0x01
    455e:	9a 81       	ldd	r25, Y+2	; 0x02
    4560:	00 97       	sbiw	r24, 0x00	; 0
    4562:	a1 f0       	breq	.+40     	; 0x458c <TWI_readMasterDataByte+0x3e>
	{

		TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);	/* Enable TWI and clear interrupt flag, ACK */
    4564:	e6 e5       	ldi	r30, 0x56	; 86
    4566:	f0 e0       	ldi	r31, 0x00	; 0
    4568:	84 ec       	ldi	r24, 0xC4	; 196
    456a:	80 83       	st	Z, r24

	    // Check ACK = Master received data with ACK
		while((TWSR & 0xF8) != 0x50);
    456c:	e1 e2       	ldi	r30, 0x21	; 33
    456e:	f0 e0       	ldi	r31, 0x00	; 0
    4570:	80 81       	ld	r24, Z
    4572:	88 2f       	mov	r24, r24
    4574:	90 e0       	ldi	r25, 0x00	; 0
    4576:	88 7f       	andi	r24, 0xF8	; 248
    4578:	90 70       	andi	r25, 0x00	; 0
    457a:	80 35       	cpi	r24, 0x50	; 80
    457c:	91 05       	cpc	r25, r1
    457e:	b1 f7       	brne	.-20     	; 0x456c <TWI_readMasterDataByte+0x1e>

		// Read Data from data register
		*returnedData = TWDR;
    4580:	e3 e2       	ldi	r30, 0x23	; 35
    4582:	f0 e0       	ldi	r31, 0x00	; 0
    4584:	80 81       	ld	r24, Z
    4586:	e9 81       	ldd	r30, Y+1	; 0x01
    4588:	fa 81       	ldd	r31, Y+2	; 0x02
    458a:	80 83       	st	Z, r24
	}
}
    458c:	0f 90       	pop	r0
    458e:	0f 90       	pop	r0
    4590:	cf 91       	pop	r28
    4592:	df 91       	pop	r29
    4594:	08 95       	ret

00004596 <SPI_MasterInit>:
 */

#include "SPI.h"

void SPI_MasterInit()
{
    4596:	df 93       	push	r29
    4598:	cf 93       	push	r28
    459a:	cd b7       	in	r28, 0x3d	; 61
    459c:	de b7       	in	r29, 0x3e	; 62

	// SS should be output
	Dio_configChanel(DIO_PORTB, DIO_PIN4, DIO_OUTPUT);
    459e:	81 e0       	ldi	r24, 0x01	; 1
    45a0:	64 e0       	ldi	r22, 0x04	; 4
    45a2:	41 e0       	ldi	r20, 0x01	; 1
    45a4:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	// SS set to high (No Slave Selected)
	Dio_writeChanel(DIO_PORTB, DIO_PIN4, DIO_HIGH);
    45a8:	81 e0       	ldi	r24, 0x01	; 1
    45aa:	64 e0       	ldi	r22, 0x04	; 4
    45ac:	41 e0       	ldi	r20, 0x01	; 1
    45ae:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <Dio_writeChanel>

	// MOSI should be output
	Dio_configChanel(DIO_PORTB, DIO_PIN5, DIO_OUTPUT);
    45b2:	81 e0       	ldi	r24, 0x01	; 1
    45b4:	65 e0       	ldi	r22, 0x05	; 5
    45b6:	41 e0       	ldi	r20, 0x01	; 1
    45b8:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>
	// MISO should be input
	// SCK should be output
	Dio_configChanel(DIO_PORTB, DIO_PIN7, DIO_OUTPUT);
    45bc:	81 e0       	ldi	r24, 0x01	; 1
    45be:	67 e0       	ldi	r22, 0x07	; 7
    45c0:	41 e0       	ldi	r20, 0x01	; 1
    45c2:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// Enable SPI
	SPI_SPCR_REG |= 1 << 6;
    45c6:	ad e2       	ldi	r26, 0x2D	; 45
    45c8:	b0 e0       	ldi	r27, 0x00	; 0
    45ca:	ed e2       	ldi	r30, 0x2D	; 45
    45cc:	f0 e0       	ldi	r31, 0x00	; 0
    45ce:	80 81       	ld	r24, Z
    45d0:	80 64       	ori	r24, 0x40	; 64
    45d2:	8c 93       	st	X, r24

	// Master Mode
	SPI_SPCR_REG |= 1 << 4;
    45d4:	ad e2       	ldi	r26, 0x2D	; 45
    45d6:	b0 e0       	ldi	r27, 0x00	; 0
    45d8:	ed e2       	ldi	r30, 0x2D	; 45
    45da:	f0 e0       	ldi	r31, 0x00	; 0
    45dc:	80 81       	ld	r24, Z
    45de:	80 61       	ori	r24, 0x10	; 16
    45e0:	8c 93       	st	X, r24
	// MSB is transmitted first
	// Clock rising by default
	// Clock frequency is by default F_CPU / 4 -> 4 MHZ

	// Set clock as 1 MHZ
	SPI_SPCR_REG |= 1;
    45e2:	ad e2       	ldi	r26, 0x2D	; 45
    45e4:	b0 e0       	ldi	r27, 0x00	; 0
    45e6:	ed e2       	ldi	r30, 0x2D	; 45
    45e8:	f0 e0       	ldi	r31, 0x00	; 0
    45ea:	80 81       	ld	r24, Z
    45ec:	81 60       	ori	r24, 0x01	; 1
    45ee:	8c 93       	st	X, r24

}
    45f0:	cf 91       	pop	r28
    45f2:	df 91       	pop	r29
    45f4:	08 95       	ret

000045f6 <SPI_SlaveInit>:

void SPI_SlaveInit()
{
    45f6:	df 93       	push	r29
    45f8:	cf 93       	push	r28
    45fa:	cd b7       	in	r28, 0x3d	; 61
    45fc:	de b7       	in	r29, 0x3e	; 62

//	// SS should be output
//	Dio_configChanel(DIO_PORTB, DIO_PIN4, DIO_INPUT);
	// MISO should be output
	Dio_configChanel(DIO_PORTB, DIO_PIN6, DIO_OUTPUT);
    45fe:	81 e0       	ldi	r24, 0x01	; 1
    4600:	66 e0       	ldi	r22, 0x06	; 6
    4602:	41 e0       	ldi	r20, 0x01	; 1
    4604:	0e 94 8e 24 	call	0x491c	; 0x491c <Dio_configChanel>

	// Enable SPI
	SPI_SPCR_REG |= 1 << 6;
    4608:	ad e2       	ldi	r26, 0x2D	; 45
    460a:	b0 e0       	ldi	r27, 0x00	; 0
    460c:	ed e2       	ldi	r30, 0x2D	; 45
    460e:	f0 e0       	ldi	r31, 0x00	; 0
    4610:	80 81       	ld	r24, Z
    4612:	80 64       	ori	r24, 0x40	; 64
    4614:	8c 93       	st	X, r24

	// MSB is transmitted first
	// Clock rising by default
	// Clock frequency is by default F_CPU / 4

}
    4616:	cf 91       	pop	r28
    4618:	df 91       	pop	r29
    461a:	08 95       	ret

0000461c <SPI_MasterTranser>:

u8 SPI_MasterTranser(u8 data)
{
    461c:	df 93       	push	r29
    461e:	cf 93       	push	r28
    4620:	0f 92       	push	r0
    4622:	cd b7       	in	r28, 0x3d	; 61
    4624:	de b7       	in	r29, 0x3e	; 62
    4626:	89 83       	std	Y+1, r24	; 0x01

	SPI_SPDR_REG = data;
    4628:	ef e2       	ldi	r30, 0x2F	; 47
    462a:	f0 e0       	ldi	r31, 0x00	; 0
    462c:	89 81       	ldd	r24, Y+1	; 0x01
    462e:	80 83       	st	Z, r24

	// Wait for the flag
	while ( (SPI_SPSR_REG >> 7) & 1 == 0);

	return SPI_SPDR_REG;
    4630:	ef e2       	ldi	r30, 0x2F	; 47
    4632:	f0 e0       	ldi	r31, 0x00	; 0
    4634:	80 81       	ld	r24, Z

}
    4636:	0f 90       	pop	r0
    4638:	cf 91       	pop	r28
    463a:	df 91       	pop	r29
    463c:	08 95       	ret

0000463e <SPI_MasterSend>:

void SPI_MasterSend(u8 data)
{
    463e:	df 93       	push	r29
    4640:	cf 93       	push	r28
    4642:	0f 92       	push	r0
    4644:	cd b7       	in	r28, 0x3d	; 61
    4646:	de b7       	in	r29, 0x3e	; 62
    4648:	89 83       	std	Y+1, r24	; 0x01

	SPI_MasterTranser(data);
    464a:	89 81       	ldd	r24, Y+1	; 0x01
    464c:	0e 94 0e 23 	call	0x461c	; 0x461c <SPI_MasterTranser>

}
    4650:	0f 90       	pop	r0
    4652:	cf 91       	pop	r28
    4654:	df 91       	pop	r29
    4656:	08 95       	ret

00004658 <SPI_MasterReceive>:

u8 SPI_MasterReceive()
{
    4658:	df 93       	push	r29
    465a:	cf 93       	push	r28
    465c:	cd b7       	in	r28, 0x3d	; 61
    465e:	de b7       	in	r29, 0x3e	; 62

	return SPI_MasterTranser(0);
    4660:	80 e0       	ldi	r24, 0x00	; 0
    4662:	0e 94 0e 23 	call	0x461c	; 0x461c <SPI_MasterTranser>


}
    4666:	cf 91       	pop	r28
    4668:	df 91       	pop	r29
    466a:	08 95       	ret

0000466c <SPI_SlaveSend>:

void SPI_SlaveSend(u8 data)
{
    466c:	df 93       	push	r29
    466e:	cf 93       	push	r28
    4670:	0f 92       	push	r0
    4672:	cd b7       	in	r28, 0x3d	; 61
    4674:	de b7       	in	r29, 0x3e	; 62
    4676:	89 83       	std	Y+1, r24	; 0x01

	SPI_SPDR_REG = data;
    4678:	ef e2       	ldi	r30, 0x2F	; 47
    467a:	f0 e0       	ldi	r31, 0x00	; 0
    467c:	89 81       	ldd	r24, Y+1	; 0x01
    467e:	80 83       	st	Z, r24

}
    4680:	0f 90       	pop	r0
    4682:	cf 91       	pop	r28
    4684:	df 91       	pop	r29
    4686:	08 95       	ret

00004688 <SPI_SlaveReceive>:

u8 SPI_SlaveReceive()
{
    4688:	df 93       	push	r29
    468a:	cf 93       	push	r28
    468c:	cd b7       	in	r28, 0x3d	; 61
    468e:	de b7       	in	r29, 0x3e	; 62

	return SPI_MasterTranser(0);
    4690:	80 e0       	ldi	r24, 0x00	; 0
    4692:	0e 94 0e 23 	call	0x461c	; 0x461c <SPI_MasterTranser>

}
    4696:	cf 91       	pop	r28
    4698:	df 91       	pop	r29
    469a:	08 95       	ret

0000469c <IEEPROM_Init>:
#define EEWE	1
#define EERE	0
#define SPMEN	0

void IEEPROM_Init()
{
    469c:	df 93       	push	r29
    469e:	cf 93       	push	r28
    46a0:	cd b7       	in	r28, 0x3d	; 61
    46a2:	de b7       	in	r29, 0x3e	; 62

	GIE_DisableGlobalInterrupt();
    46a4:	0e 94 0b 24 	call	0x4816	; 0x4816 <GIE_DisableGlobalInterrupt>
	EECR = 0;
    46a8:	ec e3       	ldi	r30, 0x3C	; 60
    46aa:	f0 e0       	ldi	r31, 0x00	; 0
    46ac:	10 82       	st	Z, r1

}
    46ae:	cf 91       	pop	r28
    46b0:	df 91       	pop	r29
    46b2:	08 95       	ret

000046b4 <IEEPROM_Write>:

void IEEPROM_Write(u16 uiAddress, u16 ucData)
{
    46b4:	df 93       	push	r29
    46b6:	cf 93       	push	r28
    46b8:	00 d0       	rcall	.+0      	; 0x46ba <IEEPROM_Write+0x6>
    46ba:	00 d0       	rcall	.+0      	; 0x46bc <IEEPROM_Write+0x8>
    46bc:	cd b7       	in	r28, 0x3d	; 61
    46be:	de b7       	in	r29, 0x3e	; 62
    46c0:	9a 83       	std	Y+2, r25	; 0x02
    46c2:	89 83       	std	Y+1, r24	; 0x01
    46c4:	7c 83       	std	Y+4, r23	; 0x04
    46c6:	6b 83       	std	Y+3, r22	; 0x03

	eeprom_write_byte(uiAddress, ucData);
    46c8:	89 81       	ldd	r24, Y+1	; 0x01
    46ca:	9a 81       	ldd	r25, Y+2	; 0x02
    46cc:	2b 81       	ldd	r18, Y+3	; 0x03
    46ce:	62 2f       	mov	r22, r18
    46d0:	0e 94 35 2c 	call	0x586a	; 0x586a <__eewr_byte_m32>

}
    46d4:	0f 90       	pop	r0
    46d6:	0f 90       	pop	r0
    46d8:	0f 90       	pop	r0
    46da:	0f 90       	pop	r0
    46dc:	cf 91       	pop	r28
    46de:	df 91       	pop	r29
    46e0:	08 95       	ret

000046e2 <IEEPROM_Read>:

u8 IEEPROM_Read(u16 uiAddress)
{
    46e2:	df 93       	push	r29
    46e4:	cf 93       	push	r28
    46e6:	00 d0       	rcall	.+0      	; 0x46e8 <IEEPROM_Read+0x6>
    46e8:	cd b7       	in	r28, 0x3d	; 61
    46ea:	de b7       	in	r29, 0x3e	; 62
    46ec:	9a 83       	std	Y+2, r25	; 0x02
    46ee:	89 83       	std	Y+1, r24	; 0x01

	return eeprom_read_byte(uiAddress);
    46f0:	89 81       	ldd	r24, Y+1	; 0x01
    46f2:	9a 81       	ldd	r25, Y+2	; 0x02
    46f4:	0e 94 2d 2c 	call	0x585a	; 0x585a <__eerd_byte_m32>

}
    46f8:	0f 90       	pop	r0
    46fa:	0f 90       	pop	r0
    46fc:	cf 91       	pop	r28
    46fe:	df 91       	pop	r29
    4700:	08 95       	ret

00004702 <IEEPROM_WriteString>:

void IEEPROM_WriteString(u16 address, u8* string)
{
    4702:	df 93       	push	r29
    4704:	cf 93       	push	r28
    4706:	00 d0       	rcall	.+0      	; 0x4708 <IEEPROM_WriteString+0x6>
    4708:	00 d0       	rcall	.+0      	; 0x470a <IEEPROM_WriteString+0x8>
    470a:	00 d0       	rcall	.+0      	; 0x470c <IEEPROM_WriteString+0xa>
    470c:	cd b7       	in	r28, 0x3d	; 61
    470e:	de b7       	in	r29, 0x3e	; 62
    4710:	9c 83       	std	Y+4, r25	; 0x04
    4712:	8b 83       	std	Y+3, r24	; 0x03
    4714:	7e 83       	std	Y+6, r23	; 0x06
    4716:	6d 83       	std	Y+5, r22	; 0x05

	for (u8* ptr = string; *ptr != '\0'; ptr++)
    4718:	8d 81       	ldd	r24, Y+5	; 0x05
    471a:	9e 81       	ldd	r25, Y+6	; 0x06
    471c:	9a 83       	std	Y+2, r25	; 0x02
    471e:	89 83       	std	Y+1, r24	; 0x01
    4720:	12 c0       	rjmp	.+36     	; 0x4746 <IEEPROM_WriteString+0x44>
	{

		eeprom_write_byte(address, *ptr);
    4722:	8b 81       	ldd	r24, Y+3	; 0x03
    4724:	9c 81       	ldd	r25, Y+4	; 0x04
    4726:	e9 81       	ldd	r30, Y+1	; 0x01
    4728:	fa 81       	ldd	r31, Y+2	; 0x02
    472a:	20 81       	ld	r18, Z
    472c:	62 2f       	mov	r22, r18
    472e:	0e 94 35 2c 	call	0x586a	; 0x586a <__eewr_byte_m32>
		address++;
    4732:	8b 81       	ldd	r24, Y+3	; 0x03
    4734:	9c 81       	ldd	r25, Y+4	; 0x04
    4736:	01 96       	adiw	r24, 0x01	; 1
    4738:	9c 83       	std	Y+4, r25	; 0x04
    473a:	8b 83       	std	Y+3, r24	; 0x03
}

void IEEPROM_WriteString(u16 address, u8* string)
{

	for (u8* ptr = string; *ptr != '\0'; ptr++)
    473c:	89 81       	ldd	r24, Y+1	; 0x01
    473e:	9a 81       	ldd	r25, Y+2	; 0x02
    4740:	01 96       	adiw	r24, 0x01	; 1
    4742:	9a 83       	std	Y+2, r25	; 0x02
    4744:	89 83       	std	Y+1, r24	; 0x01
    4746:	e9 81       	ldd	r30, Y+1	; 0x01
    4748:	fa 81       	ldd	r31, Y+2	; 0x02
    474a:	80 81       	ld	r24, Z
    474c:	88 23       	and	r24, r24
    474e:	49 f7       	brne	.-46     	; 0x4722 <IEEPROM_WriteString+0x20>

		eeprom_write_byte(address, *ptr);
		address++;

	}
	eeprom_write_byte(address, '\0');
    4750:	8b 81       	ldd	r24, Y+3	; 0x03
    4752:	9c 81       	ldd	r25, Y+4	; 0x04
    4754:	60 e0       	ldi	r22, 0x00	; 0
    4756:	0e 94 35 2c 	call	0x586a	; 0x586a <__eewr_byte_m32>

}
    475a:	26 96       	adiw	r28, 0x06	; 6
    475c:	0f b6       	in	r0, 0x3f	; 63
    475e:	f8 94       	cli
    4760:	de bf       	out	0x3e, r29	; 62
    4762:	0f be       	out	0x3f, r0	; 63
    4764:	cd bf       	out	0x3d, r28	; 61
    4766:	cf 91       	pop	r28
    4768:	df 91       	pop	r29
    476a:	08 95       	ret

0000476c <IEEPROM_ReadString>:

void IEEPROM_ReadString(u16 address, u8* string, u8 size)
{
    476c:	0f 93       	push	r16
    476e:	1f 93       	push	r17
    4770:	df 93       	push	r29
    4772:	cf 93       	push	r28
    4774:	00 d0       	rcall	.+0      	; 0x4776 <IEEPROM_ReadString+0xa>
    4776:	00 d0       	rcall	.+0      	; 0x4778 <IEEPROM_ReadString+0xc>
    4778:	00 d0       	rcall	.+0      	; 0x477a <IEEPROM_ReadString+0xe>
    477a:	cd b7       	in	r28, 0x3d	; 61
    477c:	de b7       	in	r29, 0x3e	; 62
    477e:	9b 83       	std	Y+3, r25	; 0x03
    4780:	8a 83       	std	Y+2, r24	; 0x02
    4782:	7d 83       	std	Y+5, r23	; 0x05
    4784:	6c 83       	std	Y+4, r22	; 0x04
    4786:	4e 83       	std	Y+6, r20	; 0x06

	for (u8 i = 0; i < size - 1; i++)
    4788:	19 82       	std	Y+1, r1	; 0x01
    478a:	16 c0       	rjmp	.+44     	; 0x47b8 <IEEPROM_ReadString+0x4c>
	{

		string[i] = eeprom_read_byte(address);
    478c:	89 81       	ldd	r24, Y+1	; 0x01
    478e:	28 2f       	mov	r18, r24
    4790:	30 e0       	ldi	r19, 0x00	; 0
    4792:	8c 81       	ldd	r24, Y+4	; 0x04
    4794:	9d 81       	ldd	r25, Y+5	; 0x05
    4796:	8c 01       	movw	r16, r24
    4798:	02 0f       	add	r16, r18
    479a:	13 1f       	adc	r17, r19
    479c:	8a 81       	ldd	r24, Y+2	; 0x02
    479e:	9b 81       	ldd	r25, Y+3	; 0x03
    47a0:	0e 94 2d 2c 	call	0x585a	; 0x585a <__eerd_byte_m32>
    47a4:	f8 01       	movw	r30, r16
    47a6:	80 83       	st	Z, r24
		address++;
    47a8:	8a 81       	ldd	r24, Y+2	; 0x02
    47aa:	9b 81       	ldd	r25, Y+3	; 0x03
    47ac:	01 96       	adiw	r24, 0x01	; 1
    47ae:	9b 83       	std	Y+3, r25	; 0x03
    47b0:	8a 83       	std	Y+2, r24	; 0x02
}

void IEEPROM_ReadString(u16 address, u8* string, u8 size)
{

	for (u8 i = 0; i < size - 1; i++)
    47b2:	89 81       	ldd	r24, Y+1	; 0x01
    47b4:	8f 5f       	subi	r24, 0xFF	; 255
    47b6:	89 83       	std	Y+1, r24	; 0x01
    47b8:	89 81       	ldd	r24, Y+1	; 0x01
    47ba:	28 2f       	mov	r18, r24
    47bc:	30 e0       	ldi	r19, 0x00	; 0
    47be:	8e 81       	ldd	r24, Y+6	; 0x06
    47c0:	88 2f       	mov	r24, r24
    47c2:	90 e0       	ldi	r25, 0x00	; 0
    47c4:	01 97       	sbiw	r24, 0x01	; 1
    47c6:	28 17       	cp	r18, r24
    47c8:	39 07       	cpc	r19, r25
    47ca:	04 f3       	brlt	.-64     	; 0x478c <IEEPROM_ReadString+0x20>
		string[i] = eeprom_read_byte(address);
		address++;

	}

	string[size - 1] = '\0';
    47cc:	8e 81       	ldd	r24, Y+6	; 0x06
    47ce:	88 2f       	mov	r24, r24
    47d0:	90 e0       	ldi	r25, 0x00	; 0
    47d2:	9c 01       	movw	r18, r24
    47d4:	21 50       	subi	r18, 0x01	; 1
    47d6:	30 40       	sbci	r19, 0x00	; 0
    47d8:	8c 81       	ldd	r24, Y+4	; 0x04
    47da:	9d 81       	ldd	r25, Y+5	; 0x05
    47dc:	fc 01       	movw	r30, r24
    47de:	e2 0f       	add	r30, r18
    47e0:	f3 1f       	adc	r31, r19
    47e2:	10 82       	st	Z, r1

}
    47e4:	26 96       	adiw	r28, 0x06	; 6
    47e6:	0f b6       	in	r0, 0x3f	; 63
    47e8:	f8 94       	cli
    47ea:	de bf       	out	0x3e, r29	; 62
    47ec:	0f be       	out	0x3f, r0	; 63
    47ee:	cd bf       	out	0x3d, r28	; 61
    47f0:	cf 91       	pop	r28
    47f2:	df 91       	pop	r29
    47f4:	1f 91       	pop	r17
    47f6:	0f 91       	pop	r16
    47f8:	08 95       	ret

000047fa <GIE_EnableGlobalInterrupt>:
 */

#include "GIE.h"

void GIE_EnableGlobalInterrupt()
{
    47fa:	df 93       	push	r29
    47fc:	cf 93       	push	r28
    47fe:	cd b7       	in	r28, 0x3d	; 61
    4800:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(GIE_SREG, GIE_l_bit);
    4802:	af e5       	ldi	r26, 0x5F	; 95
    4804:	b0 e0       	ldi	r27, 0x00	; 0
    4806:	ef e5       	ldi	r30, 0x5F	; 95
    4808:	f0 e0       	ldi	r31, 0x00	; 0
    480a:	80 81       	ld	r24, Z
    480c:	80 68       	ori	r24, 0x80	; 128
    480e:	8c 93       	st	X, r24

}
    4810:	cf 91       	pop	r28
    4812:	df 91       	pop	r29
    4814:	08 95       	ret

00004816 <GIE_DisableGlobalInterrupt>:

void GIE_DisableGlobalInterrupt()
{
    4816:	df 93       	push	r29
    4818:	cf 93       	push	r28
    481a:	cd b7       	in	r28, 0x3d	; 61
    481c:	de b7       	in	r29, 0x3e	; 62

	CLEAR_BIT(GIE_SREG, GIE_l_bit);
    481e:	af e5       	ldi	r26, 0x5F	; 95
    4820:	b0 e0       	ldi	r27, 0x00	; 0
    4822:	ef e5       	ldi	r30, 0x5F	; 95
    4824:	f0 e0       	ldi	r31, 0x00	; 0
    4826:	80 81       	ld	r24, Z
    4828:	8f 77       	andi	r24, 0x7F	; 127
    482a:	8c 93       	st	X, r24

}
    482c:	cf 91       	pop	r28
    482e:	df 91       	pop	r29
    4830:	08 95       	ret

00004832 <EXTI_EnableInterrupt>:
 */

#include "EXTI.h"

void EXTI_EnableInterrupt(exti_intId_t intId, exti_senseControl_t senseControl)
{
    4832:	df 93       	push	r29
    4834:	cf 93       	push	r28
    4836:	00 d0       	rcall	.+0      	; 0x4838 <EXTI_EnableInterrupt+0x6>
    4838:	00 d0       	rcall	.+0      	; 0x483a <EXTI_EnableInterrupt+0x8>
    483a:	cd b7       	in	r28, 0x3d	; 61
    483c:	de b7       	in	r29, 0x3e	; 62
    483e:	89 83       	std	Y+1, r24	; 0x01
    4840:	6a 83       	std	Y+2, r22	; 0x02

	// Enable
	SET_BIT(GICR_REG, intId);
    4842:	ab e5       	ldi	r26, 0x5B	; 91
    4844:	b0 e0       	ldi	r27, 0x00	; 0
    4846:	eb e5       	ldi	r30, 0x5B	; 91
    4848:	f0 e0       	ldi	r31, 0x00	; 0
    484a:	80 81       	ld	r24, Z
    484c:	48 2f       	mov	r20, r24
    484e:	89 81       	ldd	r24, Y+1	; 0x01
    4850:	28 2f       	mov	r18, r24
    4852:	30 e0       	ldi	r19, 0x00	; 0
    4854:	81 e0       	ldi	r24, 0x01	; 1
    4856:	90 e0       	ldi	r25, 0x00	; 0
    4858:	02 c0       	rjmp	.+4      	; 0x485e <EXTI_EnableInterrupt+0x2c>
    485a:	88 0f       	add	r24, r24
    485c:	99 1f       	adc	r25, r25
    485e:	2a 95       	dec	r18
    4860:	e2 f7       	brpl	.-8      	; 0x485a <EXTI_EnableInterrupt+0x28>
    4862:	84 2b       	or	r24, r20
    4864:	8c 93       	st	X, r24

	// Set sensor control
	switch (intId) {
    4866:	89 81       	ldd	r24, Y+1	; 0x01
    4868:	28 2f       	mov	r18, r24
    486a:	30 e0       	ldi	r19, 0x00	; 0
    486c:	3c 83       	std	Y+4, r19	; 0x04
    486e:	2b 83       	std	Y+3, r18	; 0x03
    4870:	8b 81       	ldd	r24, Y+3	; 0x03
    4872:	9c 81       	ldd	r25, Y+4	; 0x04
    4874:	86 30       	cpi	r24, 0x06	; 6
    4876:	91 05       	cpc	r25, r1
    4878:	59 f0       	breq	.+22     	; 0x4890 <EXTI_EnableInterrupt+0x5e>
    487a:	2b 81       	ldd	r18, Y+3	; 0x03
    487c:	3c 81       	ldd	r19, Y+4	; 0x04
    487e:	27 30       	cpi	r18, 0x07	; 7
    4880:	31 05       	cpc	r19, r1
    4882:	79 f0       	breq	.+30     	; 0x48a2 <EXTI_EnableInterrupt+0x70>
    4884:	8b 81       	ldd	r24, Y+3	; 0x03
    4886:	9c 81       	ldd	r25, Y+4	; 0x04
    4888:	85 30       	cpi	r24, 0x05	; 5
    488a:	91 05       	cpc	r25, r1
    488c:	d1 f0       	breq	.+52     	; 0x48c2 <EXTI_EnableInterrupt+0x90>
    488e:	21 c0       	rjmp	.+66     	; 0x48d2 <EXTI_EnableInterrupt+0xa0>
	case EXTI_INT0:
		MCUCR_REG |= senseControl;
    4890:	a5 e5       	ldi	r26, 0x55	; 85
    4892:	b0 e0       	ldi	r27, 0x00	; 0
    4894:	e5 e5       	ldi	r30, 0x55	; 85
    4896:	f0 e0       	ldi	r31, 0x00	; 0
    4898:	90 81       	ld	r25, Z
    489a:	8a 81       	ldd	r24, Y+2	; 0x02
    489c:	89 2b       	or	r24, r25
    489e:	8c 93       	st	X, r24
    48a0:	18 c0       	rjmp	.+48     	; 0x48d2 <EXTI_EnableInterrupt+0xa0>
		break;
	case EXTI_INT1:
		MCUCR_REG |= (senseControl << 2);
    48a2:	a5 e5       	ldi	r26, 0x55	; 85
    48a4:	b0 e0       	ldi	r27, 0x00	; 0
    48a6:	e5 e5       	ldi	r30, 0x55	; 85
    48a8:	f0 e0       	ldi	r31, 0x00	; 0
    48aa:	80 81       	ld	r24, Z
    48ac:	28 2f       	mov	r18, r24
    48ae:	8a 81       	ldd	r24, Y+2	; 0x02
    48b0:	88 2f       	mov	r24, r24
    48b2:	90 e0       	ldi	r25, 0x00	; 0
    48b4:	88 0f       	add	r24, r24
    48b6:	99 1f       	adc	r25, r25
    48b8:	88 0f       	add	r24, r24
    48ba:	99 1f       	adc	r25, r25
    48bc:	82 2b       	or	r24, r18
    48be:	8c 93       	st	X, r24
    48c0:	08 c0       	rjmp	.+16     	; 0x48d2 <EXTI_EnableInterrupt+0xa0>
		break;
	case EXTI_INT2:
		MCUCSR_REG |= senseControl;
    48c2:	a4 e5       	ldi	r26, 0x54	; 84
    48c4:	b0 e0       	ldi	r27, 0x00	; 0
    48c6:	e4 e5       	ldi	r30, 0x54	; 84
    48c8:	f0 e0       	ldi	r31, 0x00	; 0
    48ca:	90 81       	ld	r25, Z
    48cc:	8a 81       	ldd	r24, Y+2	; 0x02
    48ce:	89 2b       	or	r24, r25
    48d0:	8c 93       	st	X, r24
		break;
	}

}
    48d2:	0f 90       	pop	r0
    48d4:	0f 90       	pop	r0
    48d6:	0f 90       	pop	r0
    48d8:	0f 90       	pop	r0
    48da:	cf 91       	pop	r28
    48dc:	df 91       	pop	r29
    48de:	08 95       	ret

000048e0 <EXTI_DisableInterrupt>:

void EXTI_DisableInterrupt(exti_intId_t intId)
{
    48e0:	df 93       	push	r29
    48e2:	cf 93       	push	r28
    48e4:	0f 92       	push	r0
    48e6:	cd b7       	in	r28, 0x3d	; 61
    48e8:	de b7       	in	r29, 0x3e	; 62
    48ea:	89 83       	std	Y+1, r24	; 0x01

	CLEAR_BIT(GICR_REG, intId);
    48ec:	ab e5       	ldi	r26, 0x5B	; 91
    48ee:	b0 e0       	ldi	r27, 0x00	; 0
    48f0:	eb e5       	ldi	r30, 0x5B	; 91
    48f2:	f0 e0       	ldi	r31, 0x00	; 0
    48f4:	80 81       	ld	r24, Z
    48f6:	48 2f       	mov	r20, r24
    48f8:	89 81       	ldd	r24, Y+1	; 0x01
    48fa:	28 2f       	mov	r18, r24
    48fc:	30 e0       	ldi	r19, 0x00	; 0
    48fe:	81 e0       	ldi	r24, 0x01	; 1
    4900:	90 e0       	ldi	r25, 0x00	; 0
    4902:	02 2e       	mov	r0, r18
    4904:	02 c0       	rjmp	.+4      	; 0x490a <EXTI_DisableInterrupt+0x2a>
    4906:	88 0f       	add	r24, r24
    4908:	99 1f       	adc	r25, r25
    490a:	0a 94       	dec	r0
    490c:	e2 f7       	brpl	.-8      	; 0x4906 <EXTI_DisableInterrupt+0x26>
    490e:	80 95       	com	r24
    4910:	84 23       	and	r24, r20
    4912:	8c 93       	st	X, r24

}
    4914:	0f 90       	pop	r0
    4916:	cf 91       	pop	r28
    4918:	df 91       	pop	r29
    491a:	08 95       	ret

0000491c <Dio_configChanel>:
 */
#include "Dio.h"
#include "Bit_Math.h"

void Dio_configChanel(dio_port_t port, dio_pin_t pin, dio_dir_t dir)
{
    491c:	df 93       	push	r29
    491e:	cf 93       	push	r28
    4920:	00 d0       	rcall	.+0      	; 0x4922 <Dio_configChanel+0x6>
    4922:	00 d0       	rcall	.+0      	; 0x4924 <Dio_configChanel+0x8>
    4924:	0f 92       	push	r0
    4926:	cd b7       	in	r28, 0x3d	; 61
    4928:	de b7       	in	r29, 0x3e	; 62
    492a:	89 83       	std	Y+1, r24	; 0x01
    492c:	6a 83       	std	Y+2, r22	; 0x02
    492e:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    4930:	89 81       	ldd	r24, Y+1	; 0x01
    4932:	28 2f       	mov	r18, r24
    4934:	30 e0       	ldi	r19, 0x00	; 0
    4936:	3d 83       	std	Y+5, r19	; 0x05
    4938:	2c 83       	std	Y+4, r18	; 0x04
    493a:	8c 81       	ldd	r24, Y+4	; 0x04
    493c:	9d 81       	ldd	r25, Y+5	; 0x05
    493e:	81 30       	cpi	r24, 0x01	; 1
    4940:	91 05       	cpc	r25, r1
    4942:	09 f4       	brne	.+2      	; 0x4946 <Dio_configChanel+0x2a>
    4944:	43 c0       	rjmp	.+134    	; 0x49cc <Dio_configChanel+0xb0>
    4946:	2c 81       	ldd	r18, Y+4	; 0x04
    4948:	3d 81       	ldd	r19, Y+5	; 0x05
    494a:	22 30       	cpi	r18, 0x02	; 2
    494c:	31 05       	cpc	r19, r1
    494e:	2c f4       	brge	.+10     	; 0x495a <Dio_configChanel+0x3e>
    4950:	8c 81       	ldd	r24, Y+4	; 0x04
    4952:	9d 81       	ldd	r25, Y+5	; 0x05
    4954:	00 97       	sbiw	r24, 0x00	; 0
    4956:	71 f0       	breq	.+28     	; 0x4974 <Dio_configChanel+0x58>
    4958:	bc c0       	rjmp	.+376    	; 0x4ad2 <Dio_configChanel+0x1b6>
    495a:	2c 81       	ldd	r18, Y+4	; 0x04
    495c:	3d 81       	ldd	r19, Y+5	; 0x05
    495e:	22 30       	cpi	r18, 0x02	; 2
    4960:	31 05       	cpc	r19, r1
    4962:	09 f4       	brne	.+2      	; 0x4966 <Dio_configChanel+0x4a>
    4964:	5f c0       	rjmp	.+190    	; 0x4a24 <Dio_configChanel+0x108>
    4966:	8c 81       	ldd	r24, Y+4	; 0x04
    4968:	9d 81       	ldd	r25, Y+5	; 0x05
    496a:	83 30       	cpi	r24, 0x03	; 3
    496c:	91 05       	cpc	r25, r1
    496e:	09 f4       	brne	.+2      	; 0x4972 <Dio_configChanel+0x56>
    4970:	85 c0       	rjmp	.+266    	; 0x4a7c <Dio_configChanel+0x160>
    4972:	af c0       	rjmp	.+350    	; 0x4ad2 <Dio_configChanel+0x1b6>
	{
	case DIO_PORTA:
		{
			if (dir == DIO_INPUT)
    4974:	8b 81       	ldd	r24, Y+3	; 0x03
    4976:	88 23       	and	r24, r24
    4978:	a9 f4       	brne	.+42     	; 0x49a4 <Dio_configChanel+0x88>
			{
				CLEAR_BIT(DIO_DDRA_REG,pin);
    497a:	aa e3       	ldi	r26, 0x3A	; 58
    497c:	b0 e0       	ldi	r27, 0x00	; 0
    497e:	ea e3       	ldi	r30, 0x3A	; 58
    4980:	f0 e0       	ldi	r31, 0x00	; 0
    4982:	80 81       	ld	r24, Z
    4984:	48 2f       	mov	r20, r24
    4986:	8a 81       	ldd	r24, Y+2	; 0x02
    4988:	28 2f       	mov	r18, r24
    498a:	30 e0       	ldi	r19, 0x00	; 0
    498c:	81 e0       	ldi	r24, 0x01	; 1
    498e:	90 e0       	ldi	r25, 0x00	; 0
    4990:	02 2e       	mov	r0, r18
    4992:	02 c0       	rjmp	.+4      	; 0x4998 <Dio_configChanel+0x7c>
    4994:	88 0f       	add	r24, r24
    4996:	99 1f       	adc	r25, r25
    4998:	0a 94       	dec	r0
    499a:	e2 f7       	brpl	.-8      	; 0x4994 <Dio_configChanel+0x78>
    499c:	80 95       	com	r24
    499e:	84 23       	and	r24, r20
    49a0:	8c 93       	st	X, r24
    49a2:	97 c0       	rjmp	.+302    	; 0x4ad2 <Dio_configChanel+0x1b6>
			}
			else
			{
				SET_BIT(DIO_DDRA_REG,pin);
    49a4:	aa e3       	ldi	r26, 0x3A	; 58
    49a6:	b0 e0       	ldi	r27, 0x00	; 0
    49a8:	ea e3       	ldi	r30, 0x3A	; 58
    49aa:	f0 e0       	ldi	r31, 0x00	; 0
    49ac:	80 81       	ld	r24, Z
    49ae:	48 2f       	mov	r20, r24
    49b0:	8a 81       	ldd	r24, Y+2	; 0x02
    49b2:	28 2f       	mov	r18, r24
    49b4:	30 e0       	ldi	r19, 0x00	; 0
    49b6:	81 e0       	ldi	r24, 0x01	; 1
    49b8:	90 e0       	ldi	r25, 0x00	; 0
    49ba:	02 2e       	mov	r0, r18
    49bc:	02 c0       	rjmp	.+4      	; 0x49c2 <Dio_configChanel+0xa6>
    49be:	88 0f       	add	r24, r24
    49c0:	99 1f       	adc	r25, r25
    49c2:	0a 94       	dec	r0
    49c4:	e2 f7       	brpl	.-8      	; 0x49be <Dio_configChanel+0xa2>
    49c6:	84 2b       	or	r24, r20
    49c8:	8c 93       	st	X, r24
    49ca:	83 c0       	rjmp	.+262    	; 0x4ad2 <Dio_configChanel+0x1b6>
			break;
		}

	case DIO_PORTB:
		{
			if (dir == DIO_INPUT)
    49cc:	8b 81       	ldd	r24, Y+3	; 0x03
    49ce:	88 23       	and	r24, r24
    49d0:	a9 f4       	brne	.+42     	; 0x49fc <Dio_configChanel+0xe0>
			{
				CLEAR_BIT(DIO_DDRB_REG,pin);
    49d2:	a7 e3       	ldi	r26, 0x37	; 55
    49d4:	b0 e0       	ldi	r27, 0x00	; 0
    49d6:	e7 e3       	ldi	r30, 0x37	; 55
    49d8:	f0 e0       	ldi	r31, 0x00	; 0
    49da:	80 81       	ld	r24, Z
    49dc:	48 2f       	mov	r20, r24
    49de:	8a 81       	ldd	r24, Y+2	; 0x02
    49e0:	28 2f       	mov	r18, r24
    49e2:	30 e0       	ldi	r19, 0x00	; 0
    49e4:	81 e0       	ldi	r24, 0x01	; 1
    49e6:	90 e0       	ldi	r25, 0x00	; 0
    49e8:	02 2e       	mov	r0, r18
    49ea:	02 c0       	rjmp	.+4      	; 0x49f0 <Dio_configChanel+0xd4>
    49ec:	88 0f       	add	r24, r24
    49ee:	99 1f       	adc	r25, r25
    49f0:	0a 94       	dec	r0
    49f2:	e2 f7       	brpl	.-8      	; 0x49ec <Dio_configChanel+0xd0>
    49f4:	80 95       	com	r24
    49f6:	84 23       	and	r24, r20
    49f8:	8c 93       	st	X, r24
    49fa:	6b c0       	rjmp	.+214    	; 0x4ad2 <Dio_configChanel+0x1b6>
			}
			else
			{
				SET_BIT(DIO_DDRB_REG,pin);
    49fc:	a7 e3       	ldi	r26, 0x37	; 55
    49fe:	b0 e0       	ldi	r27, 0x00	; 0
    4a00:	e7 e3       	ldi	r30, 0x37	; 55
    4a02:	f0 e0       	ldi	r31, 0x00	; 0
    4a04:	80 81       	ld	r24, Z
    4a06:	48 2f       	mov	r20, r24
    4a08:	8a 81       	ldd	r24, Y+2	; 0x02
    4a0a:	28 2f       	mov	r18, r24
    4a0c:	30 e0       	ldi	r19, 0x00	; 0
    4a0e:	81 e0       	ldi	r24, 0x01	; 1
    4a10:	90 e0       	ldi	r25, 0x00	; 0
    4a12:	02 2e       	mov	r0, r18
    4a14:	02 c0       	rjmp	.+4      	; 0x4a1a <Dio_configChanel+0xfe>
    4a16:	88 0f       	add	r24, r24
    4a18:	99 1f       	adc	r25, r25
    4a1a:	0a 94       	dec	r0
    4a1c:	e2 f7       	brpl	.-8      	; 0x4a16 <Dio_configChanel+0xfa>
    4a1e:	84 2b       	or	r24, r20
    4a20:	8c 93       	st	X, r24
    4a22:	57 c0       	rjmp	.+174    	; 0x4ad2 <Dio_configChanel+0x1b6>
			break;
		}

	case DIO_PORTC:
		{
			if (dir == DIO_INPUT)
    4a24:	8b 81       	ldd	r24, Y+3	; 0x03
    4a26:	88 23       	and	r24, r24
    4a28:	a9 f4       	brne	.+42     	; 0x4a54 <Dio_configChanel+0x138>
			{
				CLEAR_BIT(DIO_DDRC_REG,pin);
    4a2a:	a4 e3       	ldi	r26, 0x34	; 52
    4a2c:	b0 e0       	ldi	r27, 0x00	; 0
    4a2e:	e4 e3       	ldi	r30, 0x34	; 52
    4a30:	f0 e0       	ldi	r31, 0x00	; 0
    4a32:	80 81       	ld	r24, Z
    4a34:	48 2f       	mov	r20, r24
    4a36:	8a 81       	ldd	r24, Y+2	; 0x02
    4a38:	28 2f       	mov	r18, r24
    4a3a:	30 e0       	ldi	r19, 0x00	; 0
    4a3c:	81 e0       	ldi	r24, 0x01	; 1
    4a3e:	90 e0       	ldi	r25, 0x00	; 0
    4a40:	02 2e       	mov	r0, r18
    4a42:	02 c0       	rjmp	.+4      	; 0x4a48 <Dio_configChanel+0x12c>
    4a44:	88 0f       	add	r24, r24
    4a46:	99 1f       	adc	r25, r25
    4a48:	0a 94       	dec	r0
    4a4a:	e2 f7       	brpl	.-8      	; 0x4a44 <Dio_configChanel+0x128>
    4a4c:	80 95       	com	r24
    4a4e:	84 23       	and	r24, r20
    4a50:	8c 93       	st	X, r24
    4a52:	3f c0       	rjmp	.+126    	; 0x4ad2 <Dio_configChanel+0x1b6>
			}
			else
			{
				SET_BIT(DIO_DDRC_REG,pin);
    4a54:	a4 e3       	ldi	r26, 0x34	; 52
    4a56:	b0 e0       	ldi	r27, 0x00	; 0
    4a58:	e4 e3       	ldi	r30, 0x34	; 52
    4a5a:	f0 e0       	ldi	r31, 0x00	; 0
    4a5c:	80 81       	ld	r24, Z
    4a5e:	48 2f       	mov	r20, r24
    4a60:	8a 81       	ldd	r24, Y+2	; 0x02
    4a62:	28 2f       	mov	r18, r24
    4a64:	30 e0       	ldi	r19, 0x00	; 0
    4a66:	81 e0       	ldi	r24, 0x01	; 1
    4a68:	90 e0       	ldi	r25, 0x00	; 0
    4a6a:	02 2e       	mov	r0, r18
    4a6c:	02 c0       	rjmp	.+4      	; 0x4a72 <Dio_configChanel+0x156>
    4a6e:	88 0f       	add	r24, r24
    4a70:	99 1f       	adc	r25, r25
    4a72:	0a 94       	dec	r0
    4a74:	e2 f7       	brpl	.-8      	; 0x4a6e <Dio_configChanel+0x152>
    4a76:	84 2b       	or	r24, r20
    4a78:	8c 93       	st	X, r24
    4a7a:	2b c0       	rjmp	.+86     	; 0x4ad2 <Dio_configChanel+0x1b6>
			break;
		}

	case DIO_PORTD:
		{
			if (dir == DIO_INPUT)
    4a7c:	8b 81       	ldd	r24, Y+3	; 0x03
    4a7e:	88 23       	and	r24, r24
    4a80:	a9 f4       	brne	.+42     	; 0x4aac <Dio_configChanel+0x190>
			{
				CLEAR_BIT(DIO_DDRD_REG,pin);
    4a82:	a1 e3       	ldi	r26, 0x31	; 49
    4a84:	b0 e0       	ldi	r27, 0x00	; 0
    4a86:	e1 e3       	ldi	r30, 0x31	; 49
    4a88:	f0 e0       	ldi	r31, 0x00	; 0
    4a8a:	80 81       	ld	r24, Z
    4a8c:	48 2f       	mov	r20, r24
    4a8e:	8a 81       	ldd	r24, Y+2	; 0x02
    4a90:	28 2f       	mov	r18, r24
    4a92:	30 e0       	ldi	r19, 0x00	; 0
    4a94:	81 e0       	ldi	r24, 0x01	; 1
    4a96:	90 e0       	ldi	r25, 0x00	; 0
    4a98:	02 2e       	mov	r0, r18
    4a9a:	02 c0       	rjmp	.+4      	; 0x4aa0 <Dio_configChanel+0x184>
    4a9c:	88 0f       	add	r24, r24
    4a9e:	99 1f       	adc	r25, r25
    4aa0:	0a 94       	dec	r0
    4aa2:	e2 f7       	brpl	.-8      	; 0x4a9c <Dio_configChanel+0x180>
    4aa4:	80 95       	com	r24
    4aa6:	84 23       	and	r24, r20
    4aa8:	8c 93       	st	X, r24
    4aaa:	13 c0       	rjmp	.+38     	; 0x4ad2 <Dio_configChanel+0x1b6>
			}
			else
			{
				SET_BIT(DIO_DDRD_REG,pin);
    4aac:	a1 e3       	ldi	r26, 0x31	; 49
    4aae:	b0 e0       	ldi	r27, 0x00	; 0
    4ab0:	e1 e3       	ldi	r30, 0x31	; 49
    4ab2:	f0 e0       	ldi	r31, 0x00	; 0
    4ab4:	80 81       	ld	r24, Z
    4ab6:	48 2f       	mov	r20, r24
    4ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    4aba:	28 2f       	mov	r18, r24
    4abc:	30 e0       	ldi	r19, 0x00	; 0
    4abe:	81 e0       	ldi	r24, 0x01	; 1
    4ac0:	90 e0       	ldi	r25, 0x00	; 0
    4ac2:	02 2e       	mov	r0, r18
    4ac4:	02 c0       	rjmp	.+4      	; 0x4aca <Dio_configChanel+0x1ae>
    4ac6:	88 0f       	add	r24, r24
    4ac8:	99 1f       	adc	r25, r25
    4aca:	0a 94       	dec	r0
    4acc:	e2 f7       	brpl	.-8      	; 0x4ac6 <Dio_configChanel+0x1aa>
    4ace:	84 2b       	or	r24, r20
    4ad0:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    4ad2:	0f 90       	pop	r0
    4ad4:	0f 90       	pop	r0
    4ad6:	0f 90       	pop	r0
    4ad8:	0f 90       	pop	r0
    4ada:	0f 90       	pop	r0
    4adc:	cf 91       	pop	r28
    4ade:	df 91       	pop	r29
    4ae0:	08 95       	ret

00004ae2 <Dio_writeChanel>:

void Dio_writeChanel(dio_port_t port, dio_pin_t pin, dio_level_t level)
{
    4ae2:	df 93       	push	r29
    4ae4:	cf 93       	push	r28
    4ae6:	00 d0       	rcall	.+0      	; 0x4ae8 <Dio_writeChanel+0x6>
    4ae8:	00 d0       	rcall	.+0      	; 0x4aea <Dio_writeChanel+0x8>
    4aea:	0f 92       	push	r0
    4aec:	cd b7       	in	r28, 0x3d	; 61
    4aee:	de b7       	in	r29, 0x3e	; 62
    4af0:	89 83       	std	Y+1, r24	; 0x01
    4af2:	6a 83       	std	Y+2, r22	; 0x02
    4af4:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    4af6:	89 81       	ldd	r24, Y+1	; 0x01
    4af8:	28 2f       	mov	r18, r24
    4afa:	30 e0       	ldi	r19, 0x00	; 0
    4afc:	3d 83       	std	Y+5, r19	; 0x05
    4afe:	2c 83       	std	Y+4, r18	; 0x04
    4b00:	8c 81       	ldd	r24, Y+4	; 0x04
    4b02:	9d 81       	ldd	r25, Y+5	; 0x05
    4b04:	81 30       	cpi	r24, 0x01	; 1
    4b06:	91 05       	cpc	r25, r1
    4b08:	09 f4       	brne	.+2      	; 0x4b0c <Dio_writeChanel+0x2a>
    4b0a:	43 c0       	rjmp	.+134    	; 0x4b92 <Dio_writeChanel+0xb0>
    4b0c:	2c 81       	ldd	r18, Y+4	; 0x04
    4b0e:	3d 81       	ldd	r19, Y+5	; 0x05
    4b10:	22 30       	cpi	r18, 0x02	; 2
    4b12:	31 05       	cpc	r19, r1
    4b14:	2c f4       	brge	.+10     	; 0x4b20 <Dio_writeChanel+0x3e>
    4b16:	8c 81       	ldd	r24, Y+4	; 0x04
    4b18:	9d 81       	ldd	r25, Y+5	; 0x05
    4b1a:	00 97       	sbiw	r24, 0x00	; 0
    4b1c:	71 f0       	breq	.+28     	; 0x4b3a <Dio_writeChanel+0x58>
    4b1e:	bc c0       	rjmp	.+376    	; 0x4c98 <Dio_writeChanel+0x1b6>
    4b20:	2c 81       	ldd	r18, Y+4	; 0x04
    4b22:	3d 81       	ldd	r19, Y+5	; 0x05
    4b24:	22 30       	cpi	r18, 0x02	; 2
    4b26:	31 05       	cpc	r19, r1
    4b28:	09 f4       	brne	.+2      	; 0x4b2c <Dio_writeChanel+0x4a>
    4b2a:	5f c0       	rjmp	.+190    	; 0x4bea <Dio_writeChanel+0x108>
    4b2c:	8c 81       	ldd	r24, Y+4	; 0x04
    4b2e:	9d 81       	ldd	r25, Y+5	; 0x05
    4b30:	83 30       	cpi	r24, 0x03	; 3
    4b32:	91 05       	cpc	r25, r1
    4b34:	09 f4       	brne	.+2      	; 0x4b38 <Dio_writeChanel+0x56>
    4b36:	85 c0       	rjmp	.+266    	; 0x4c42 <Dio_writeChanel+0x160>
    4b38:	af c0       	rjmp	.+350    	; 0x4c98 <Dio_writeChanel+0x1b6>
	{
	case DIO_PORTA:
		if (level == DIO_HIGH)
    4b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    4b3c:	81 30       	cpi	r24, 0x01	; 1
    4b3e:	a1 f4       	brne	.+40     	; 0x4b68 <Dio_writeChanel+0x86>
		{
			SET_BIT(DIO_PORTA_REG,pin);
    4b40:	ab e3       	ldi	r26, 0x3B	; 59
    4b42:	b0 e0       	ldi	r27, 0x00	; 0
    4b44:	eb e3       	ldi	r30, 0x3B	; 59
    4b46:	f0 e0       	ldi	r31, 0x00	; 0
    4b48:	80 81       	ld	r24, Z
    4b4a:	48 2f       	mov	r20, r24
    4b4c:	8a 81       	ldd	r24, Y+2	; 0x02
    4b4e:	28 2f       	mov	r18, r24
    4b50:	30 e0       	ldi	r19, 0x00	; 0
    4b52:	81 e0       	ldi	r24, 0x01	; 1
    4b54:	90 e0       	ldi	r25, 0x00	; 0
    4b56:	02 2e       	mov	r0, r18
    4b58:	02 c0       	rjmp	.+4      	; 0x4b5e <Dio_writeChanel+0x7c>
    4b5a:	88 0f       	add	r24, r24
    4b5c:	99 1f       	adc	r25, r25
    4b5e:	0a 94       	dec	r0
    4b60:	e2 f7       	brpl	.-8      	; 0x4b5a <Dio_writeChanel+0x78>
    4b62:	84 2b       	or	r24, r20
    4b64:	8c 93       	st	X, r24
    4b66:	98 c0       	rjmp	.+304    	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTA_REG,pin);
    4b68:	ab e3       	ldi	r26, 0x3B	; 59
    4b6a:	b0 e0       	ldi	r27, 0x00	; 0
    4b6c:	eb e3       	ldi	r30, 0x3B	; 59
    4b6e:	f0 e0       	ldi	r31, 0x00	; 0
    4b70:	80 81       	ld	r24, Z
    4b72:	48 2f       	mov	r20, r24
    4b74:	8a 81       	ldd	r24, Y+2	; 0x02
    4b76:	28 2f       	mov	r18, r24
    4b78:	30 e0       	ldi	r19, 0x00	; 0
    4b7a:	81 e0       	ldi	r24, 0x01	; 1
    4b7c:	90 e0       	ldi	r25, 0x00	; 0
    4b7e:	02 2e       	mov	r0, r18
    4b80:	02 c0       	rjmp	.+4      	; 0x4b86 <Dio_writeChanel+0xa4>
    4b82:	88 0f       	add	r24, r24
    4b84:	99 1f       	adc	r25, r25
    4b86:	0a 94       	dec	r0
    4b88:	e2 f7       	brpl	.-8      	; 0x4b82 <Dio_writeChanel+0xa0>
    4b8a:	80 95       	com	r24
    4b8c:	84 23       	and	r24, r20
    4b8e:	8c 93       	st	X, r24
    4b90:	83 c0       	rjmp	.+262    	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (level == DIO_HIGH)
    4b92:	8b 81       	ldd	r24, Y+3	; 0x03
    4b94:	81 30       	cpi	r24, 0x01	; 1
    4b96:	a1 f4       	brne	.+40     	; 0x4bc0 <Dio_writeChanel+0xde>
		{
			SET_BIT(DIO_PORTB_REG,pin);
    4b98:	a8 e3       	ldi	r26, 0x38	; 56
    4b9a:	b0 e0       	ldi	r27, 0x00	; 0
    4b9c:	e8 e3       	ldi	r30, 0x38	; 56
    4b9e:	f0 e0       	ldi	r31, 0x00	; 0
    4ba0:	80 81       	ld	r24, Z
    4ba2:	48 2f       	mov	r20, r24
    4ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    4ba6:	28 2f       	mov	r18, r24
    4ba8:	30 e0       	ldi	r19, 0x00	; 0
    4baa:	81 e0       	ldi	r24, 0x01	; 1
    4bac:	90 e0       	ldi	r25, 0x00	; 0
    4bae:	02 2e       	mov	r0, r18
    4bb0:	02 c0       	rjmp	.+4      	; 0x4bb6 <Dio_writeChanel+0xd4>
    4bb2:	88 0f       	add	r24, r24
    4bb4:	99 1f       	adc	r25, r25
    4bb6:	0a 94       	dec	r0
    4bb8:	e2 f7       	brpl	.-8      	; 0x4bb2 <Dio_writeChanel+0xd0>
    4bba:	84 2b       	or	r24, r20
    4bbc:	8c 93       	st	X, r24
    4bbe:	6c c0       	rjmp	.+216    	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTB_REG,pin);
    4bc0:	a8 e3       	ldi	r26, 0x38	; 56
    4bc2:	b0 e0       	ldi	r27, 0x00	; 0
    4bc4:	e8 e3       	ldi	r30, 0x38	; 56
    4bc6:	f0 e0       	ldi	r31, 0x00	; 0
    4bc8:	80 81       	ld	r24, Z
    4bca:	48 2f       	mov	r20, r24
    4bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    4bce:	28 2f       	mov	r18, r24
    4bd0:	30 e0       	ldi	r19, 0x00	; 0
    4bd2:	81 e0       	ldi	r24, 0x01	; 1
    4bd4:	90 e0       	ldi	r25, 0x00	; 0
    4bd6:	02 2e       	mov	r0, r18
    4bd8:	02 c0       	rjmp	.+4      	; 0x4bde <Dio_writeChanel+0xfc>
    4bda:	88 0f       	add	r24, r24
    4bdc:	99 1f       	adc	r25, r25
    4bde:	0a 94       	dec	r0
    4be0:	e2 f7       	brpl	.-8      	; 0x4bda <Dio_writeChanel+0xf8>
    4be2:	80 95       	com	r24
    4be4:	84 23       	and	r24, r20
    4be6:	8c 93       	st	X, r24
    4be8:	57 c0       	rjmp	.+174    	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (level == DIO_HIGH)
    4bea:	8b 81       	ldd	r24, Y+3	; 0x03
    4bec:	81 30       	cpi	r24, 0x01	; 1
    4bee:	a1 f4       	brne	.+40     	; 0x4c18 <Dio_writeChanel+0x136>
		{
			SET_BIT(DIO_PORTC_REG,pin);
    4bf0:	a5 e3       	ldi	r26, 0x35	; 53
    4bf2:	b0 e0       	ldi	r27, 0x00	; 0
    4bf4:	e5 e3       	ldi	r30, 0x35	; 53
    4bf6:	f0 e0       	ldi	r31, 0x00	; 0
    4bf8:	80 81       	ld	r24, Z
    4bfa:	48 2f       	mov	r20, r24
    4bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    4bfe:	28 2f       	mov	r18, r24
    4c00:	30 e0       	ldi	r19, 0x00	; 0
    4c02:	81 e0       	ldi	r24, 0x01	; 1
    4c04:	90 e0       	ldi	r25, 0x00	; 0
    4c06:	02 2e       	mov	r0, r18
    4c08:	02 c0       	rjmp	.+4      	; 0x4c0e <Dio_writeChanel+0x12c>
    4c0a:	88 0f       	add	r24, r24
    4c0c:	99 1f       	adc	r25, r25
    4c0e:	0a 94       	dec	r0
    4c10:	e2 f7       	brpl	.-8      	; 0x4c0a <Dio_writeChanel+0x128>
    4c12:	84 2b       	or	r24, r20
    4c14:	8c 93       	st	X, r24
    4c16:	40 c0       	rjmp	.+128    	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTC_REG,pin);
    4c18:	a5 e3       	ldi	r26, 0x35	; 53
    4c1a:	b0 e0       	ldi	r27, 0x00	; 0
    4c1c:	e5 e3       	ldi	r30, 0x35	; 53
    4c1e:	f0 e0       	ldi	r31, 0x00	; 0
    4c20:	80 81       	ld	r24, Z
    4c22:	48 2f       	mov	r20, r24
    4c24:	8a 81       	ldd	r24, Y+2	; 0x02
    4c26:	28 2f       	mov	r18, r24
    4c28:	30 e0       	ldi	r19, 0x00	; 0
    4c2a:	81 e0       	ldi	r24, 0x01	; 1
    4c2c:	90 e0       	ldi	r25, 0x00	; 0
    4c2e:	02 2e       	mov	r0, r18
    4c30:	02 c0       	rjmp	.+4      	; 0x4c36 <Dio_writeChanel+0x154>
    4c32:	88 0f       	add	r24, r24
    4c34:	99 1f       	adc	r25, r25
    4c36:	0a 94       	dec	r0
    4c38:	e2 f7       	brpl	.-8      	; 0x4c32 <Dio_writeChanel+0x150>
    4c3a:	80 95       	com	r24
    4c3c:	84 23       	and	r24, r20
    4c3e:	8c 93       	st	X, r24
    4c40:	2b c0       	rjmp	.+86     	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (level == DIO_HIGH)
    4c42:	8b 81       	ldd	r24, Y+3	; 0x03
    4c44:	81 30       	cpi	r24, 0x01	; 1
    4c46:	a1 f4       	brne	.+40     	; 0x4c70 <Dio_writeChanel+0x18e>
		{
			SET_BIT(DIO_PORTD_REG,pin);
    4c48:	a2 e3       	ldi	r26, 0x32	; 50
    4c4a:	b0 e0       	ldi	r27, 0x00	; 0
    4c4c:	e2 e3       	ldi	r30, 0x32	; 50
    4c4e:	f0 e0       	ldi	r31, 0x00	; 0
    4c50:	80 81       	ld	r24, Z
    4c52:	48 2f       	mov	r20, r24
    4c54:	8a 81       	ldd	r24, Y+2	; 0x02
    4c56:	28 2f       	mov	r18, r24
    4c58:	30 e0       	ldi	r19, 0x00	; 0
    4c5a:	81 e0       	ldi	r24, 0x01	; 1
    4c5c:	90 e0       	ldi	r25, 0x00	; 0
    4c5e:	02 2e       	mov	r0, r18
    4c60:	02 c0       	rjmp	.+4      	; 0x4c66 <Dio_writeChanel+0x184>
    4c62:	88 0f       	add	r24, r24
    4c64:	99 1f       	adc	r25, r25
    4c66:	0a 94       	dec	r0
    4c68:	e2 f7       	brpl	.-8      	; 0x4c62 <Dio_writeChanel+0x180>
    4c6a:	84 2b       	or	r24, r20
    4c6c:	8c 93       	st	X, r24
    4c6e:	14 c0       	rjmp	.+40     	; 0x4c98 <Dio_writeChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTD_REG,pin);
    4c70:	a2 e3       	ldi	r26, 0x32	; 50
    4c72:	b0 e0       	ldi	r27, 0x00	; 0
    4c74:	e2 e3       	ldi	r30, 0x32	; 50
    4c76:	f0 e0       	ldi	r31, 0x00	; 0
    4c78:	80 81       	ld	r24, Z
    4c7a:	48 2f       	mov	r20, r24
    4c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    4c7e:	28 2f       	mov	r18, r24
    4c80:	30 e0       	ldi	r19, 0x00	; 0
    4c82:	81 e0       	ldi	r24, 0x01	; 1
    4c84:	90 e0       	ldi	r25, 0x00	; 0
    4c86:	02 2e       	mov	r0, r18
    4c88:	02 c0       	rjmp	.+4      	; 0x4c8e <Dio_writeChanel+0x1ac>
    4c8a:	88 0f       	add	r24, r24
    4c8c:	99 1f       	adc	r25, r25
    4c8e:	0a 94       	dec	r0
    4c90:	e2 f7       	brpl	.-8      	; 0x4c8a <Dio_writeChanel+0x1a8>
    4c92:	80 95       	com	r24
    4c94:	84 23       	and	r24, r20
    4c96:	8c 93       	st	X, r24
		}
		break;
	}
}
    4c98:	0f 90       	pop	r0
    4c9a:	0f 90       	pop	r0
    4c9c:	0f 90       	pop	r0
    4c9e:	0f 90       	pop	r0
    4ca0:	0f 90       	pop	r0
    4ca2:	cf 91       	pop	r28
    4ca4:	df 91       	pop	r29
    4ca6:	08 95       	ret

00004ca8 <Dio_writeChanelGroup>:

void Dio_writeChanelGroup(dio_port_t port, u8 data, u8 mask)
{
    4ca8:	df 93       	push	r29
    4caa:	cf 93       	push	r28
    4cac:	00 d0       	rcall	.+0      	; 0x4cae <Dio_writeChanelGroup+0x6>
    4cae:	00 d0       	rcall	.+0      	; 0x4cb0 <Dio_writeChanelGroup+0x8>
    4cb0:	0f 92       	push	r0
    4cb2:	cd b7       	in	r28, 0x3d	; 61
    4cb4:	de b7       	in	r29, 0x3e	; 62
    4cb6:	89 83       	std	Y+1, r24	; 0x01
    4cb8:	6a 83       	std	Y+2, r22	; 0x02
    4cba:	4b 83       	std	Y+3, r20	; 0x03

	switch (port)
    4cbc:	89 81       	ldd	r24, Y+1	; 0x01
    4cbe:	28 2f       	mov	r18, r24
    4cc0:	30 e0       	ldi	r19, 0x00	; 0
    4cc2:	3d 83       	std	Y+5, r19	; 0x05
    4cc4:	2c 83       	std	Y+4, r18	; 0x04
    4cc6:	8c 81       	ldd	r24, Y+4	; 0x04
    4cc8:	9d 81       	ldd	r25, Y+5	; 0x05
    4cca:	81 30       	cpi	r24, 0x01	; 1
    4ccc:	91 05       	cpc	r25, r1
    4cce:	01 f1       	breq	.+64     	; 0x4d10 <Dio_writeChanelGroup+0x68>
    4cd0:	2c 81       	ldd	r18, Y+4	; 0x04
    4cd2:	3d 81       	ldd	r19, Y+5	; 0x05
    4cd4:	22 30       	cpi	r18, 0x02	; 2
    4cd6:	31 05       	cpc	r19, r1
    4cd8:	2c f4       	brge	.+10     	; 0x4ce4 <Dio_writeChanelGroup+0x3c>
    4cda:	8c 81       	ldd	r24, Y+4	; 0x04
    4cdc:	9d 81       	ldd	r25, Y+5	; 0x05
    4cde:	00 97       	sbiw	r24, 0x00	; 0
    4ce0:	61 f0       	breq	.+24     	; 0x4cfa <Dio_writeChanelGroup+0x52>
    4ce2:	36 c0       	rjmp	.+108    	; 0x4d50 <Dio_writeChanelGroup+0xa8>
    4ce4:	2c 81       	ldd	r18, Y+4	; 0x04
    4ce6:	3d 81       	ldd	r19, Y+5	; 0x05
    4ce8:	22 30       	cpi	r18, 0x02	; 2
    4cea:	31 05       	cpc	r19, r1
    4cec:	e1 f0       	breq	.+56     	; 0x4d26 <Dio_writeChanelGroup+0x7e>
    4cee:	8c 81       	ldd	r24, Y+4	; 0x04
    4cf0:	9d 81       	ldd	r25, Y+5	; 0x05
    4cf2:	83 30       	cpi	r24, 0x03	; 3
    4cf4:	91 05       	cpc	r25, r1
    4cf6:	11 f1       	breq	.+68     	; 0x4d3c <Dio_writeChanelGroup+0x94>
    4cf8:	2b c0       	rjmp	.+86     	; 0x4d50 <Dio_writeChanelGroup+0xa8>
	{

	case DIO_PORTA:
		// DIO_PORTA_REG &= data;						WRONG because we should use AND to set the left 4 bit to 0
		// 												then use OR to set the left 4 bit to required value
		DIO_PORTA_REG = (DIO_PORTA_REG & mask) | data;
    4cfa:	ab e3       	ldi	r26, 0x3B	; 59
    4cfc:	b0 e0       	ldi	r27, 0x00	; 0
    4cfe:	eb e3       	ldi	r30, 0x3B	; 59
    4d00:	f0 e0       	ldi	r31, 0x00	; 0
    4d02:	90 81       	ld	r25, Z
    4d04:	8b 81       	ldd	r24, Y+3	; 0x03
    4d06:	98 23       	and	r25, r24
    4d08:	8a 81       	ldd	r24, Y+2	; 0x02
    4d0a:	89 2b       	or	r24, r25
    4d0c:	8c 93       	st	X, r24
    4d0e:	20 c0       	rjmp	.+64     	; 0x4d50 <Dio_writeChanelGroup+0xa8>
		break;
	case DIO_PORTB:
		DIO_PORTB_REG = (DIO_PORTB_REG & mask) | data;
    4d10:	a8 e3       	ldi	r26, 0x38	; 56
    4d12:	b0 e0       	ldi	r27, 0x00	; 0
    4d14:	e8 e3       	ldi	r30, 0x38	; 56
    4d16:	f0 e0       	ldi	r31, 0x00	; 0
    4d18:	90 81       	ld	r25, Z
    4d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    4d1c:	98 23       	and	r25, r24
    4d1e:	8a 81       	ldd	r24, Y+2	; 0x02
    4d20:	89 2b       	or	r24, r25
    4d22:	8c 93       	st	X, r24
    4d24:	15 c0       	rjmp	.+42     	; 0x4d50 <Dio_writeChanelGroup+0xa8>
		break;
	case DIO_PORTC:
		DIO_PORTC_REG = (DIO_PORTC_REG & mask) | data;
    4d26:	a5 e3       	ldi	r26, 0x35	; 53
    4d28:	b0 e0       	ldi	r27, 0x00	; 0
    4d2a:	e5 e3       	ldi	r30, 0x35	; 53
    4d2c:	f0 e0       	ldi	r31, 0x00	; 0
    4d2e:	90 81       	ld	r25, Z
    4d30:	8b 81       	ldd	r24, Y+3	; 0x03
    4d32:	98 23       	and	r25, r24
    4d34:	8a 81       	ldd	r24, Y+2	; 0x02
    4d36:	89 2b       	or	r24, r25
    4d38:	8c 93       	st	X, r24
    4d3a:	0a c0       	rjmp	.+20     	; 0x4d50 <Dio_writeChanelGroup+0xa8>
		break;
	case DIO_PORTD:
		DIO_PORTD_REG = (DIO_PORTD_REG & mask) | data;
    4d3c:	a2 e3       	ldi	r26, 0x32	; 50
    4d3e:	b0 e0       	ldi	r27, 0x00	; 0
    4d40:	e2 e3       	ldi	r30, 0x32	; 50
    4d42:	f0 e0       	ldi	r31, 0x00	; 0
    4d44:	90 81       	ld	r25, Z
    4d46:	8b 81       	ldd	r24, Y+3	; 0x03
    4d48:	98 23       	and	r25, r24
    4d4a:	8a 81       	ldd	r24, Y+2	; 0x02
    4d4c:	89 2b       	or	r24, r25
    4d4e:	8c 93       	st	X, r24
		break;

	}

}
    4d50:	0f 90       	pop	r0
    4d52:	0f 90       	pop	r0
    4d54:	0f 90       	pop	r0
    4d56:	0f 90       	pop	r0
    4d58:	0f 90       	pop	r0
    4d5a:	cf 91       	pop	r28
    4d5c:	df 91       	pop	r29
    4d5e:	08 95       	ret

00004d60 <Dio_udtreadChanel>:

dio_level_t Dio_udtreadChanel(dio_port_t port, dio_pin_t pin)
{
    4d60:	df 93       	push	r29
    4d62:	cf 93       	push	r28
    4d64:	00 d0       	rcall	.+0      	; 0x4d66 <Dio_udtreadChanel+0x6>
    4d66:	00 d0       	rcall	.+0      	; 0x4d68 <Dio_udtreadChanel+0x8>
    4d68:	0f 92       	push	r0
    4d6a:	cd b7       	in	r28, 0x3d	; 61
    4d6c:	de b7       	in	r29, 0x3e	; 62
    4d6e:	8a 83       	std	Y+2, r24	; 0x02
    4d70:	6b 83       	std	Y+3, r22	; 0x03

	dio_level_t returnValue = 0;
    4d72:	19 82       	std	Y+1, r1	; 0x01

	switch(port)
    4d74:	8a 81       	ldd	r24, Y+2	; 0x02
    4d76:	28 2f       	mov	r18, r24
    4d78:	30 e0       	ldi	r19, 0x00	; 0
    4d7a:	3d 83       	std	Y+5, r19	; 0x05
    4d7c:	2c 83       	std	Y+4, r18	; 0x04
    4d7e:	4c 81       	ldd	r20, Y+4	; 0x04
    4d80:	5d 81       	ldd	r21, Y+5	; 0x05
    4d82:	41 30       	cpi	r20, 0x01	; 1
    4d84:	51 05       	cpc	r21, r1
    4d86:	41 f1       	breq	.+80     	; 0x4dd8 <Dio_udtreadChanel+0x78>
    4d88:	8c 81       	ldd	r24, Y+4	; 0x04
    4d8a:	9d 81       	ldd	r25, Y+5	; 0x05
    4d8c:	82 30       	cpi	r24, 0x02	; 2
    4d8e:	91 05       	cpc	r25, r1
    4d90:	34 f4       	brge	.+12     	; 0x4d9e <Dio_udtreadChanel+0x3e>
    4d92:	2c 81       	ldd	r18, Y+4	; 0x04
    4d94:	3d 81       	ldd	r19, Y+5	; 0x05
    4d96:	21 15       	cp	r18, r1
    4d98:	31 05       	cpc	r19, r1
    4d9a:	61 f0       	breq	.+24     	; 0x4db4 <Dio_udtreadChanel+0x54>
    4d9c:	52 c0       	rjmp	.+164    	; 0x4e42 <Dio_udtreadChanel+0xe2>
    4d9e:	4c 81       	ldd	r20, Y+4	; 0x04
    4da0:	5d 81       	ldd	r21, Y+5	; 0x05
    4da2:	42 30       	cpi	r20, 0x02	; 2
    4da4:	51 05       	cpc	r21, r1
    4da6:	51 f1       	breq	.+84     	; 0x4dfc <Dio_udtreadChanel+0x9c>
    4da8:	8c 81       	ldd	r24, Y+4	; 0x04
    4daa:	9d 81       	ldd	r25, Y+5	; 0x05
    4dac:	83 30       	cpi	r24, 0x03	; 3
    4dae:	91 05       	cpc	r25, r1
    4db0:	b9 f1       	breq	.+110    	; 0x4e20 <Dio_udtreadChanel+0xc0>
    4db2:	47 c0       	rjmp	.+142    	; 0x4e42 <Dio_udtreadChanel+0xe2>
	{

	case DIO_PORTA:
		returnValue = CHECK_BIT(DIO_PINA_REG, pin);
    4db4:	e9 e3       	ldi	r30, 0x39	; 57
    4db6:	f0 e0       	ldi	r31, 0x00	; 0
    4db8:	80 81       	ld	r24, Z
    4dba:	28 2f       	mov	r18, r24
    4dbc:	30 e0       	ldi	r19, 0x00	; 0
    4dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    4dc0:	88 2f       	mov	r24, r24
    4dc2:	90 e0       	ldi	r25, 0x00	; 0
    4dc4:	a9 01       	movw	r20, r18
    4dc6:	02 c0       	rjmp	.+4      	; 0x4dcc <Dio_udtreadChanel+0x6c>
    4dc8:	55 95       	asr	r21
    4dca:	47 95       	ror	r20
    4dcc:	8a 95       	dec	r24
    4dce:	e2 f7       	brpl	.-8      	; 0x4dc8 <Dio_udtreadChanel+0x68>
    4dd0:	ca 01       	movw	r24, r20
    4dd2:	81 70       	andi	r24, 0x01	; 1
    4dd4:	89 83       	std	Y+1, r24	; 0x01
    4dd6:	35 c0       	rjmp	.+106    	; 0x4e42 <Dio_udtreadChanel+0xe2>
		break;

	case DIO_PORTB:
		returnValue = CHECK_BIT(DIO_PINB_REG, pin);
    4dd8:	e6 e3       	ldi	r30, 0x36	; 54
    4dda:	f0 e0       	ldi	r31, 0x00	; 0
    4ddc:	80 81       	ld	r24, Z
    4dde:	28 2f       	mov	r18, r24
    4de0:	30 e0       	ldi	r19, 0x00	; 0
    4de2:	8b 81       	ldd	r24, Y+3	; 0x03
    4de4:	88 2f       	mov	r24, r24
    4de6:	90 e0       	ldi	r25, 0x00	; 0
    4de8:	a9 01       	movw	r20, r18
    4dea:	02 c0       	rjmp	.+4      	; 0x4df0 <Dio_udtreadChanel+0x90>
    4dec:	55 95       	asr	r21
    4dee:	47 95       	ror	r20
    4df0:	8a 95       	dec	r24
    4df2:	e2 f7       	brpl	.-8      	; 0x4dec <Dio_udtreadChanel+0x8c>
    4df4:	ca 01       	movw	r24, r20
    4df6:	81 70       	andi	r24, 0x01	; 1
    4df8:	89 83       	std	Y+1, r24	; 0x01
    4dfa:	23 c0       	rjmp	.+70     	; 0x4e42 <Dio_udtreadChanel+0xe2>
		break;

	case DIO_PORTC:
		returnValue = CHECK_BIT(DIO_PINC_REG, pin);
    4dfc:	e3 e3       	ldi	r30, 0x33	; 51
    4dfe:	f0 e0       	ldi	r31, 0x00	; 0
    4e00:	80 81       	ld	r24, Z
    4e02:	28 2f       	mov	r18, r24
    4e04:	30 e0       	ldi	r19, 0x00	; 0
    4e06:	8b 81       	ldd	r24, Y+3	; 0x03
    4e08:	88 2f       	mov	r24, r24
    4e0a:	90 e0       	ldi	r25, 0x00	; 0
    4e0c:	a9 01       	movw	r20, r18
    4e0e:	02 c0       	rjmp	.+4      	; 0x4e14 <Dio_udtreadChanel+0xb4>
    4e10:	55 95       	asr	r21
    4e12:	47 95       	ror	r20
    4e14:	8a 95       	dec	r24
    4e16:	e2 f7       	brpl	.-8      	; 0x4e10 <Dio_udtreadChanel+0xb0>
    4e18:	ca 01       	movw	r24, r20
    4e1a:	81 70       	andi	r24, 0x01	; 1
    4e1c:	89 83       	std	Y+1, r24	; 0x01
    4e1e:	11 c0       	rjmp	.+34     	; 0x4e42 <Dio_udtreadChanel+0xe2>
		break;

	case DIO_PORTD:
		returnValue = CHECK_BIT(DIO_PIND_REG, pin);
    4e20:	e0 e3       	ldi	r30, 0x30	; 48
    4e22:	f0 e0       	ldi	r31, 0x00	; 0
    4e24:	80 81       	ld	r24, Z
    4e26:	28 2f       	mov	r18, r24
    4e28:	30 e0       	ldi	r19, 0x00	; 0
    4e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    4e2c:	88 2f       	mov	r24, r24
    4e2e:	90 e0       	ldi	r25, 0x00	; 0
    4e30:	a9 01       	movw	r20, r18
    4e32:	02 c0       	rjmp	.+4      	; 0x4e38 <Dio_udtreadChanel+0xd8>
    4e34:	55 95       	asr	r21
    4e36:	47 95       	ror	r20
    4e38:	8a 95       	dec	r24
    4e3a:	e2 f7       	brpl	.-8      	; 0x4e34 <Dio_udtreadChanel+0xd4>
    4e3c:	ca 01       	movw	r24, r20
    4e3e:	81 70       	andi	r24, 0x01	; 1
    4e40:	89 83       	std	Y+1, r24	; 0x01
		break;

	}

	return returnValue;
    4e42:	89 81       	ldd	r24, Y+1	; 0x01

}
    4e44:	0f 90       	pop	r0
    4e46:	0f 90       	pop	r0
    4e48:	0f 90       	pop	r0
    4e4a:	0f 90       	pop	r0
    4e4c:	0f 90       	pop	r0
    4e4e:	cf 91       	pop	r28
    4e50:	df 91       	pop	r29
    4e52:	08 95       	ret

00004e54 <Dio_flipChanel>:


void Dio_flipChanel(dio_port_t port, dio_pin_t pin)
{
    4e54:	df 93       	push	r29
    4e56:	cf 93       	push	r28
    4e58:	00 d0       	rcall	.+0      	; 0x4e5a <Dio_flipChanel+0x6>
    4e5a:	00 d0       	rcall	.+0      	; 0x4e5c <Dio_flipChanel+0x8>
    4e5c:	cd b7       	in	r28, 0x3d	; 61
    4e5e:	de b7       	in	r29, 0x3e	; 62
    4e60:	89 83       	std	Y+1, r24	; 0x01
    4e62:	6a 83       	std	Y+2, r22	; 0x02

	switch(port)
    4e64:	89 81       	ldd	r24, Y+1	; 0x01
    4e66:	28 2f       	mov	r18, r24
    4e68:	30 e0       	ldi	r19, 0x00	; 0
    4e6a:	3c 83       	std	Y+4, r19	; 0x04
    4e6c:	2b 83       	std	Y+3, r18	; 0x03
    4e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    4e70:	9c 81       	ldd	r25, Y+4	; 0x04
    4e72:	81 30       	cpi	r24, 0x01	; 1
    4e74:	91 05       	cpc	r25, r1
    4e76:	49 f1       	breq	.+82     	; 0x4eca <Dio_flipChanel+0x76>
    4e78:	2b 81       	ldd	r18, Y+3	; 0x03
    4e7a:	3c 81       	ldd	r19, Y+4	; 0x04
    4e7c:	22 30       	cpi	r18, 0x02	; 2
    4e7e:	31 05       	cpc	r19, r1
    4e80:	2c f4       	brge	.+10     	; 0x4e8c <Dio_flipChanel+0x38>
    4e82:	8b 81       	ldd	r24, Y+3	; 0x03
    4e84:	9c 81       	ldd	r25, Y+4	; 0x04
    4e86:	00 97       	sbiw	r24, 0x00	; 0
    4e88:	61 f0       	breq	.+24     	; 0x4ea2 <Dio_flipChanel+0x4e>
    4e8a:	5a c0       	rjmp	.+180    	; 0x4f40 <Dio_flipChanel+0xec>
    4e8c:	2b 81       	ldd	r18, Y+3	; 0x03
    4e8e:	3c 81       	ldd	r19, Y+4	; 0x04
    4e90:	22 30       	cpi	r18, 0x02	; 2
    4e92:	31 05       	cpc	r19, r1
    4e94:	71 f1       	breq	.+92     	; 0x4ef2 <Dio_flipChanel+0x9e>
    4e96:	8b 81       	ldd	r24, Y+3	; 0x03
    4e98:	9c 81       	ldd	r25, Y+4	; 0x04
    4e9a:	83 30       	cpi	r24, 0x03	; 3
    4e9c:	91 05       	cpc	r25, r1
    4e9e:	e9 f1       	breq	.+122    	; 0x4f1a <Dio_flipChanel+0xc6>
    4ea0:	4f c0       	rjmp	.+158    	; 0x4f40 <Dio_flipChanel+0xec>
	{

	case DIO_PORTA:
		FLIP_BIT(DIO_PORTA_REG, pin);
    4ea2:	ab e3       	ldi	r26, 0x3B	; 59
    4ea4:	b0 e0       	ldi	r27, 0x00	; 0
    4ea6:	eb e3       	ldi	r30, 0x3B	; 59
    4ea8:	f0 e0       	ldi	r31, 0x00	; 0
    4eaa:	80 81       	ld	r24, Z
    4eac:	48 2f       	mov	r20, r24
    4eae:	8a 81       	ldd	r24, Y+2	; 0x02
    4eb0:	28 2f       	mov	r18, r24
    4eb2:	30 e0       	ldi	r19, 0x00	; 0
    4eb4:	81 e0       	ldi	r24, 0x01	; 1
    4eb6:	90 e0       	ldi	r25, 0x00	; 0
    4eb8:	02 2e       	mov	r0, r18
    4eba:	02 c0       	rjmp	.+4      	; 0x4ec0 <Dio_flipChanel+0x6c>
    4ebc:	88 0f       	add	r24, r24
    4ebe:	99 1f       	adc	r25, r25
    4ec0:	0a 94       	dec	r0
    4ec2:	e2 f7       	brpl	.-8      	; 0x4ebc <Dio_flipChanel+0x68>
    4ec4:	84 27       	eor	r24, r20
    4ec6:	8c 93       	st	X, r24
    4ec8:	3b c0       	rjmp	.+118    	; 0x4f40 <Dio_flipChanel+0xec>
		break;

	case DIO_PORTB:
		FLIP_BIT(DIO_PORTB_REG, pin);
    4eca:	a8 e3       	ldi	r26, 0x38	; 56
    4ecc:	b0 e0       	ldi	r27, 0x00	; 0
    4ece:	e8 e3       	ldi	r30, 0x38	; 56
    4ed0:	f0 e0       	ldi	r31, 0x00	; 0
    4ed2:	80 81       	ld	r24, Z
    4ed4:	48 2f       	mov	r20, r24
    4ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    4ed8:	28 2f       	mov	r18, r24
    4eda:	30 e0       	ldi	r19, 0x00	; 0
    4edc:	81 e0       	ldi	r24, 0x01	; 1
    4ede:	90 e0       	ldi	r25, 0x00	; 0
    4ee0:	02 2e       	mov	r0, r18
    4ee2:	02 c0       	rjmp	.+4      	; 0x4ee8 <Dio_flipChanel+0x94>
    4ee4:	88 0f       	add	r24, r24
    4ee6:	99 1f       	adc	r25, r25
    4ee8:	0a 94       	dec	r0
    4eea:	e2 f7       	brpl	.-8      	; 0x4ee4 <Dio_flipChanel+0x90>
    4eec:	84 27       	eor	r24, r20
    4eee:	8c 93       	st	X, r24
    4ef0:	27 c0       	rjmp	.+78     	; 0x4f40 <Dio_flipChanel+0xec>
		break;

	case DIO_PORTC:
		FLIP_BIT(DIO_PORTC_REG, pin);
    4ef2:	a5 e3       	ldi	r26, 0x35	; 53
    4ef4:	b0 e0       	ldi	r27, 0x00	; 0
    4ef6:	e5 e3       	ldi	r30, 0x35	; 53
    4ef8:	f0 e0       	ldi	r31, 0x00	; 0
    4efa:	80 81       	ld	r24, Z
    4efc:	48 2f       	mov	r20, r24
    4efe:	8a 81       	ldd	r24, Y+2	; 0x02
    4f00:	28 2f       	mov	r18, r24
    4f02:	30 e0       	ldi	r19, 0x00	; 0
    4f04:	81 e0       	ldi	r24, 0x01	; 1
    4f06:	90 e0       	ldi	r25, 0x00	; 0
    4f08:	02 2e       	mov	r0, r18
    4f0a:	02 c0       	rjmp	.+4      	; 0x4f10 <Dio_flipChanel+0xbc>
    4f0c:	88 0f       	add	r24, r24
    4f0e:	99 1f       	adc	r25, r25
    4f10:	0a 94       	dec	r0
    4f12:	e2 f7       	brpl	.-8      	; 0x4f0c <Dio_flipChanel+0xb8>
    4f14:	84 27       	eor	r24, r20
    4f16:	8c 93       	st	X, r24
    4f18:	13 c0       	rjmp	.+38     	; 0x4f40 <Dio_flipChanel+0xec>
		break;

	case DIO_PORTD:
		FLIP_BIT(DIO_PORTD_REG, pin);
    4f1a:	a2 e3       	ldi	r26, 0x32	; 50
    4f1c:	b0 e0       	ldi	r27, 0x00	; 0
    4f1e:	e2 e3       	ldi	r30, 0x32	; 50
    4f20:	f0 e0       	ldi	r31, 0x00	; 0
    4f22:	80 81       	ld	r24, Z
    4f24:	48 2f       	mov	r20, r24
    4f26:	8a 81       	ldd	r24, Y+2	; 0x02
    4f28:	28 2f       	mov	r18, r24
    4f2a:	30 e0       	ldi	r19, 0x00	; 0
    4f2c:	81 e0       	ldi	r24, 0x01	; 1
    4f2e:	90 e0       	ldi	r25, 0x00	; 0
    4f30:	02 2e       	mov	r0, r18
    4f32:	02 c0       	rjmp	.+4      	; 0x4f38 <Dio_flipChanel+0xe4>
    4f34:	88 0f       	add	r24, r24
    4f36:	99 1f       	adc	r25, r25
    4f38:	0a 94       	dec	r0
    4f3a:	e2 f7       	brpl	.-8      	; 0x4f34 <Dio_flipChanel+0xe0>
    4f3c:	84 27       	eor	r24, r20
    4f3e:	8c 93       	st	X, r24
		break;

	}

}
    4f40:	0f 90       	pop	r0
    4f42:	0f 90       	pop	r0
    4f44:	0f 90       	pop	r0
    4f46:	0f 90       	pop	r0
    4f48:	cf 91       	pop	r28
    4f4a:	df 91       	pop	r29
    4f4c:	08 95       	ret

00004f4e <ADC_InitADC>:
 */

#include "ADC.h"

void ADC_InitADC()
{
    4f4e:	df 93       	push	r29
    4f50:	cf 93       	push	r28
    4f52:	cd b7       	in	r28, 0x3d	; 61
    4f54:	de b7       	in	r29, 0x3e	; 62

	// Don't know how it works without config dio pins to input!

	// Enable ADC
	SET_BIT(ADC_ADCSRA_REG, ADC_Enable);
    4f56:	a6 e2       	ldi	r26, 0x26	; 38
    4f58:	b0 e0       	ldi	r27, 0x00	; 0
    4f5a:	e6 e2       	ldi	r30, 0x26	; 38
    4f5c:	f0 e0       	ldi	r31, 0x00	; 0
    4f5e:	80 81       	ld	r24, Z
    4f60:	80 68       	ori	r24, 0x80	; 128
    4f62:	8c 93       	st	X, r24

	// Prescale clock (die by 128)
	ADC_ADCSRA_REG |= 0x07;			// 0000 0111
    4f64:	a6 e2       	ldi	r26, 0x26	; 38
    4f66:	b0 e0       	ldi	r27, 0x00	; 0
    4f68:	e6 e2       	ldi	r30, 0x26	; 38
    4f6a:	f0 e0       	ldi	r31, 0x00	; 0
    4f6c:	80 81       	ld	r24, Z
    4f6e:	87 60       	ori	r24, 0x07	; 7
    4f70:	8c 93       	st	X, r24

	// Vref (reference bits) match to the MC VCC
	SET_BIT(ADC_ADMUX_REG, ADC_REFS0);
    4f72:	a7 e2       	ldi	r26, 0x27	; 39
    4f74:	b0 e0       	ldi	r27, 0x00	; 0
    4f76:	e7 e2       	ldi	r30, 0x27	; 39
    4f78:	f0 e0       	ldi	r31, 0x00	; 0
    4f7a:	80 81       	ld	r24, Z
    4f7c:	80 64       	ori	r24, 0x40	; 64
    4f7e:	8c 93       	st	X, r24

	// ADLAR is default -> 0

}
    4f80:	cf 91       	pop	r28
    4f82:	df 91       	pop	r29
    4f84:	08 95       	ret

00004f86 <ADC_f32ReadChannel>:

f32 ADC_f32ReadChannel(adc_channel_t channelNum)
{
    4f86:	df 93       	push	r29
    4f88:	cf 93       	push	r28
    4f8a:	cd b7       	in	r28, 0x3d	; 61
    4f8c:	de b7       	in	r29, 0x3e	; 62
    4f8e:	27 97       	sbiw	r28, 0x07	; 7
    4f90:	0f b6       	in	r0, 0x3f	; 63
    4f92:	f8 94       	cli
    4f94:	de bf       	out	0x3e, r29	; 62
    4f96:	0f be       	out	0x3f, r0	; 63
    4f98:	cd bf       	out	0x3d, r28	; 61
    4f9a:	8f 83       	std	Y+7, r24	; 0x07

	// Clear MUX bits
	ADC_ADMUX_REG &= ADC_MASK;
    4f9c:	a7 e2       	ldi	r26, 0x27	; 39
    4f9e:	b0 e0       	ldi	r27, 0x00	; 0
    4fa0:	e7 e2       	ldi	r30, 0x27	; 39
    4fa2:	f0 e0       	ldi	r31, 0x00	; 0
    4fa4:	80 81       	ld	r24, Z
    4fa6:	88 7f       	andi	r24, 0xF8	; 248
    4fa8:	8c 93       	st	X, r24

	// Select channel
	ADC_ADMUX_REG |= channelNum;	// xxx0 0000
    4faa:	a7 e2       	ldi	r26, 0x27	; 39
    4fac:	b0 e0       	ldi	r27, 0x00	; 0
    4fae:	e7 e2       	ldi	r30, 0x27	; 39
    4fb0:	f0 e0       	ldi	r31, 0x00	; 0
    4fb2:	90 81       	ld	r25, Z
    4fb4:	8f 81       	ldd	r24, Y+7	; 0x07
    4fb6:	89 2b       	or	r24, r25
    4fb8:	8c 93       	st	X, r24

	// Start Conversion
	SET_BIT(ADC_ADCSRA_REG, ADC_START_CONV);
    4fba:	a6 e2       	ldi	r26, 0x26	; 38
    4fbc:	b0 e0       	ldi	r27, 0x00	; 0
    4fbe:	e6 e2       	ldi	r30, 0x26	; 38
    4fc0:	f0 e0       	ldi	r31, 0x00	; 0
    4fc2:	80 81       	ld	r24, Z
    4fc4:	80 64       	ori	r24, 0x40	; 64
    4fc6:	8c 93       	st	X, r24

	// wait for ADIF become 1
	while (CHECK_BIT(ADC_ADCSRA_REG, ADC_INT_FLAG) != 1);
    4fc8:	e6 e2       	ldi	r30, 0x26	; 38
    4fca:	f0 e0       	ldi	r31, 0x00	; 0
    4fcc:	80 81       	ld	r24, Z
    4fce:	82 95       	swap	r24
    4fd0:	8f 70       	andi	r24, 0x0F	; 15
    4fd2:	88 2f       	mov	r24, r24
    4fd4:	90 e0       	ldi	r25, 0x00	; 0
    4fd6:	81 70       	andi	r24, 0x01	; 1
    4fd8:	90 70       	andi	r25, 0x00	; 0
    4fda:	00 97       	sbiw	r24, 0x00	; 0
    4fdc:	a9 f3       	breq	.-22     	; 0x4fc8 <ADC_f32ReadChannel+0x42>

	// Clear ADIF by setting 1
	SET_BIT(ADC_ADCSRA_REG, ADC_INT_FLAG);
    4fde:	a6 e2       	ldi	r26, 0x26	; 38
    4fe0:	b0 e0       	ldi	r27, 0x00	; 0
    4fe2:	e6 e2       	ldi	r30, 0x26	; 38
    4fe4:	f0 e0       	ldi	r31, 0x00	; 0
    4fe6:	80 81       	ld	r24, Z
    4fe8:	80 61       	ori	r24, 0x10	; 16
    4fea:	8c 93       	st	X, r24

	u16 data = ADC_ADCL_REG | (u16)(ADC_ADCH_REG << 8);
    4fec:	e4 e2       	ldi	r30, 0x24	; 36
    4fee:	f0 e0       	ldi	r31, 0x00	; 0
    4ff0:	80 81       	ld	r24, Z
    4ff2:	28 2f       	mov	r18, r24
    4ff4:	30 e0       	ldi	r19, 0x00	; 0
    4ff6:	e5 e2       	ldi	r30, 0x25	; 37
    4ff8:	f0 e0       	ldi	r31, 0x00	; 0
    4ffa:	80 81       	ld	r24, Z
    4ffc:	88 2f       	mov	r24, r24
    4ffe:	90 e0       	ldi	r25, 0x00	; 0
    5000:	98 2f       	mov	r25, r24
    5002:	88 27       	eor	r24, r24
    5004:	82 2b       	or	r24, r18
    5006:	93 2b       	or	r25, r19
    5008:	9e 83       	std	Y+6, r25	; 0x06
    500a:	8d 83       	std	Y+5, r24	; 0x05

	// Convert from mV to V
	f32 volt = (data * ADC_BIT_SIZE) / (f32) 1000;
    500c:	8d 81       	ldd	r24, Y+5	; 0x05
    500e:	9e 81       	ldd	r25, Y+6	; 0x06
    5010:	cc 01       	movw	r24, r24
    5012:	a0 e0       	ldi	r26, 0x00	; 0
    5014:	b0 e0       	ldi	r27, 0x00	; 0
    5016:	bc 01       	movw	r22, r24
    5018:	cd 01       	movw	r24, r26
    501a:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    501e:	dc 01       	movw	r26, r24
    5020:	cb 01       	movw	r24, r22
    5022:	bc 01       	movw	r22, r24
    5024:	cd 01       	movw	r24, r26
    5026:	2a e9       	ldi	r18, 0x9A	; 154
    5028:	39 e9       	ldi	r19, 0x99	; 153
    502a:	49 e9       	ldi	r20, 0x99	; 153
    502c:	50 e4       	ldi	r21, 0x40	; 64
    502e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5032:	dc 01       	movw	r26, r24
    5034:	cb 01       	movw	r24, r22
    5036:	bc 01       	movw	r22, r24
    5038:	cd 01       	movw	r24, r26
    503a:	20 e0       	ldi	r18, 0x00	; 0
    503c:	30 e0       	ldi	r19, 0x00	; 0
    503e:	4a e7       	ldi	r20, 0x7A	; 122
    5040:	54 e4       	ldi	r21, 0x44	; 68
    5042:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    5046:	dc 01       	movw	r26, r24
    5048:	cb 01       	movw	r24, r22
    504a:	89 83       	std	Y+1, r24	; 0x01
    504c:	9a 83       	std	Y+2, r25	; 0x02
    504e:	ab 83       	std	Y+3, r26	; 0x03
    5050:	bc 83       	std	Y+4, r27	; 0x04

	return volt;
    5052:	89 81       	ldd	r24, Y+1	; 0x01
    5054:	9a 81       	ldd	r25, Y+2	; 0x02
    5056:	ab 81       	ldd	r26, Y+3	; 0x03
    5058:	bc 81       	ldd	r27, Y+4	; 0x04

}
    505a:	bc 01       	movw	r22, r24
    505c:	cd 01       	movw	r24, r26
    505e:	27 96       	adiw	r28, 0x07	; 7
    5060:	0f b6       	in	r0, 0x3f	; 63
    5062:	f8 94       	cli
    5064:	de bf       	out	0x3e, r29	; 62
    5066:	0f be       	out	0x3f, r0	; 63
    5068:	cd bf       	out	0x3d, r28	; 61
    506a:	cf 91       	pop	r28
    506c:	df 91       	pop	r29
    506e:	08 95       	ret

00005070 <__udivmodqi4>:
    5070:	99 1b       	sub	r25, r25
    5072:	79 e0       	ldi	r23, 0x09	; 9
    5074:	04 c0       	rjmp	.+8      	; 0x507e <__udivmodqi4_ep>

00005076 <__udivmodqi4_loop>:
    5076:	99 1f       	adc	r25, r25
    5078:	96 17       	cp	r25, r22
    507a:	08 f0       	brcs	.+2      	; 0x507e <__udivmodqi4_ep>
    507c:	96 1b       	sub	r25, r22

0000507e <__udivmodqi4_ep>:
    507e:	88 1f       	adc	r24, r24
    5080:	7a 95       	dec	r23
    5082:	c9 f7       	brne	.-14     	; 0x5076 <__udivmodqi4_loop>
    5084:	80 95       	com	r24
    5086:	08 95       	ret

00005088 <__udivmodhi4>:
    5088:	aa 1b       	sub	r26, r26
    508a:	bb 1b       	sub	r27, r27
    508c:	51 e1       	ldi	r21, 0x11	; 17
    508e:	07 c0       	rjmp	.+14     	; 0x509e <__udivmodhi4_ep>

00005090 <__udivmodhi4_loop>:
    5090:	aa 1f       	adc	r26, r26
    5092:	bb 1f       	adc	r27, r27
    5094:	a6 17       	cp	r26, r22
    5096:	b7 07       	cpc	r27, r23
    5098:	10 f0       	brcs	.+4      	; 0x509e <__udivmodhi4_ep>
    509a:	a6 1b       	sub	r26, r22
    509c:	b7 0b       	sbc	r27, r23

0000509e <__udivmodhi4_ep>:
    509e:	88 1f       	adc	r24, r24
    50a0:	99 1f       	adc	r25, r25
    50a2:	5a 95       	dec	r21
    50a4:	a9 f7       	brne	.-22     	; 0x5090 <__udivmodhi4_loop>
    50a6:	80 95       	com	r24
    50a8:	90 95       	com	r25
    50aa:	bc 01       	movw	r22, r24
    50ac:	cd 01       	movw	r24, r26
    50ae:	08 95       	ret

000050b0 <__divmodhi4>:
    50b0:	97 fb       	bst	r25, 7
    50b2:	09 2e       	mov	r0, r25
    50b4:	07 26       	eor	r0, r23
    50b6:	0a d0       	rcall	.+20     	; 0x50cc <__divmodhi4_neg1>
    50b8:	77 fd       	sbrc	r23, 7
    50ba:	04 d0       	rcall	.+8      	; 0x50c4 <__divmodhi4_neg2>
    50bc:	e5 df       	rcall	.-54     	; 0x5088 <__udivmodhi4>
    50be:	06 d0       	rcall	.+12     	; 0x50cc <__divmodhi4_neg1>
    50c0:	00 20       	and	r0, r0
    50c2:	1a f4       	brpl	.+6      	; 0x50ca <__divmodhi4_exit>

000050c4 <__divmodhi4_neg2>:
    50c4:	70 95       	com	r23
    50c6:	61 95       	neg	r22
    50c8:	7f 4f       	sbci	r23, 0xFF	; 255

000050ca <__divmodhi4_exit>:
    50ca:	08 95       	ret

000050cc <__divmodhi4_neg1>:
    50cc:	f6 f7       	brtc	.-4      	; 0x50ca <__divmodhi4_exit>
    50ce:	90 95       	com	r25
    50d0:	81 95       	neg	r24
    50d2:	9f 4f       	sbci	r25, 0xFF	; 255
    50d4:	08 95       	ret

000050d6 <__prologue_saves__>:
    50d6:	2f 92       	push	r2
    50d8:	3f 92       	push	r3
    50da:	4f 92       	push	r4
    50dc:	5f 92       	push	r5
    50de:	6f 92       	push	r6
    50e0:	7f 92       	push	r7
    50e2:	8f 92       	push	r8
    50e4:	9f 92       	push	r9
    50e6:	af 92       	push	r10
    50e8:	bf 92       	push	r11
    50ea:	cf 92       	push	r12
    50ec:	df 92       	push	r13
    50ee:	ef 92       	push	r14
    50f0:	ff 92       	push	r15
    50f2:	0f 93       	push	r16
    50f4:	1f 93       	push	r17
    50f6:	cf 93       	push	r28
    50f8:	df 93       	push	r29
    50fa:	cd b7       	in	r28, 0x3d	; 61
    50fc:	de b7       	in	r29, 0x3e	; 62
    50fe:	ca 1b       	sub	r28, r26
    5100:	db 0b       	sbc	r29, r27
    5102:	0f b6       	in	r0, 0x3f	; 63
    5104:	f8 94       	cli
    5106:	de bf       	out	0x3e, r29	; 62
    5108:	0f be       	out	0x3f, r0	; 63
    510a:	cd bf       	out	0x3d, r28	; 61
    510c:	09 94       	ijmp

0000510e <__epilogue_restores__>:
    510e:	2a 88       	ldd	r2, Y+18	; 0x12
    5110:	39 88       	ldd	r3, Y+17	; 0x11
    5112:	48 88       	ldd	r4, Y+16	; 0x10
    5114:	5f 84       	ldd	r5, Y+15	; 0x0f
    5116:	6e 84       	ldd	r6, Y+14	; 0x0e
    5118:	7d 84       	ldd	r7, Y+13	; 0x0d
    511a:	8c 84       	ldd	r8, Y+12	; 0x0c
    511c:	9b 84       	ldd	r9, Y+11	; 0x0b
    511e:	aa 84       	ldd	r10, Y+10	; 0x0a
    5120:	b9 84       	ldd	r11, Y+9	; 0x09
    5122:	c8 84       	ldd	r12, Y+8	; 0x08
    5124:	df 80       	ldd	r13, Y+7	; 0x07
    5126:	ee 80       	ldd	r14, Y+6	; 0x06
    5128:	fd 80       	ldd	r15, Y+5	; 0x05
    512a:	0c 81       	ldd	r16, Y+4	; 0x04
    512c:	1b 81       	ldd	r17, Y+3	; 0x03
    512e:	aa 81       	ldd	r26, Y+2	; 0x02
    5130:	b9 81       	ldd	r27, Y+1	; 0x01
    5132:	ce 0f       	add	r28, r30
    5134:	d1 1d       	adc	r29, r1
    5136:	0f b6       	in	r0, 0x3f	; 63
    5138:	f8 94       	cli
    513a:	de bf       	out	0x3e, r29	; 62
    513c:	0f be       	out	0x3f, r0	; 63
    513e:	cd bf       	out	0x3d, r28	; 61
    5140:	ed 01       	movw	r28, r26
    5142:	08 95       	ret

00005144 <strtol>:
    5144:	2f 92       	push	r2
    5146:	3f 92       	push	r3
    5148:	5f 92       	push	r5
    514a:	6f 92       	push	r6
    514c:	7f 92       	push	r7
    514e:	8f 92       	push	r8
    5150:	9f 92       	push	r9
    5152:	af 92       	push	r10
    5154:	bf 92       	push	r11
    5156:	cf 92       	push	r12
    5158:	df 92       	push	r13
    515a:	ef 92       	push	r14
    515c:	ff 92       	push	r15
    515e:	0f 93       	push	r16
    5160:	1f 93       	push	r17
    5162:	cf 93       	push	r28
    5164:	df 93       	push	r29
    5166:	8c 01       	movw	r16, r24
    5168:	1b 01       	movw	r2, r22
    516a:	ea 01       	movw	r28, r20
    516c:	61 15       	cp	r22, r1
    516e:	71 05       	cpc	r23, r1
    5170:	19 f0       	breq	.+6      	; 0x5178 <strtol+0x34>
    5172:	fb 01       	movw	r30, r22
    5174:	91 83       	std	Z+1, r25	; 0x01
    5176:	80 83       	st	Z, r24
    5178:	20 97       	sbiw	r28, 0x00	; 0
    517a:	49 f0       	breq	.+18     	; 0x518e <strtol+0x4a>
    517c:	ce 01       	movw	r24, r28
    517e:	02 97       	sbiw	r24, 0x02	; 2
    5180:	83 97       	sbiw	r24, 0x23	; 35
    5182:	28 f0       	brcs	.+10     	; 0x518e <strtol+0x4a>
    5184:	20 e0       	ldi	r18, 0x00	; 0
    5186:	30 e0       	ldi	r19, 0x00	; 0
    5188:	40 e0       	ldi	r20, 0x00	; 0
    518a:	50 e0       	ldi	r21, 0x00	; 0
    518c:	f6 c0       	rjmp	.+492    	; 0x537a <strtol+0x236>
    518e:	f8 01       	movw	r30, r16
    5190:	a1 90       	ld	r10, Z+
    5192:	8f 01       	movw	r16, r30
    5194:	8a 2d       	mov	r24, r10
    5196:	90 e0       	ldi	r25, 0x00	; 0
    5198:	0e 94 d1 29 	call	0x53a2	; 0x53a2 <isspace>
    519c:	89 2b       	or	r24, r25
    519e:	b9 f7       	brne	.-18     	; 0x518e <strtol+0x4a>
    51a0:	fd e2       	ldi	r31, 0x2D	; 45
    51a2:	af 16       	cp	r10, r31
    51a4:	31 f4       	brne	.+12     	; 0x51b2 <strtol+0x6e>
    51a6:	f8 01       	movw	r30, r16
    51a8:	a1 90       	ld	r10, Z+
    51aa:	8f 01       	movw	r16, r30
    51ac:	55 24       	eor	r5, r5
    51ae:	53 94       	inc	r5
    51b0:	07 c0       	rjmp	.+14     	; 0x51c0 <strtol+0x7c>
    51b2:	fb e2       	ldi	r31, 0x2B	; 43
    51b4:	af 16       	cp	r10, r31
    51b6:	19 f4       	brne	.+6      	; 0x51be <strtol+0x7a>
    51b8:	f8 01       	movw	r30, r16
    51ba:	a1 90       	ld	r10, Z+
    51bc:	8f 01       	movw	r16, r30
    51be:	55 24       	eor	r5, r5
    51c0:	20 97       	sbiw	r28, 0x00	; 0
    51c2:	19 f0       	breq	.+6      	; 0x51ca <strtol+0x86>
    51c4:	c0 31       	cpi	r28, 0x10	; 16
    51c6:	d1 05       	cpc	r29, r1
    51c8:	c1 f4       	brne	.+48     	; 0x51fa <strtol+0xb6>
    51ca:	f0 e3       	ldi	r31, 0x30	; 48
    51cc:	af 16       	cp	r10, r31
    51ce:	79 f4       	brne	.+30     	; 0x51ee <strtol+0xaa>
    51d0:	f8 01       	movw	r30, r16
    51d2:	80 81       	ld	r24, Z
    51d4:	88 37       	cpi	r24, 0x78	; 120
    51d6:	11 f0       	breq	.+4      	; 0x51dc <strtol+0x98>
    51d8:	88 35       	cpi	r24, 0x58	; 88
    51da:	49 f4       	brne	.+18     	; 0x51ee <strtol+0xaa>
    51dc:	f8 01       	movw	r30, r16
    51de:	a1 80       	ldd	r10, Z+1	; 0x01
    51e0:	0e 5f       	subi	r16, 0xFE	; 254
    51e2:	1f 4f       	sbci	r17, 0xFF	; 255
    51e4:	f2 e0       	ldi	r31, 0x02	; 2
    51e6:	5f 2a       	or	r5, r31
    51e8:	c0 e1       	ldi	r28, 0x10	; 16
    51ea:	d0 e0       	ldi	r29, 0x00	; 0
    51ec:	06 c0       	rjmp	.+12     	; 0x51fa <strtol+0xb6>
    51ee:	20 97       	sbiw	r28, 0x00	; 0
    51f0:	21 f4       	brne	.+8      	; 0x51fa <strtol+0xb6>
    51f2:	80 e3       	ldi	r24, 0x30	; 48
    51f4:	a8 16       	cp	r10, r24
    51f6:	e9 f4       	brne	.+58     	; 0x5232 <strtol+0xee>
    51f8:	27 c0       	rjmp	.+78     	; 0x5248 <strtol+0x104>
    51fa:	c8 30       	cpi	r28, 0x08	; 8
    51fc:	d1 05       	cpc	r29, r1
    51fe:	31 f1       	breq	.+76     	; 0x524c <strtol+0x108>
    5200:	c9 30       	cpi	r28, 0x09	; 9
    5202:	d1 05       	cpc	r29, r1
    5204:	24 f4       	brge	.+8      	; 0x520e <strtol+0xca>
    5206:	c2 30       	cpi	r28, 0x02	; 2
    5208:	d1 05       	cpc	r29, r1
    520a:	31 f5       	brne	.+76     	; 0x5258 <strtol+0x114>
    520c:	0c c0       	rjmp	.+24     	; 0x5226 <strtol+0xe2>
    520e:	ca 30       	cpi	r28, 0x0A	; 10
    5210:	d1 05       	cpc	r29, r1
    5212:	89 f0       	breq	.+34     	; 0x5236 <strtol+0xf2>
    5214:	c0 31       	cpi	r28, 0x10	; 16
    5216:	d1 05       	cpc	r29, r1
    5218:	f9 f4       	brne	.+62     	; 0x5258 <strtol+0x114>
    521a:	c1 2c       	mov	r12, r1
    521c:	d1 2c       	mov	r13, r1
    521e:	e1 2c       	mov	r14, r1
    5220:	b8 e0       	ldi	r27, 0x08	; 8
    5222:	fb 2e       	mov	r15, r27
    5224:	28 c0       	rjmp	.+80     	; 0x5276 <strtol+0x132>
    5226:	c1 2c       	mov	r12, r1
    5228:	d1 2c       	mov	r13, r1
    522a:	e1 2c       	mov	r14, r1
    522c:	a0 e4       	ldi	r26, 0x40	; 64
    522e:	fa 2e       	mov	r15, r26
    5230:	22 c0       	rjmp	.+68     	; 0x5276 <strtol+0x132>
    5232:	ca e0       	ldi	r28, 0x0A	; 10
    5234:	d0 e0       	ldi	r29, 0x00	; 0
    5236:	fc ec       	ldi	r31, 0xCC	; 204
    5238:	cf 2e       	mov	r12, r31
    523a:	fc ec       	ldi	r31, 0xCC	; 204
    523c:	df 2e       	mov	r13, r31
    523e:	fc ec       	ldi	r31, 0xCC	; 204
    5240:	ef 2e       	mov	r14, r31
    5242:	fc e0       	ldi	r31, 0x0C	; 12
    5244:	ff 2e       	mov	r15, r31
    5246:	17 c0       	rjmp	.+46     	; 0x5276 <strtol+0x132>
    5248:	c8 e0       	ldi	r28, 0x08	; 8
    524a:	d0 e0       	ldi	r29, 0x00	; 0
    524c:	c1 2c       	mov	r12, r1
    524e:	d1 2c       	mov	r13, r1
    5250:	e1 2c       	mov	r14, r1
    5252:	e0 e1       	ldi	r30, 0x10	; 16
    5254:	fe 2e       	mov	r15, r30
    5256:	0f c0       	rjmp	.+30     	; 0x5276 <strtol+0x132>
    5258:	9e 01       	movw	r18, r28
    525a:	44 27       	eor	r20, r20
    525c:	37 fd       	sbrc	r19, 7
    525e:	40 95       	com	r20
    5260:	54 2f       	mov	r21, r20
    5262:	60 e0       	ldi	r22, 0x00	; 0
    5264:	70 e0       	ldi	r23, 0x00	; 0
    5266:	80 e0       	ldi	r24, 0x00	; 0
    5268:	90 e8       	ldi	r25, 0x80	; 128
    526a:	0e 94 04 2d 	call	0x5a08	; 0x5a08 <__udivmodsi4>
    526e:	c9 01       	movw	r24, r18
    5270:	da 01       	movw	r26, r20
    5272:	6c 01       	movw	r12, r24
    5274:	7d 01       	movw	r14, r26
    5276:	20 e0       	ldi	r18, 0x00	; 0
    5278:	30 e0       	ldi	r19, 0x00	; 0
    527a:	40 e0       	ldi	r20, 0x00	; 0
    527c:	50 e0       	ldi	r21, 0x00	; 0
    527e:	60 e0       	ldi	r22, 0x00	; 0
    5280:	3e 01       	movw	r6, r28
    5282:	88 24       	eor	r8, r8
    5284:	77 fc       	sbrc	r7, 7
    5286:	80 94       	com	r8
    5288:	98 2c       	mov	r9, r8
    528a:	70 ed       	ldi	r23, 0xD0	; 208
    528c:	b7 2e       	mov	r11, r23
    528e:	ba 0c       	add	r11, r10
    5290:	e9 e0       	ldi	r30, 0x09	; 9
    5292:	eb 15       	cp	r30, r11
    5294:	70 f4       	brcc	.+28     	; 0x52b2 <strtol+0x16e>
    5296:	8a 2d       	mov	r24, r10
    5298:	81 54       	subi	r24, 0x41	; 65
    529a:	8a 31       	cpi	r24, 0x1A	; 26
    529c:	18 f4       	brcc	.+6      	; 0x52a4 <strtol+0x160>
    529e:	99 ec       	ldi	r25, 0xC9	; 201
    52a0:	b9 2e       	mov	r11, r25
    52a2:	06 c0       	rjmp	.+12     	; 0x52b0 <strtol+0x16c>
    52a4:	8a 2d       	mov	r24, r10
    52a6:	81 56       	subi	r24, 0x61	; 97
    52a8:	8a 31       	cpi	r24, 0x1A	; 26
    52aa:	50 f5       	brcc	.+84     	; 0x5300 <strtol+0x1bc>
    52ac:	89 ea       	ldi	r24, 0xA9	; 169
    52ae:	b8 2e       	mov	r11, r24
    52b0:	ba 0c       	add	r11, r10
    52b2:	8b 2d       	mov	r24, r11
    52b4:	90 e0       	ldi	r25, 0x00	; 0
    52b6:	8c 17       	cp	r24, r28
    52b8:	9d 07       	cpc	r25, r29
    52ba:	14 f5       	brge	.+68     	; 0x5300 <strtol+0x1bc>
    52bc:	6f 3f       	cpi	r22, 0xFF	; 255
    52be:	e1 f0       	breq	.+56     	; 0x52f8 <strtol+0x1b4>
    52c0:	c2 16       	cp	r12, r18
    52c2:	d3 06       	cpc	r13, r19
    52c4:	e4 06       	cpc	r14, r20
    52c6:	f5 06       	cpc	r15, r21
    52c8:	b0 f0       	brcs	.+44     	; 0x52f6 <strtol+0x1b2>
    52ca:	ca 01       	movw	r24, r20
    52cc:	b9 01       	movw	r22, r18
    52ce:	a4 01       	movw	r20, r8
    52d0:	93 01       	movw	r18, r6
    52d2:	0e 94 e5 2c 	call	0x59ca	; 0x59ca <__mulsi3>
    52d6:	9b 01       	movw	r18, r22
    52d8:	ac 01       	movw	r20, r24
    52da:	2b 0d       	add	r18, r11
    52dc:	31 1d       	adc	r19, r1
    52de:	41 1d       	adc	r20, r1
    52e0:	51 1d       	adc	r21, r1
    52e2:	21 30       	cpi	r18, 0x01	; 1
    52e4:	f0 e0       	ldi	r31, 0x00	; 0
    52e6:	3f 07       	cpc	r19, r31
    52e8:	f0 e0       	ldi	r31, 0x00	; 0
    52ea:	4f 07       	cpc	r20, r31
    52ec:	f0 e8       	ldi	r31, 0x80	; 128
    52ee:	5f 07       	cpc	r21, r31
    52f0:	10 f4       	brcc	.+4      	; 0x52f6 <strtol+0x1b2>
    52f2:	61 e0       	ldi	r22, 0x01	; 1
    52f4:	01 c0       	rjmp	.+2      	; 0x52f8 <strtol+0x1b4>
    52f6:	6f ef       	ldi	r22, 0xFF	; 255
    52f8:	f8 01       	movw	r30, r16
    52fa:	a1 90       	ld	r10, Z+
    52fc:	8f 01       	movw	r16, r30
    52fe:	c5 cf       	rjmp	.-118    	; 0x528a <strtol+0x146>
    5300:	21 14       	cp	r2, r1
    5302:	31 04       	cpc	r3, r1
    5304:	81 f0       	breq	.+32     	; 0x5326 <strtol+0x1e2>
    5306:	66 23       	and	r22, r22
    5308:	31 f0       	breq	.+12     	; 0x5316 <strtol+0x1d2>
    530a:	01 50       	subi	r16, 0x01	; 1
    530c:	10 40       	sbci	r17, 0x00	; 0
    530e:	f1 01       	movw	r30, r2
    5310:	11 83       	std	Z+1, r17	; 0x01
    5312:	00 83       	st	Z, r16
    5314:	08 c0       	rjmp	.+16     	; 0x5326 <strtol+0x1e2>
    5316:	51 fe       	sbrs	r5, 1
    5318:	1a c0       	rjmp	.+52     	; 0x534e <strtol+0x20a>
    531a:	02 50       	subi	r16, 0x02	; 2
    531c:	10 40       	sbci	r17, 0x00	; 0
    531e:	f1 01       	movw	r30, r2
    5320:	11 83       	std	Z+1, r17	; 0x01
    5322:	00 83       	st	Z, r16
    5324:	14 c0       	rjmp	.+40     	; 0x534e <strtol+0x20a>
    5326:	67 ff       	sbrs	r22, 7
    5328:	12 c0       	rjmp	.+36     	; 0x534e <strtol+0x20a>
    532a:	50 fc       	sbrc	r5, 0
    532c:	05 c0       	rjmp	.+10     	; 0x5338 <strtol+0x1f4>
    532e:	2f ef       	ldi	r18, 0xFF	; 255
    5330:	3f ef       	ldi	r19, 0xFF	; 255
    5332:	4f ef       	ldi	r20, 0xFF	; 255
    5334:	5f e7       	ldi	r21, 0x7F	; 127
    5336:	04 c0       	rjmp	.+8      	; 0x5340 <strtol+0x1fc>
    5338:	20 e0       	ldi	r18, 0x00	; 0
    533a:	30 e0       	ldi	r19, 0x00	; 0
    533c:	40 e0       	ldi	r20, 0x00	; 0
    533e:	50 e8       	ldi	r21, 0x80	; 128
    5340:	82 e2       	ldi	r24, 0x22	; 34
    5342:	90 e0       	ldi	r25, 0x00	; 0
    5344:	90 93 76 03 	sts	0x0376, r25
    5348:	80 93 75 03 	sts	0x0375, r24
    534c:	16 c0       	rjmp	.+44     	; 0x537a <strtol+0x236>
    534e:	50 fe       	sbrs	r5, 0
    5350:	08 c0       	rjmp	.+16     	; 0x5362 <strtol+0x21e>
    5352:	50 95       	com	r21
    5354:	40 95       	com	r20
    5356:	30 95       	com	r19
    5358:	21 95       	neg	r18
    535a:	3f 4f       	sbci	r19, 0xFF	; 255
    535c:	4f 4f       	sbci	r20, 0xFF	; 255
    535e:	5f 4f       	sbci	r21, 0xFF	; 255
    5360:	0c c0       	rjmp	.+24     	; 0x537a <strtol+0x236>
    5362:	57 ff       	sbrs	r21, 7
    5364:	0a c0       	rjmp	.+20     	; 0x537a <strtol+0x236>
    5366:	82 e2       	ldi	r24, 0x22	; 34
    5368:	90 e0       	ldi	r25, 0x00	; 0
    536a:	90 93 76 03 	sts	0x0376, r25
    536e:	80 93 75 03 	sts	0x0375, r24
    5372:	2f ef       	ldi	r18, 0xFF	; 255
    5374:	3f ef       	ldi	r19, 0xFF	; 255
    5376:	4f ef       	ldi	r20, 0xFF	; 255
    5378:	5f e7       	ldi	r21, 0x7F	; 127
    537a:	b9 01       	movw	r22, r18
    537c:	ca 01       	movw	r24, r20
    537e:	df 91       	pop	r29
    5380:	cf 91       	pop	r28
    5382:	1f 91       	pop	r17
    5384:	0f 91       	pop	r16
    5386:	ff 90       	pop	r15
    5388:	ef 90       	pop	r14
    538a:	df 90       	pop	r13
    538c:	cf 90       	pop	r12
    538e:	bf 90       	pop	r11
    5390:	af 90       	pop	r10
    5392:	9f 90       	pop	r9
    5394:	8f 90       	pop	r8
    5396:	7f 90       	pop	r7
    5398:	6f 90       	pop	r6
    539a:	5f 90       	pop	r5
    539c:	3f 90       	pop	r3
    539e:	2f 90       	pop	r2
    53a0:	08 95       	ret

000053a2 <isspace>:
    53a2:	91 11       	cpse	r25, r1
    53a4:	6f c2       	rjmp	.+1246   	; 0x5884 <__ctype_isfalse>
    53a6:	80 32       	cpi	r24, 0x20	; 32
    53a8:	19 f0       	breq	.+6      	; 0x53b0 <isspace+0xe>
    53aa:	89 50       	subi	r24, 0x09	; 9
    53ac:	85 50       	subi	r24, 0x05	; 5
    53ae:	d0 f7       	brcc	.-12     	; 0x53a4 <isspace+0x2>
    53b0:	08 95       	ret

000053b2 <memcpy>:
    53b2:	fb 01       	movw	r30, r22
    53b4:	dc 01       	movw	r26, r24
    53b6:	02 c0       	rjmp	.+4      	; 0x53bc <memcpy+0xa>
    53b8:	01 90       	ld	r0, Z+
    53ba:	0d 92       	st	X+, r0
    53bc:	41 50       	subi	r20, 0x01	; 1
    53be:	50 40       	sbci	r21, 0x00	; 0
    53c0:	d8 f7       	brcc	.-10     	; 0x53b8 <memcpy+0x6>
    53c2:	08 95       	ret

000053c4 <strcmp>:
    53c4:	fb 01       	movw	r30, r22
    53c6:	dc 01       	movw	r26, r24
    53c8:	8d 91       	ld	r24, X+
    53ca:	01 90       	ld	r0, Z+
    53cc:	80 19       	sub	r24, r0
    53ce:	01 10       	cpse	r0, r1
    53d0:	d9 f3       	breq	.-10     	; 0x53c8 <strcmp+0x4>
    53d2:	99 0b       	sbc	r25, r25
    53d4:	08 95       	ret

000053d6 <strcpy>:
    53d6:	fb 01       	movw	r30, r22
    53d8:	dc 01       	movw	r26, r24
    53da:	01 90       	ld	r0, Z+
    53dc:	0d 92       	st	X+, r0
    53de:	00 20       	and	r0, r0
    53e0:	e1 f7       	brne	.-8      	; 0x53da <strcpy+0x4>
    53e2:	08 95       	ret

000053e4 <strlen>:
    53e4:	fc 01       	movw	r30, r24
    53e6:	01 90       	ld	r0, Z+
    53e8:	00 20       	and	r0, r0
    53ea:	e9 f7       	brne	.-6      	; 0x53e6 <strlen+0x2>
    53ec:	80 95       	com	r24
    53ee:	90 95       	com	r25
    53f0:	8e 0f       	add	r24, r30
    53f2:	9f 1f       	adc	r25, r31
    53f4:	08 95       	ret

000053f6 <snprintf>:
    53f6:	ae e0       	ldi	r26, 0x0E	; 14
    53f8:	b0 e0       	ldi	r27, 0x00	; 0
    53fa:	e1 e0       	ldi	r30, 0x01	; 1
    53fc:	fa e2       	ldi	r31, 0x2A	; 42
    53fe:	0c 94 79 28 	jmp	0x50f2	; 0x50f2 <__prologue_saves__+0x1c>
    5402:	0d 89       	ldd	r16, Y+21	; 0x15
    5404:	1e 89       	ldd	r17, Y+22	; 0x16
    5406:	8f 89       	ldd	r24, Y+23	; 0x17
    5408:	98 8d       	ldd	r25, Y+24	; 0x18
    540a:	97 ff       	sbrs	r25, 7
    540c:	02 c0       	rjmp	.+4      	; 0x5412 <snprintf+0x1c>
    540e:	80 e0       	ldi	r24, 0x00	; 0
    5410:	90 e8       	ldi	r25, 0x80	; 128
    5412:	01 97       	sbiw	r24, 0x01	; 1
    5414:	9e 83       	std	Y+6, r25	; 0x06
    5416:	8d 83       	std	Y+5, r24	; 0x05
    5418:	1a 83       	std	Y+2, r17	; 0x02
    541a:	09 83       	std	Y+1, r16	; 0x01
    541c:	86 e0       	ldi	r24, 0x06	; 6
    541e:	8c 83       	std	Y+4, r24	; 0x04
    5420:	9e 01       	movw	r18, r28
    5422:	25 5e       	subi	r18, 0xE5	; 229
    5424:	3f 4f       	sbci	r19, 0xFF	; 255
    5426:	ce 01       	movw	r24, r28
    5428:	01 96       	adiw	r24, 0x01	; 1
    542a:	69 8d       	ldd	r22, Y+25	; 0x19
    542c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    542e:	a9 01       	movw	r20, r18
    5430:	0e 94 50 2a 	call	0x54a0	; 0x54a0 <vfprintf>
    5434:	4d 81       	ldd	r20, Y+5	; 0x05
    5436:	5e 81       	ldd	r21, Y+6	; 0x06
    5438:	57 fd       	sbrc	r21, 7
    543a:	0a c0       	rjmp	.+20     	; 0x5450 <snprintf+0x5a>
    543c:	2f 81       	ldd	r18, Y+7	; 0x07
    543e:	38 85       	ldd	r19, Y+8	; 0x08
    5440:	42 17       	cp	r20, r18
    5442:	53 07       	cpc	r21, r19
    5444:	0c f4       	brge	.+2      	; 0x5448 <snprintf+0x52>
    5446:	9a 01       	movw	r18, r20
    5448:	02 0f       	add	r16, r18
    544a:	13 1f       	adc	r17, r19
    544c:	f8 01       	movw	r30, r16
    544e:	10 82       	st	Z, r1
    5450:	2e 96       	adiw	r28, 0x0e	; 14
    5452:	e4 e0       	ldi	r30, 0x04	; 4
    5454:	0c 94 95 28 	jmp	0x512a	; 0x512a <__epilogue_restores__+0x1c>

00005458 <sprintf>:
    5458:	ae e0       	ldi	r26, 0x0E	; 14
    545a:	b0 e0       	ldi	r27, 0x00	; 0
    545c:	e2 e3       	ldi	r30, 0x32	; 50
    545e:	fa e2       	ldi	r31, 0x2A	; 42
    5460:	0c 94 79 28 	jmp	0x50f2	; 0x50f2 <__prologue_saves__+0x1c>
    5464:	0d 89       	ldd	r16, Y+21	; 0x15
    5466:	1e 89       	ldd	r17, Y+22	; 0x16
    5468:	86 e0       	ldi	r24, 0x06	; 6
    546a:	8c 83       	std	Y+4, r24	; 0x04
    546c:	1a 83       	std	Y+2, r17	; 0x02
    546e:	09 83       	std	Y+1, r16	; 0x01
    5470:	8f ef       	ldi	r24, 0xFF	; 255
    5472:	9f e7       	ldi	r25, 0x7F	; 127
    5474:	9e 83       	std	Y+6, r25	; 0x06
    5476:	8d 83       	std	Y+5, r24	; 0x05
    5478:	9e 01       	movw	r18, r28
    547a:	27 5e       	subi	r18, 0xE7	; 231
    547c:	3f 4f       	sbci	r19, 0xFF	; 255
    547e:	ce 01       	movw	r24, r28
    5480:	01 96       	adiw	r24, 0x01	; 1
    5482:	6f 89       	ldd	r22, Y+23	; 0x17
    5484:	78 8d       	ldd	r23, Y+24	; 0x18
    5486:	a9 01       	movw	r20, r18
    5488:	0e 94 50 2a 	call	0x54a0	; 0x54a0 <vfprintf>
    548c:	2f 81       	ldd	r18, Y+7	; 0x07
    548e:	38 85       	ldd	r19, Y+8	; 0x08
    5490:	02 0f       	add	r16, r18
    5492:	13 1f       	adc	r17, r19
    5494:	f8 01       	movw	r30, r16
    5496:	10 82       	st	Z, r1
    5498:	2e 96       	adiw	r28, 0x0e	; 14
    549a:	e4 e0       	ldi	r30, 0x04	; 4
    549c:	0c 94 95 28 	jmp	0x512a	; 0x512a <__epilogue_restores__+0x1c>

000054a0 <vfprintf>:
    54a0:	ab e0       	ldi	r26, 0x0B	; 11
    54a2:	b0 e0       	ldi	r27, 0x00	; 0
    54a4:	e6 e5       	ldi	r30, 0x56	; 86
    54a6:	fa e2       	ldi	r31, 0x2A	; 42
    54a8:	0c 94 6b 28 	jmp	0x50d6	; 0x50d6 <__prologue_saves__>
    54ac:	3c 01       	movw	r6, r24
    54ae:	2b 01       	movw	r4, r22
    54b0:	5a 01       	movw	r10, r20
    54b2:	fc 01       	movw	r30, r24
    54b4:	17 82       	std	Z+7, r1	; 0x07
    54b6:	16 82       	std	Z+6, r1	; 0x06
    54b8:	83 81       	ldd	r24, Z+3	; 0x03
    54ba:	81 fd       	sbrc	r24, 1
    54bc:	03 c0       	rjmp	.+6      	; 0x54c4 <vfprintf+0x24>
    54be:	6f ef       	ldi	r22, 0xFF	; 255
    54c0:	7f ef       	ldi	r23, 0xFF	; 255
    54c2:	c6 c1       	rjmp	.+908    	; 0x5850 <vfprintf+0x3b0>
    54c4:	9a e0       	ldi	r25, 0x0A	; 10
    54c6:	89 2e       	mov	r8, r25
    54c8:	1e 01       	movw	r2, r28
    54ca:	08 94       	sec
    54cc:	21 1c       	adc	r2, r1
    54ce:	31 1c       	adc	r3, r1
    54d0:	f3 01       	movw	r30, r6
    54d2:	23 81       	ldd	r18, Z+3	; 0x03
    54d4:	f2 01       	movw	r30, r4
    54d6:	23 fd       	sbrc	r18, 3
    54d8:	85 91       	lpm	r24, Z+
    54da:	23 ff       	sbrs	r18, 3
    54dc:	81 91       	ld	r24, Z+
    54de:	2f 01       	movw	r4, r30
    54e0:	88 23       	and	r24, r24
    54e2:	09 f4       	brne	.+2      	; 0x54e6 <vfprintf+0x46>
    54e4:	b2 c1       	rjmp	.+868    	; 0x584a <vfprintf+0x3aa>
    54e6:	85 32       	cpi	r24, 0x25	; 37
    54e8:	39 f4       	brne	.+14     	; 0x54f8 <vfprintf+0x58>
    54ea:	23 fd       	sbrc	r18, 3
    54ec:	85 91       	lpm	r24, Z+
    54ee:	23 ff       	sbrs	r18, 3
    54f0:	81 91       	ld	r24, Z+
    54f2:	2f 01       	movw	r4, r30
    54f4:	85 32       	cpi	r24, 0x25	; 37
    54f6:	29 f4       	brne	.+10     	; 0x5502 <vfprintf+0x62>
    54f8:	90 e0       	ldi	r25, 0x00	; 0
    54fa:	b3 01       	movw	r22, r6
    54fc:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    5500:	e7 cf       	rjmp	.-50     	; 0x54d0 <vfprintf+0x30>
    5502:	98 2f       	mov	r25, r24
    5504:	ff 24       	eor	r15, r15
    5506:	ee 24       	eor	r14, r14
    5508:	99 24       	eor	r9, r9
    550a:	ff e1       	ldi	r31, 0x1F	; 31
    550c:	ff 15       	cp	r31, r15
    550e:	d0 f0       	brcs	.+52     	; 0x5544 <vfprintf+0xa4>
    5510:	9b 32       	cpi	r25, 0x2B	; 43
    5512:	69 f0       	breq	.+26     	; 0x552e <vfprintf+0x8e>
    5514:	9c 32       	cpi	r25, 0x2C	; 44
    5516:	28 f4       	brcc	.+10     	; 0x5522 <vfprintf+0x82>
    5518:	90 32       	cpi	r25, 0x20	; 32
    551a:	59 f0       	breq	.+22     	; 0x5532 <vfprintf+0x92>
    551c:	93 32       	cpi	r25, 0x23	; 35
    551e:	91 f4       	brne	.+36     	; 0x5544 <vfprintf+0xa4>
    5520:	0e c0       	rjmp	.+28     	; 0x553e <vfprintf+0x9e>
    5522:	9d 32       	cpi	r25, 0x2D	; 45
    5524:	49 f0       	breq	.+18     	; 0x5538 <vfprintf+0x98>
    5526:	90 33       	cpi	r25, 0x30	; 48
    5528:	69 f4       	brne	.+26     	; 0x5544 <vfprintf+0xa4>
    552a:	41 e0       	ldi	r20, 0x01	; 1
    552c:	24 c0       	rjmp	.+72     	; 0x5576 <vfprintf+0xd6>
    552e:	52 e0       	ldi	r21, 0x02	; 2
    5530:	f5 2a       	or	r15, r21
    5532:	84 e0       	ldi	r24, 0x04	; 4
    5534:	f8 2a       	or	r15, r24
    5536:	28 c0       	rjmp	.+80     	; 0x5588 <vfprintf+0xe8>
    5538:	98 e0       	ldi	r25, 0x08	; 8
    553a:	f9 2a       	or	r15, r25
    553c:	25 c0       	rjmp	.+74     	; 0x5588 <vfprintf+0xe8>
    553e:	e0 e1       	ldi	r30, 0x10	; 16
    5540:	fe 2a       	or	r15, r30
    5542:	22 c0       	rjmp	.+68     	; 0x5588 <vfprintf+0xe8>
    5544:	f7 fc       	sbrc	r15, 7
    5546:	29 c0       	rjmp	.+82     	; 0x559a <vfprintf+0xfa>
    5548:	89 2f       	mov	r24, r25
    554a:	80 53       	subi	r24, 0x30	; 48
    554c:	8a 30       	cpi	r24, 0x0A	; 10
    554e:	70 f4       	brcc	.+28     	; 0x556c <vfprintf+0xcc>
    5550:	f6 fe       	sbrs	r15, 6
    5552:	05 c0       	rjmp	.+10     	; 0x555e <vfprintf+0xbe>
    5554:	98 9c       	mul	r9, r8
    5556:	90 2c       	mov	r9, r0
    5558:	11 24       	eor	r1, r1
    555a:	98 0e       	add	r9, r24
    555c:	15 c0       	rjmp	.+42     	; 0x5588 <vfprintf+0xe8>
    555e:	e8 9c       	mul	r14, r8
    5560:	e0 2c       	mov	r14, r0
    5562:	11 24       	eor	r1, r1
    5564:	e8 0e       	add	r14, r24
    5566:	f0 e2       	ldi	r31, 0x20	; 32
    5568:	ff 2a       	or	r15, r31
    556a:	0e c0       	rjmp	.+28     	; 0x5588 <vfprintf+0xe8>
    556c:	9e 32       	cpi	r25, 0x2E	; 46
    556e:	29 f4       	brne	.+10     	; 0x557a <vfprintf+0xda>
    5570:	f6 fc       	sbrc	r15, 6
    5572:	6b c1       	rjmp	.+726    	; 0x584a <vfprintf+0x3aa>
    5574:	40 e4       	ldi	r20, 0x40	; 64
    5576:	f4 2a       	or	r15, r20
    5578:	07 c0       	rjmp	.+14     	; 0x5588 <vfprintf+0xe8>
    557a:	9c 36       	cpi	r25, 0x6C	; 108
    557c:	19 f4       	brne	.+6      	; 0x5584 <vfprintf+0xe4>
    557e:	50 e8       	ldi	r21, 0x80	; 128
    5580:	f5 2a       	or	r15, r21
    5582:	02 c0       	rjmp	.+4      	; 0x5588 <vfprintf+0xe8>
    5584:	98 36       	cpi	r25, 0x68	; 104
    5586:	49 f4       	brne	.+18     	; 0x559a <vfprintf+0xfa>
    5588:	f2 01       	movw	r30, r4
    558a:	23 fd       	sbrc	r18, 3
    558c:	95 91       	lpm	r25, Z+
    558e:	23 ff       	sbrs	r18, 3
    5590:	91 91       	ld	r25, Z+
    5592:	2f 01       	movw	r4, r30
    5594:	99 23       	and	r25, r25
    5596:	09 f0       	breq	.+2      	; 0x559a <vfprintf+0xfa>
    5598:	b8 cf       	rjmp	.-144    	; 0x550a <vfprintf+0x6a>
    559a:	89 2f       	mov	r24, r25
    559c:	85 54       	subi	r24, 0x45	; 69
    559e:	83 30       	cpi	r24, 0x03	; 3
    55a0:	18 f0       	brcs	.+6      	; 0x55a8 <vfprintf+0x108>
    55a2:	80 52       	subi	r24, 0x20	; 32
    55a4:	83 30       	cpi	r24, 0x03	; 3
    55a6:	38 f4       	brcc	.+14     	; 0x55b6 <vfprintf+0x116>
    55a8:	44 e0       	ldi	r20, 0x04	; 4
    55aa:	50 e0       	ldi	r21, 0x00	; 0
    55ac:	a4 0e       	add	r10, r20
    55ae:	b5 1e       	adc	r11, r21
    55b0:	5f e3       	ldi	r21, 0x3F	; 63
    55b2:	59 83       	std	Y+1, r21	; 0x01
    55b4:	0f c0       	rjmp	.+30     	; 0x55d4 <vfprintf+0x134>
    55b6:	93 36       	cpi	r25, 0x63	; 99
    55b8:	31 f0       	breq	.+12     	; 0x55c6 <vfprintf+0x126>
    55ba:	93 37       	cpi	r25, 0x73	; 115
    55bc:	79 f0       	breq	.+30     	; 0x55dc <vfprintf+0x13c>
    55be:	93 35       	cpi	r25, 0x53	; 83
    55c0:	09 f0       	breq	.+2      	; 0x55c4 <vfprintf+0x124>
    55c2:	56 c0       	rjmp	.+172    	; 0x5670 <vfprintf+0x1d0>
    55c4:	20 c0       	rjmp	.+64     	; 0x5606 <vfprintf+0x166>
    55c6:	f5 01       	movw	r30, r10
    55c8:	80 81       	ld	r24, Z
    55ca:	89 83       	std	Y+1, r24	; 0x01
    55cc:	42 e0       	ldi	r20, 0x02	; 2
    55ce:	50 e0       	ldi	r21, 0x00	; 0
    55d0:	a4 0e       	add	r10, r20
    55d2:	b5 1e       	adc	r11, r21
    55d4:	61 01       	movw	r12, r2
    55d6:	01 e0       	ldi	r16, 0x01	; 1
    55d8:	10 e0       	ldi	r17, 0x00	; 0
    55da:	12 c0       	rjmp	.+36     	; 0x5600 <vfprintf+0x160>
    55dc:	f5 01       	movw	r30, r10
    55de:	c0 80       	ld	r12, Z
    55e0:	d1 80       	ldd	r13, Z+1	; 0x01
    55e2:	f6 fc       	sbrc	r15, 6
    55e4:	03 c0       	rjmp	.+6      	; 0x55ec <vfprintf+0x14c>
    55e6:	6f ef       	ldi	r22, 0xFF	; 255
    55e8:	7f ef       	ldi	r23, 0xFF	; 255
    55ea:	02 c0       	rjmp	.+4      	; 0x55f0 <vfprintf+0x150>
    55ec:	69 2d       	mov	r22, r9
    55ee:	70 e0       	ldi	r23, 0x00	; 0
    55f0:	42 e0       	ldi	r20, 0x02	; 2
    55f2:	50 e0       	ldi	r21, 0x00	; 0
    55f4:	a4 0e       	add	r10, r20
    55f6:	b5 1e       	adc	r11, r21
    55f8:	c6 01       	movw	r24, r12
    55fa:	0e 94 50 2c 	call	0x58a0	; 0x58a0 <strnlen>
    55fe:	8c 01       	movw	r16, r24
    5600:	5f e7       	ldi	r21, 0x7F	; 127
    5602:	f5 22       	and	r15, r21
    5604:	14 c0       	rjmp	.+40     	; 0x562e <vfprintf+0x18e>
    5606:	f5 01       	movw	r30, r10
    5608:	c0 80       	ld	r12, Z
    560a:	d1 80       	ldd	r13, Z+1	; 0x01
    560c:	f6 fc       	sbrc	r15, 6
    560e:	03 c0       	rjmp	.+6      	; 0x5616 <vfprintf+0x176>
    5610:	6f ef       	ldi	r22, 0xFF	; 255
    5612:	7f ef       	ldi	r23, 0xFF	; 255
    5614:	02 c0       	rjmp	.+4      	; 0x561a <vfprintf+0x17a>
    5616:	69 2d       	mov	r22, r9
    5618:	70 e0       	ldi	r23, 0x00	; 0
    561a:	42 e0       	ldi	r20, 0x02	; 2
    561c:	50 e0       	ldi	r21, 0x00	; 0
    561e:	a4 0e       	add	r10, r20
    5620:	b5 1e       	adc	r11, r21
    5622:	c6 01       	movw	r24, r12
    5624:	0e 94 45 2c 	call	0x588a	; 0x588a <strnlen_P>
    5628:	8c 01       	movw	r16, r24
    562a:	50 e8       	ldi	r21, 0x80	; 128
    562c:	f5 2a       	or	r15, r21
    562e:	f3 fe       	sbrs	r15, 3
    5630:	07 c0       	rjmp	.+14     	; 0x5640 <vfprintf+0x1a0>
    5632:	1a c0       	rjmp	.+52     	; 0x5668 <vfprintf+0x1c8>
    5634:	80 e2       	ldi	r24, 0x20	; 32
    5636:	90 e0       	ldi	r25, 0x00	; 0
    5638:	b3 01       	movw	r22, r6
    563a:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    563e:	ea 94       	dec	r14
    5640:	8e 2d       	mov	r24, r14
    5642:	90 e0       	ldi	r25, 0x00	; 0
    5644:	08 17       	cp	r16, r24
    5646:	19 07       	cpc	r17, r25
    5648:	a8 f3       	brcs	.-22     	; 0x5634 <vfprintf+0x194>
    564a:	0e c0       	rjmp	.+28     	; 0x5668 <vfprintf+0x1c8>
    564c:	f6 01       	movw	r30, r12
    564e:	f7 fc       	sbrc	r15, 7
    5650:	85 91       	lpm	r24, Z+
    5652:	f7 fe       	sbrs	r15, 7
    5654:	81 91       	ld	r24, Z+
    5656:	6f 01       	movw	r12, r30
    5658:	90 e0       	ldi	r25, 0x00	; 0
    565a:	b3 01       	movw	r22, r6
    565c:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    5660:	e1 10       	cpse	r14, r1
    5662:	ea 94       	dec	r14
    5664:	01 50       	subi	r16, 0x01	; 1
    5666:	10 40       	sbci	r17, 0x00	; 0
    5668:	01 15       	cp	r16, r1
    566a:	11 05       	cpc	r17, r1
    566c:	79 f7       	brne	.-34     	; 0x564c <vfprintf+0x1ac>
    566e:	ea c0       	rjmp	.+468    	; 0x5844 <vfprintf+0x3a4>
    5670:	94 36       	cpi	r25, 0x64	; 100
    5672:	11 f0       	breq	.+4      	; 0x5678 <vfprintf+0x1d8>
    5674:	99 36       	cpi	r25, 0x69	; 105
    5676:	69 f5       	brne	.+90     	; 0x56d2 <vfprintf+0x232>
    5678:	f7 fe       	sbrs	r15, 7
    567a:	08 c0       	rjmp	.+16     	; 0x568c <vfprintf+0x1ec>
    567c:	f5 01       	movw	r30, r10
    567e:	20 81       	ld	r18, Z
    5680:	31 81       	ldd	r19, Z+1	; 0x01
    5682:	42 81       	ldd	r20, Z+2	; 0x02
    5684:	53 81       	ldd	r21, Z+3	; 0x03
    5686:	84 e0       	ldi	r24, 0x04	; 4
    5688:	90 e0       	ldi	r25, 0x00	; 0
    568a:	0a c0       	rjmp	.+20     	; 0x56a0 <vfprintf+0x200>
    568c:	f5 01       	movw	r30, r10
    568e:	80 81       	ld	r24, Z
    5690:	91 81       	ldd	r25, Z+1	; 0x01
    5692:	9c 01       	movw	r18, r24
    5694:	44 27       	eor	r20, r20
    5696:	37 fd       	sbrc	r19, 7
    5698:	40 95       	com	r20
    569a:	54 2f       	mov	r21, r20
    569c:	82 e0       	ldi	r24, 0x02	; 2
    569e:	90 e0       	ldi	r25, 0x00	; 0
    56a0:	a8 0e       	add	r10, r24
    56a2:	b9 1e       	adc	r11, r25
    56a4:	9f e6       	ldi	r25, 0x6F	; 111
    56a6:	f9 22       	and	r15, r25
    56a8:	57 ff       	sbrs	r21, 7
    56aa:	09 c0       	rjmp	.+18     	; 0x56be <vfprintf+0x21e>
    56ac:	50 95       	com	r21
    56ae:	40 95       	com	r20
    56b0:	30 95       	com	r19
    56b2:	21 95       	neg	r18
    56b4:	3f 4f       	sbci	r19, 0xFF	; 255
    56b6:	4f 4f       	sbci	r20, 0xFF	; 255
    56b8:	5f 4f       	sbci	r21, 0xFF	; 255
    56ba:	e0 e8       	ldi	r30, 0x80	; 128
    56bc:	fe 2a       	or	r15, r30
    56be:	ca 01       	movw	r24, r20
    56c0:	b9 01       	movw	r22, r18
    56c2:	a1 01       	movw	r20, r2
    56c4:	2a e0       	ldi	r18, 0x0A	; 10
    56c6:	30 e0       	ldi	r19, 0x00	; 0
    56c8:	0e 94 87 2c 	call	0x590e	; 0x590e <__ultoa_invert>
    56cc:	d8 2e       	mov	r13, r24
    56ce:	d2 18       	sub	r13, r2
    56d0:	40 c0       	rjmp	.+128    	; 0x5752 <vfprintf+0x2b2>
    56d2:	95 37       	cpi	r25, 0x75	; 117
    56d4:	29 f4       	brne	.+10     	; 0x56e0 <vfprintf+0x240>
    56d6:	1f 2d       	mov	r17, r15
    56d8:	1f 7e       	andi	r17, 0xEF	; 239
    56da:	2a e0       	ldi	r18, 0x0A	; 10
    56dc:	30 e0       	ldi	r19, 0x00	; 0
    56de:	1d c0       	rjmp	.+58     	; 0x571a <vfprintf+0x27a>
    56e0:	1f 2d       	mov	r17, r15
    56e2:	19 7f       	andi	r17, 0xF9	; 249
    56e4:	9f 36       	cpi	r25, 0x6F	; 111
    56e6:	61 f0       	breq	.+24     	; 0x5700 <vfprintf+0x260>
    56e8:	90 37       	cpi	r25, 0x70	; 112
    56ea:	20 f4       	brcc	.+8      	; 0x56f4 <vfprintf+0x254>
    56ec:	98 35       	cpi	r25, 0x58	; 88
    56ee:	09 f0       	breq	.+2      	; 0x56f2 <vfprintf+0x252>
    56f0:	ac c0       	rjmp	.+344    	; 0x584a <vfprintf+0x3aa>
    56f2:	0f c0       	rjmp	.+30     	; 0x5712 <vfprintf+0x272>
    56f4:	90 37       	cpi	r25, 0x70	; 112
    56f6:	39 f0       	breq	.+14     	; 0x5706 <vfprintf+0x266>
    56f8:	98 37       	cpi	r25, 0x78	; 120
    56fa:	09 f0       	breq	.+2      	; 0x56fe <vfprintf+0x25e>
    56fc:	a6 c0       	rjmp	.+332    	; 0x584a <vfprintf+0x3aa>
    56fe:	04 c0       	rjmp	.+8      	; 0x5708 <vfprintf+0x268>
    5700:	28 e0       	ldi	r18, 0x08	; 8
    5702:	30 e0       	ldi	r19, 0x00	; 0
    5704:	0a c0       	rjmp	.+20     	; 0x571a <vfprintf+0x27a>
    5706:	10 61       	ori	r17, 0x10	; 16
    5708:	14 fd       	sbrc	r17, 4
    570a:	14 60       	ori	r17, 0x04	; 4
    570c:	20 e1       	ldi	r18, 0x10	; 16
    570e:	30 e0       	ldi	r19, 0x00	; 0
    5710:	04 c0       	rjmp	.+8      	; 0x571a <vfprintf+0x27a>
    5712:	14 fd       	sbrc	r17, 4
    5714:	16 60       	ori	r17, 0x06	; 6
    5716:	20 e1       	ldi	r18, 0x10	; 16
    5718:	32 e0       	ldi	r19, 0x02	; 2
    571a:	17 ff       	sbrs	r17, 7
    571c:	08 c0       	rjmp	.+16     	; 0x572e <vfprintf+0x28e>
    571e:	f5 01       	movw	r30, r10
    5720:	60 81       	ld	r22, Z
    5722:	71 81       	ldd	r23, Z+1	; 0x01
    5724:	82 81       	ldd	r24, Z+2	; 0x02
    5726:	93 81       	ldd	r25, Z+3	; 0x03
    5728:	44 e0       	ldi	r20, 0x04	; 4
    572a:	50 e0       	ldi	r21, 0x00	; 0
    572c:	08 c0       	rjmp	.+16     	; 0x573e <vfprintf+0x29e>
    572e:	f5 01       	movw	r30, r10
    5730:	80 81       	ld	r24, Z
    5732:	91 81       	ldd	r25, Z+1	; 0x01
    5734:	bc 01       	movw	r22, r24
    5736:	80 e0       	ldi	r24, 0x00	; 0
    5738:	90 e0       	ldi	r25, 0x00	; 0
    573a:	42 e0       	ldi	r20, 0x02	; 2
    573c:	50 e0       	ldi	r21, 0x00	; 0
    573e:	a4 0e       	add	r10, r20
    5740:	b5 1e       	adc	r11, r21
    5742:	a1 01       	movw	r20, r2
    5744:	0e 94 87 2c 	call	0x590e	; 0x590e <__ultoa_invert>
    5748:	d8 2e       	mov	r13, r24
    574a:	d2 18       	sub	r13, r2
    574c:	8f e7       	ldi	r24, 0x7F	; 127
    574e:	f8 2e       	mov	r15, r24
    5750:	f1 22       	and	r15, r17
    5752:	f6 fe       	sbrs	r15, 6
    5754:	0b c0       	rjmp	.+22     	; 0x576c <vfprintf+0x2cc>
    5756:	5e ef       	ldi	r21, 0xFE	; 254
    5758:	f5 22       	and	r15, r21
    575a:	d9 14       	cp	r13, r9
    575c:	38 f4       	brcc	.+14     	; 0x576c <vfprintf+0x2cc>
    575e:	f4 fe       	sbrs	r15, 4
    5760:	07 c0       	rjmp	.+14     	; 0x5770 <vfprintf+0x2d0>
    5762:	f2 fc       	sbrc	r15, 2
    5764:	05 c0       	rjmp	.+10     	; 0x5770 <vfprintf+0x2d0>
    5766:	8f ee       	ldi	r24, 0xEF	; 239
    5768:	f8 22       	and	r15, r24
    576a:	02 c0       	rjmp	.+4      	; 0x5770 <vfprintf+0x2d0>
    576c:	1d 2d       	mov	r17, r13
    576e:	01 c0       	rjmp	.+2      	; 0x5772 <vfprintf+0x2d2>
    5770:	19 2d       	mov	r17, r9
    5772:	f4 fe       	sbrs	r15, 4
    5774:	0d c0       	rjmp	.+26     	; 0x5790 <vfprintf+0x2f0>
    5776:	fe 01       	movw	r30, r28
    5778:	ed 0d       	add	r30, r13
    577a:	f1 1d       	adc	r31, r1
    577c:	80 81       	ld	r24, Z
    577e:	80 33       	cpi	r24, 0x30	; 48
    5780:	19 f4       	brne	.+6      	; 0x5788 <vfprintf+0x2e8>
    5782:	99 ee       	ldi	r25, 0xE9	; 233
    5784:	f9 22       	and	r15, r25
    5786:	08 c0       	rjmp	.+16     	; 0x5798 <vfprintf+0x2f8>
    5788:	1f 5f       	subi	r17, 0xFF	; 255
    578a:	f2 fe       	sbrs	r15, 2
    578c:	05 c0       	rjmp	.+10     	; 0x5798 <vfprintf+0x2f8>
    578e:	03 c0       	rjmp	.+6      	; 0x5796 <vfprintf+0x2f6>
    5790:	8f 2d       	mov	r24, r15
    5792:	86 78       	andi	r24, 0x86	; 134
    5794:	09 f0       	breq	.+2      	; 0x5798 <vfprintf+0x2f8>
    5796:	1f 5f       	subi	r17, 0xFF	; 255
    5798:	0f 2d       	mov	r16, r15
    579a:	f3 fc       	sbrc	r15, 3
    579c:	14 c0       	rjmp	.+40     	; 0x57c6 <vfprintf+0x326>
    579e:	f0 fe       	sbrs	r15, 0
    57a0:	0f c0       	rjmp	.+30     	; 0x57c0 <vfprintf+0x320>
    57a2:	1e 15       	cp	r17, r14
    57a4:	10 f0       	brcs	.+4      	; 0x57aa <vfprintf+0x30a>
    57a6:	9d 2c       	mov	r9, r13
    57a8:	0b c0       	rjmp	.+22     	; 0x57c0 <vfprintf+0x320>
    57aa:	9d 2c       	mov	r9, r13
    57ac:	9e 0c       	add	r9, r14
    57ae:	91 1a       	sub	r9, r17
    57b0:	1e 2d       	mov	r17, r14
    57b2:	06 c0       	rjmp	.+12     	; 0x57c0 <vfprintf+0x320>
    57b4:	80 e2       	ldi	r24, 0x20	; 32
    57b6:	90 e0       	ldi	r25, 0x00	; 0
    57b8:	b3 01       	movw	r22, r6
    57ba:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    57be:	1f 5f       	subi	r17, 0xFF	; 255
    57c0:	1e 15       	cp	r17, r14
    57c2:	c0 f3       	brcs	.-16     	; 0x57b4 <vfprintf+0x314>
    57c4:	04 c0       	rjmp	.+8      	; 0x57ce <vfprintf+0x32e>
    57c6:	1e 15       	cp	r17, r14
    57c8:	10 f4       	brcc	.+4      	; 0x57ce <vfprintf+0x32e>
    57ca:	e1 1a       	sub	r14, r17
    57cc:	01 c0       	rjmp	.+2      	; 0x57d0 <vfprintf+0x330>
    57ce:	ee 24       	eor	r14, r14
    57d0:	04 ff       	sbrs	r16, 4
    57d2:	0f c0       	rjmp	.+30     	; 0x57f2 <vfprintf+0x352>
    57d4:	80 e3       	ldi	r24, 0x30	; 48
    57d6:	90 e0       	ldi	r25, 0x00	; 0
    57d8:	b3 01       	movw	r22, r6
    57da:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    57de:	02 ff       	sbrs	r16, 2
    57e0:	1d c0       	rjmp	.+58     	; 0x581c <vfprintf+0x37c>
    57e2:	01 fd       	sbrc	r16, 1
    57e4:	03 c0       	rjmp	.+6      	; 0x57ec <vfprintf+0x34c>
    57e6:	88 e7       	ldi	r24, 0x78	; 120
    57e8:	90 e0       	ldi	r25, 0x00	; 0
    57ea:	0e c0       	rjmp	.+28     	; 0x5808 <vfprintf+0x368>
    57ec:	88 e5       	ldi	r24, 0x58	; 88
    57ee:	90 e0       	ldi	r25, 0x00	; 0
    57f0:	0b c0       	rjmp	.+22     	; 0x5808 <vfprintf+0x368>
    57f2:	80 2f       	mov	r24, r16
    57f4:	86 78       	andi	r24, 0x86	; 134
    57f6:	91 f0       	breq	.+36     	; 0x581c <vfprintf+0x37c>
    57f8:	01 ff       	sbrs	r16, 1
    57fa:	02 c0       	rjmp	.+4      	; 0x5800 <vfprintf+0x360>
    57fc:	8b e2       	ldi	r24, 0x2B	; 43
    57fe:	01 c0       	rjmp	.+2      	; 0x5802 <vfprintf+0x362>
    5800:	80 e2       	ldi	r24, 0x20	; 32
    5802:	f7 fc       	sbrc	r15, 7
    5804:	8d e2       	ldi	r24, 0x2D	; 45
    5806:	90 e0       	ldi	r25, 0x00	; 0
    5808:	b3 01       	movw	r22, r6
    580a:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    580e:	06 c0       	rjmp	.+12     	; 0x581c <vfprintf+0x37c>
    5810:	80 e3       	ldi	r24, 0x30	; 48
    5812:	90 e0       	ldi	r25, 0x00	; 0
    5814:	b3 01       	movw	r22, r6
    5816:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    581a:	9a 94       	dec	r9
    581c:	d9 14       	cp	r13, r9
    581e:	c0 f3       	brcs	.-16     	; 0x5810 <vfprintf+0x370>
    5820:	da 94       	dec	r13
    5822:	f1 01       	movw	r30, r2
    5824:	ed 0d       	add	r30, r13
    5826:	f1 1d       	adc	r31, r1
    5828:	80 81       	ld	r24, Z
    582a:	90 e0       	ldi	r25, 0x00	; 0
    582c:	b3 01       	movw	r22, r6
    582e:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    5832:	dd 20       	and	r13, r13
    5834:	a9 f7       	brne	.-22     	; 0x5820 <vfprintf+0x380>
    5836:	06 c0       	rjmp	.+12     	; 0x5844 <vfprintf+0x3a4>
    5838:	80 e2       	ldi	r24, 0x20	; 32
    583a:	90 e0       	ldi	r25, 0x00	; 0
    583c:	b3 01       	movw	r22, r6
    583e:	0e 94 5b 2c 	call	0x58b6	; 0x58b6 <fputc>
    5842:	ea 94       	dec	r14
    5844:	ee 20       	and	r14, r14
    5846:	c1 f7       	brne	.-16     	; 0x5838 <vfprintf+0x398>
    5848:	43 ce       	rjmp	.-890    	; 0x54d0 <vfprintf+0x30>
    584a:	f3 01       	movw	r30, r6
    584c:	66 81       	ldd	r22, Z+6	; 0x06
    584e:	77 81       	ldd	r23, Z+7	; 0x07
    5850:	cb 01       	movw	r24, r22
    5852:	2b 96       	adiw	r28, 0x0b	; 11
    5854:	e2 e1       	ldi	r30, 0x12	; 18
    5856:	0c 94 87 28 	jmp	0x510e	; 0x510e <__epilogue_restores__>

0000585a <__eerd_byte_m32>:
    585a:	e1 99       	sbic	0x1c, 1	; 28
    585c:	fe cf       	rjmp	.-4      	; 0x585a <__eerd_byte_m32>
    585e:	9f bb       	out	0x1f, r25	; 31
    5860:	8e bb       	out	0x1e, r24	; 30
    5862:	e0 9a       	sbi	0x1c, 0	; 28
    5864:	99 27       	eor	r25, r25
    5866:	8d b3       	in	r24, 0x1d	; 29
    5868:	08 95       	ret

0000586a <__eewr_byte_m32>:
    586a:	26 2f       	mov	r18, r22

0000586c <__eewr_r18_m32>:
    586c:	e1 99       	sbic	0x1c, 1	; 28
    586e:	fe cf       	rjmp	.-4      	; 0x586c <__eewr_r18_m32>
    5870:	9f bb       	out	0x1f, r25	; 31
    5872:	8e bb       	out	0x1e, r24	; 30
    5874:	2d bb       	out	0x1d, r18	; 29
    5876:	0f b6       	in	r0, 0x3f	; 63
    5878:	f8 94       	cli
    587a:	e2 9a       	sbi	0x1c, 2	; 28
    587c:	e1 9a       	sbi	0x1c, 1	; 28
    587e:	0f be       	out	0x3f, r0	; 63
    5880:	01 96       	adiw	r24, 0x01	; 1
    5882:	08 95       	ret

00005884 <__ctype_isfalse>:
    5884:	99 27       	eor	r25, r25
    5886:	88 27       	eor	r24, r24

00005888 <__ctype_istrue>:
    5888:	08 95       	ret

0000588a <strnlen_P>:
    588a:	fc 01       	movw	r30, r24
    588c:	05 90       	lpm	r0, Z+
    588e:	61 50       	subi	r22, 0x01	; 1
    5890:	70 40       	sbci	r23, 0x00	; 0
    5892:	01 10       	cpse	r0, r1
    5894:	d8 f7       	brcc	.-10     	; 0x588c <strnlen_P+0x2>
    5896:	80 95       	com	r24
    5898:	90 95       	com	r25
    589a:	8e 0f       	add	r24, r30
    589c:	9f 1f       	adc	r25, r31
    589e:	08 95       	ret

000058a0 <strnlen>:
    58a0:	fc 01       	movw	r30, r24
    58a2:	61 50       	subi	r22, 0x01	; 1
    58a4:	70 40       	sbci	r23, 0x00	; 0
    58a6:	01 90       	ld	r0, Z+
    58a8:	01 10       	cpse	r0, r1
    58aa:	d8 f7       	brcc	.-10     	; 0x58a2 <strnlen+0x2>
    58ac:	80 95       	com	r24
    58ae:	90 95       	com	r25
    58b0:	8e 0f       	add	r24, r30
    58b2:	9f 1f       	adc	r25, r31
    58b4:	08 95       	ret

000058b6 <fputc>:
    58b6:	0f 93       	push	r16
    58b8:	1f 93       	push	r17
    58ba:	cf 93       	push	r28
    58bc:	df 93       	push	r29
    58be:	8c 01       	movw	r16, r24
    58c0:	eb 01       	movw	r28, r22
    58c2:	8b 81       	ldd	r24, Y+3	; 0x03
    58c4:	81 ff       	sbrs	r24, 1
    58c6:	1b c0       	rjmp	.+54     	; 0x58fe <fputc+0x48>
    58c8:	82 ff       	sbrs	r24, 2
    58ca:	0d c0       	rjmp	.+26     	; 0x58e6 <fputc+0x30>
    58cc:	2e 81       	ldd	r18, Y+6	; 0x06
    58ce:	3f 81       	ldd	r19, Y+7	; 0x07
    58d0:	8c 81       	ldd	r24, Y+4	; 0x04
    58d2:	9d 81       	ldd	r25, Y+5	; 0x05
    58d4:	28 17       	cp	r18, r24
    58d6:	39 07       	cpc	r19, r25
    58d8:	64 f4       	brge	.+24     	; 0x58f2 <fputc+0x3c>
    58da:	e8 81       	ld	r30, Y
    58dc:	f9 81       	ldd	r31, Y+1	; 0x01
    58de:	01 93       	st	Z+, r16
    58e0:	f9 83       	std	Y+1, r31	; 0x01
    58e2:	e8 83       	st	Y, r30
    58e4:	06 c0       	rjmp	.+12     	; 0x58f2 <fputc+0x3c>
    58e6:	e8 85       	ldd	r30, Y+8	; 0x08
    58e8:	f9 85       	ldd	r31, Y+9	; 0x09
    58ea:	80 2f       	mov	r24, r16
    58ec:	09 95       	icall
    58ee:	89 2b       	or	r24, r25
    58f0:	31 f4       	brne	.+12     	; 0x58fe <fputc+0x48>
    58f2:	8e 81       	ldd	r24, Y+6	; 0x06
    58f4:	9f 81       	ldd	r25, Y+7	; 0x07
    58f6:	01 96       	adiw	r24, 0x01	; 1
    58f8:	9f 83       	std	Y+7, r25	; 0x07
    58fa:	8e 83       	std	Y+6, r24	; 0x06
    58fc:	02 c0       	rjmp	.+4      	; 0x5902 <fputc+0x4c>
    58fe:	0f ef       	ldi	r16, 0xFF	; 255
    5900:	1f ef       	ldi	r17, 0xFF	; 255
    5902:	c8 01       	movw	r24, r16
    5904:	df 91       	pop	r29
    5906:	cf 91       	pop	r28
    5908:	1f 91       	pop	r17
    590a:	0f 91       	pop	r16
    590c:	08 95       	ret

0000590e <__ultoa_invert>:
    590e:	fa 01       	movw	r30, r20
    5910:	aa 27       	eor	r26, r26
    5912:	28 30       	cpi	r18, 0x08	; 8
    5914:	51 f1       	breq	.+84     	; 0x596a <__ultoa_invert+0x5c>
    5916:	20 31       	cpi	r18, 0x10	; 16
    5918:	81 f1       	breq	.+96     	; 0x597a <__ultoa_invert+0x6c>
    591a:	e8 94       	clt
    591c:	6f 93       	push	r22
    591e:	6e 7f       	andi	r22, 0xFE	; 254
    5920:	6e 5f       	subi	r22, 0xFE	; 254
    5922:	7f 4f       	sbci	r23, 0xFF	; 255
    5924:	8f 4f       	sbci	r24, 0xFF	; 255
    5926:	9f 4f       	sbci	r25, 0xFF	; 255
    5928:	af 4f       	sbci	r26, 0xFF	; 255
    592a:	b1 e0       	ldi	r27, 0x01	; 1
    592c:	3e d0       	rcall	.+124    	; 0x59aa <__ultoa_invert+0x9c>
    592e:	b4 e0       	ldi	r27, 0x04	; 4
    5930:	3c d0       	rcall	.+120    	; 0x59aa <__ultoa_invert+0x9c>
    5932:	67 0f       	add	r22, r23
    5934:	78 1f       	adc	r23, r24
    5936:	89 1f       	adc	r24, r25
    5938:	9a 1f       	adc	r25, r26
    593a:	a1 1d       	adc	r26, r1
    593c:	68 0f       	add	r22, r24
    593e:	79 1f       	adc	r23, r25
    5940:	8a 1f       	adc	r24, r26
    5942:	91 1d       	adc	r25, r1
    5944:	a1 1d       	adc	r26, r1
    5946:	6a 0f       	add	r22, r26
    5948:	71 1d       	adc	r23, r1
    594a:	81 1d       	adc	r24, r1
    594c:	91 1d       	adc	r25, r1
    594e:	a1 1d       	adc	r26, r1
    5950:	20 d0       	rcall	.+64     	; 0x5992 <__ultoa_invert+0x84>
    5952:	09 f4       	brne	.+2      	; 0x5956 <__ultoa_invert+0x48>
    5954:	68 94       	set
    5956:	3f 91       	pop	r19
    5958:	2a e0       	ldi	r18, 0x0A	; 10
    595a:	26 9f       	mul	r18, r22
    595c:	11 24       	eor	r1, r1
    595e:	30 19       	sub	r19, r0
    5960:	30 5d       	subi	r19, 0xD0	; 208
    5962:	31 93       	st	Z+, r19
    5964:	de f6       	brtc	.-74     	; 0x591c <__ultoa_invert+0xe>
    5966:	cf 01       	movw	r24, r30
    5968:	08 95       	ret
    596a:	46 2f       	mov	r20, r22
    596c:	47 70       	andi	r20, 0x07	; 7
    596e:	40 5d       	subi	r20, 0xD0	; 208
    5970:	41 93       	st	Z+, r20
    5972:	b3 e0       	ldi	r27, 0x03	; 3
    5974:	0f d0       	rcall	.+30     	; 0x5994 <__ultoa_invert+0x86>
    5976:	c9 f7       	brne	.-14     	; 0x596a <__ultoa_invert+0x5c>
    5978:	f6 cf       	rjmp	.-20     	; 0x5966 <__ultoa_invert+0x58>
    597a:	46 2f       	mov	r20, r22
    597c:	4f 70       	andi	r20, 0x0F	; 15
    597e:	40 5d       	subi	r20, 0xD0	; 208
    5980:	4a 33       	cpi	r20, 0x3A	; 58
    5982:	18 f0       	brcs	.+6      	; 0x598a <__ultoa_invert+0x7c>
    5984:	49 5d       	subi	r20, 0xD9	; 217
    5986:	31 fd       	sbrc	r19, 1
    5988:	40 52       	subi	r20, 0x20	; 32
    598a:	41 93       	st	Z+, r20
    598c:	02 d0       	rcall	.+4      	; 0x5992 <__ultoa_invert+0x84>
    598e:	a9 f7       	brne	.-22     	; 0x597a <__ultoa_invert+0x6c>
    5990:	ea cf       	rjmp	.-44     	; 0x5966 <__ultoa_invert+0x58>
    5992:	b4 e0       	ldi	r27, 0x04	; 4
    5994:	a6 95       	lsr	r26
    5996:	97 95       	ror	r25
    5998:	87 95       	ror	r24
    599a:	77 95       	ror	r23
    599c:	67 95       	ror	r22
    599e:	ba 95       	dec	r27
    59a0:	c9 f7       	brne	.-14     	; 0x5994 <__ultoa_invert+0x86>
    59a2:	00 97       	sbiw	r24, 0x00	; 0
    59a4:	61 05       	cpc	r22, r1
    59a6:	71 05       	cpc	r23, r1
    59a8:	08 95       	ret
    59aa:	9b 01       	movw	r18, r22
    59ac:	ac 01       	movw	r20, r24
    59ae:	0a 2e       	mov	r0, r26
    59b0:	06 94       	lsr	r0
    59b2:	57 95       	ror	r21
    59b4:	47 95       	ror	r20
    59b6:	37 95       	ror	r19
    59b8:	27 95       	ror	r18
    59ba:	ba 95       	dec	r27
    59bc:	c9 f7       	brne	.-14     	; 0x59b0 <__ultoa_invert+0xa2>
    59be:	62 0f       	add	r22, r18
    59c0:	73 1f       	adc	r23, r19
    59c2:	84 1f       	adc	r24, r20
    59c4:	95 1f       	adc	r25, r21
    59c6:	a0 1d       	adc	r26, r0
    59c8:	08 95       	ret

000059ca <__mulsi3>:
    59ca:	62 9f       	mul	r22, r18
    59cc:	d0 01       	movw	r26, r0
    59ce:	73 9f       	mul	r23, r19
    59d0:	f0 01       	movw	r30, r0
    59d2:	82 9f       	mul	r24, r18
    59d4:	e0 0d       	add	r30, r0
    59d6:	f1 1d       	adc	r31, r1
    59d8:	64 9f       	mul	r22, r20
    59da:	e0 0d       	add	r30, r0
    59dc:	f1 1d       	adc	r31, r1
    59de:	92 9f       	mul	r25, r18
    59e0:	f0 0d       	add	r31, r0
    59e2:	83 9f       	mul	r24, r19
    59e4:	f0 0d       	add	r31, r0
    59e6:	74 9f       	mul	r23, r20
    59e8:	f0 0d       	add	r31, r0
    59ea:	65 9f       	mul	r22, r21
    59ec:	f0 0d       	add	r31, r0
    59ee:	99 27       	eor	r25, r25
    59f0:	72 9f       	mul	r23, r18
    59f2:	b0 0d       	add	r27, r0
    59f4:	e1 1d       	adc	r30, r1
    59f6:	f9 1f       	adc	r31, r25
    59f8:	63 9f       	mul	r22, r19
    59fa:	b0 0d       	add	r27, r0
    59fc:	e1 1d       	adc	r30, r1
    59fe:	f9 1f       	adc	r31, r25
    5a00:	bd 01       	movw	r22, r26
    5a02:	cf 01       	movw	r24, r30
    5a04:	11 24       	eor	r1, r1
    5a06:	08 95       	ret

00005a08 <__udivmodsi4>:
    5a08:	a1 e2       	ldi	r26, 0x21	; 33
    5a0a:	1a 2e       	mov	r1, r26
    5a0c:	aa 1b       	sub	r26, r26
    5a0e:	bb 1b       	sub	r27, r27
    5a10:	fd 01       	movw	r30, r26
    5a12:	0d c0       	rjmp	.+26     	; 0x5a2e <__udivmodsi4_ep>

00005a14 <__udivmodsi4_loop>:
    5a14:	aa 1f       	adc	r26, r26
    5a16:	bb 1f       	adc	r27, r27
    5a18:	ee 1f       	adc	r30, r30
    5a1a:	ff 1f       	adc	r31, r31
    5a1c:	a2 17       	cp	r26, r18
    5a1e:	b3 07       	cpc	r27, r19
    5a20:	e4 07       	cpc	r30, r20
    5a22:	f5 07       	cpc	r31, r21
    5a24:	20 f0       	brcs	.+8      	; 0x5a2e <__udivmodsi4_ep>
    5a26:	a2 1b       	sub	r26, r18
    5a28:	b3 0b       	sbc	r27, r19
    5a2a:	e4 0b       	sbc	r30, r20
    5a2c:	f5 0b       	sbc	r31, r21

00005a2e <__udivmodsi4_ep>:
    5a2e:	66 1f       	adc	r22, r22
    5a30:	77 1f       	adc	r23, r23
    5a32:	88 1f       	adc	r24, r24
    5a34:	99 1f       	adc	r25, r25
    5a36:	1a 94       	dec	r1
    5a38:	69 f7       	brne	.-38     	; 0x5a14 <__udivmodsi4_loop>
    5a3a:	60 95       	com	r22
    5a3c:	70 95       	com	r23
    5a3e:	80 95       	com	r24
    5a40:	90 95       	com	r25
    5a42:	9b 01       	movw	r18, r22
    5a44:	ac 01       	movw	r20, r24
    5a46:	bd 01       	movw	r22, r26
    5a48:	cf 01       	movw	r24, r30
    5a4a:	08 95       	ret

00005a4c <_exit>:
    5a4c:	f8 94       	cli

00005a4e <__stop_program>:
    5a4e:	ff cf       	rjmp	.-2      	; 0x5a4e <__stop_program>
