vcs -sverilog -full64 tb.v   dMEM.v   invertMachine.v  read_image.c  gen_image.c -debug_access+all
