# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../hello_world_v1/hello_world_v1.srcs/sources_1/new/top.vhd" \
"../../../../blink_simulation.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
