#include "x64/cpu.h"
#ifndef NDEBUG
#include "x64/checkedcpuimpl.h"
#else
#include "x64/cpuimpl.h"
// #include "x64/nativecpuimpl.h"
#endif
#include "x64/mmu.h"
#include "emulator/vm.h"
#include "host/hostinstructions.h"
#include "verify.h"
#include <fmt/core.h>
#include <cassert>

#define COMPLAIN_ABOUT_ALIGNMENT 1

namespace x64 {

#ifndef NDEBUG
    using Impl = CheckedCpuImpl;
#else
    using Impl = CpuImpl;
    // using Impl = NativeCpuImpl;
#endif

    Cpu::Cpu(emulator::VM* vm, Mmu* mmu) :
            vm_(vm),
            mmu_(mmu) {
        verify(!!vm_);
        verify(!!mmu_);
    }

    void Cpu::setSegmentBase(Segment segment, u64 base) {
        segmentBase_[(u8)segment] = base;
    }

    u64 Cpu::getSegmentBase(Segment segment) const {
        return segmentBase_[(u8)segment];
    }

    template<typename T>
    T Cpu::get(Imm value) const {
        // assert((u64)(T)value.immediate == value.immediate);
        return (T)value.immediate;
    }

    u8 Cpu::get(Ptr8 ptr) const {
        return mmu_->read8(ptr);
    }

    u16 Cpu::get(Ptr16 ptr) const {
        return mmu_->read16(ptr);
    }

    u32 Cpu::get(Ptr32 ptr) const {
        return mmu_->read32(ptr);
    }

    u64 Cpu::get(Ptr64 ptr) const {
        return mmu_->read64(ptr);
    }

    f80 Cpu::get(Ptr80 ptr) const {
        return mmu_->read80(ptr);
    }

    Xmm Cpu::get(Ptr128 ptr) const {
        return mmu_->read128(ptr);
    }

    Xmm Cpu::getUnaligned(Ptr128 ptr) const {
        return mmu_->readUnaligned128(ptr);
    }

    void Cpu::set(Ptr8 ptr, u8 value) {
        mmu_->write8(ptr, value);
    }

    void Cpu::set(Ptr16 ptr, u16 value) {
        mmu_->write16(ptr, value);
    }

    void Cpu::set(Ptr32 ptr, u32 value) {
        mmu_->write32(ptr, value);
    }

    void Cpu::set(Ptr64 ptr, u64 value) {
        mmu_->write64(ptr, value);
    }

    void Cpu::set(Ptr80 ptr, f80 value) {
        mmu_->write80(ptr, value);
    }

    void Cpu::set(Ptr128 ptr, Xmm value) {
        mmu_->write128(ptr, value);
    }

    void Cpu::setUnaligned(Ptr128 ptr, Xmm value) {
        mmu_->writeUnaligned128(ptr, value);
    }

    void Cpu::push8(u8 value) {
        regs_.rsp() -= 8;
        mmu_->write64(Ptr64{regs_.rsp()}, (u64)value);
    }

    void Cpu::push16(u16 value) {
        regs_.rsp() -= 8;
        mmu_->write64(Ptr64{regs_.rsp()}, (u64)value);
    }

    void Cpu::push32(u32 value) {
        regs_.rsp() -= 8;
        mmu_->write64(Ptr64{regs_.rsp()}, (u64)value);
    }

    void Cpu::push64(u64 value) {
        regs_.rsp() -= 8;
        mmu_->write64(Ptr64{regs_.rsp()}, value);
    }

    u8 Cpu::pop8() {
        u64 value = mmu_->read64(Ptr64{regs_.rsp()});
        assert(value == (u8)value);
        regs_.rsp() += 8;
        return static_cast<u8>(value);
    }

    u16 Cpu::pop16() {
        u64 value = mmu_->read64(Ptr64{regs_.rsp()});
        assert(value == (u16)value);
        regs_.rsp() += 8;
        return static_cast<u16>(value);
    }

    u32 Cpu::pop32() {
        u64 value = mmu_->read64(Ptr64{regs_.rsp()});
        regs_.rsp() += 8;
        return static_cast<u32>(value);
    }

    u64 Cpu::pop64() {
        u64 value = mmu_->read64(Ptr64{regs_.rsp()});
        regs_.rsp() += 8;
        return value;
    }

    template<typename DU, typename SU>
    static DU signExtend(SU u) {
        static_assert(sizeof(DU) > sizeof(SU));
        return (DU)(std::make_signed_t<DU>)(std::make_signed_t<SU>)u;
    }

    FPU_ROUNDING Cpu::fpuRoundingMode() const {
        return x87fpu_.control().rc;
    }

    SIMD_ROUNDING Cpu::simdRoundingMode() const {
        return mxcsr_.rc;
    }

    #define STANDALONE_NAME(type) EXEC_##type

    #define DEFINE_STANDALONE(type, f) void STANDALONE_NAME(type) (Cpu& cpu, const X64Instruction& ins) { \
        assert(ins.insn() == Insn::type);                                                         \
        cpu.f(ins);                                                                         \
    }

    DEFINE_STANDALONE(ADD_RM8_RM8, execAddRM8RM8)
    DEFINE_STANDALONE(ADD_RM8_IMM, execAddRM8Imm)
    DEFINE_STANDALONE(ADD_RM16_RM16, execAddRM16RM16)
    DEFINE_STANDALONE(ADD_RM16_IMM, execAddRM16Imm)
    DEFINE_STANDALONE(ADD_RM32_RM32, execAddRM32RM32)
    DEFINE_STANDALONE(ADD_RM32_IMM, execAddRM32Imm)
    DEFINE_STANDALONE(ADD_RM64_RM64, execAddRM64RM64)
    DEFINE_STANDALONE(ADD_RM64_IMM, execAddRM64Imm)
    DEFINE_STANDALONE(LOCK_ADD_M8_RM8, execLockAddM8RM8)
    DEFINE_STANDALONE(LOCK_ADD_M8_IMM, execLockAddM8Imm)
    DEFINE_STANDALONE(LOCK_ADD_M16_RM16, execLockAddM16RM16)
    DEFINE_STANDALONE(LOCK_ADD_M16_IMM, execLockAddM16Imm)
    DEFINE_STANDALONE(LOCK_ADD_M32_RM32, execLockAddM32RM32)
    DEFINE_STANDALONE(LOCK_ADD_M32_IMM, execLockAddM32Imm)
    DEFINE_STANDALONE(LOCK_ADD_M64_RM64, execLockAddM64RM64)
    DEFINE_STANDALONE(LOCK_ADD_M64_IMM, execLockAddM64Imm)
    DEFINE_STANDALONE(ADC_RM8_RM8, execAdcRM8RM8)
    DEFINE_STANDALONE(ADC_RM8_IMM, execAdcRM8Imm)
    DEFINE_STANDALONE(ADC_RM16_RM16, execAdcRM16RM16)
    DEFINE_STANDALONE(ADC_RM16_IMM, execAdcRM16Imm)
    DEFINE_STANDALONE(ADC_RM32_RM32, execAdcRM32RM32)
    DEFINE_STANDALONE(ADC_RM32_IMM, execAdcRM32Imm)
    DEFINE_STANDALONE(ADC_RM64_RM64, execAdcRM64RM64)
    DEFINE_STANDALONE(ADC_RM64_IMM, execAdcRM64Imm)
    DEFINE_STANDALONE(SUB_RM8_RM8, execSubRM8RM8)
    DEFINE_STANDALONE(SUB_RM8_IMM, execSubRM8Imm)
    DEFINE_STANDALONE(SUB_RM16_RM16, execSubRM16RM16)
    DEFINE_STANDALONE(SUB_RM16_IMM, execSubRM16Imm)
    DEFINE_STANDALONE(SUB_RM32_RM32, execSubRM32RM32)
    DEFINE_STANDALONE(SUB_RM32_IMM, execSubRM32Imm)
    DEFINE_STANDALONE(SUB_RM64_RM64, execSubRM64RM64)
    DEFINE_STANDALONE(SUB_RM64_IMM, execSubRM64Imm)
    DEFINE_STANDALONE(LOCK_SUB_M8_RM8, execLockSubM8RM8)
    DEFINE_STANDALONE(LOCK_SUB_M8_IMM, execLockSubM8Imm)
    DEFINE_STANDALONE(LOCK_SUB_M16_RM16, execLockSubM16RM16)
    DEFINE_STANDALONE(LOCK_SUB_M16_IMM, execLockSubM16Imm)
    DEFINE_STANDALONE(LOCK_SUB_M32_RM32, execLockSubM32RM32)
    DEFINE_STANDALONE(LOCK_SUB_M32_IMM, execLockSubM32Imm)
    DEFINE_STANDALONE(LOCK_SUB_M64_RM64, execLockSubM64RM64)
    DEFINE_STANDALONE(LOCK_SUB_M64_IMM, execLockSubM64Imm)
    DEFINE_STANDALONE(SBB_RM8_RM8, execSbbRM8RM8)
    DEFINE_STANDALONE(SBB_RM8_IMM, execSbbRM8Imm)
    DEFINE_STANDALONE(SBB_RM16_RM16, execSbbRM16RM16)
    DEFINE_STANDALONE(SBB_RM16_IMM, execSbbRM16Imm)
    DEFINE_STANDALONE(SBB_RM32_RM32, execSbbRM32RM32)
    DEFINE_STANDALONE(SBB_RM32_IMM, execSbbRM32Imm)
    DEFINE_STANDALONE(SBB_RM64_RM64, execSbbRM64RM64)
    DEFINE_STANDALONE(SBB_RM64_IMM, execSbbRM64Imm)
    DEFINE_STANDALONE(NEG_RM8, execNegRM8)
    DEFINE_STANDALONE(NEG_RM16, execNegRM16)
    DEFINE_STANDALONE(NEG_RM32, execNegRM32)
    DEFINE_STANDALONE(NEG_RM64, execNegRM64)
    DEFINE_STANDALONE(MUL_RM8, execMulRM8)
    DEFINE_STANDALONE(MUL_RM16, execMulRM16)
    DEFINE_STANDALONE(MUL_RM32, execMulRM32)
    DEFINE_STANDALONE(MUL_RM64, execMulRM64)
    DEFINE_STANDALONE(IMUL1_RM16, execImul1RM16)
    DEFINE_STANDALONE(IMUL2_R16_RM16, execImul2R16RM16)
    DEFINE_STANDALONE(IMUL3_R16_RM16_IMM, execImul3R16RM16Imm)
    DEFINE_STANDALONE(IMUL1_RM32, execImul1RM32)
    DEFINE_STANDALONE(IMUL2_R32_RM32, execImul2R32RM32)
    DEFINE_STANDALONE(IMUL3_R32_RM32_IMM, execImul3R32RM32Imm)
    DEFINE_STANDALONE(IMUL1_RM64, execImul1RM64)
    DEFINE_STANDALONE(IMUL2_R64_RM64, execImul2R64RM64)
    DEFINE_STANDALONE(IMUL3_R64_RM64_IMM, execImul3R64RM64Imm)
    DEFINE_STANDALONE(DIV_RM8, execDivRM8)
    DEFINE_STANDALONE(DIV_RM16, execDivRM16)
    DEFINE_STANDALONE(DIV_RM32, execDivRM32)
    DEFINE_STANDALONE(DIV_RM64, execDivRM64)
    DEFINE_STANDALONE(IDIV_RM32, execIdivRM32)
    DEFINE_STANDALONE(IDIV_RM64, execIdivRM64)
    DEFINE_STANDALONE(AND_RM8_RM8, execAndRM8RM8)
    DEFINE_STANDALONE(AND_RM8_IMM, execAndRM8Imm)
    DEFINE_STANDALONE(AND_RM16_RM16, execAndRM16RM16)
    DEFINE_STANDALONE(AND_RM16_IMM, execAndRM16Imm)
    DEFINE_STANDALONE(AND_RM32_RM32, execAndRM32RM32)
    DEFINE_STANDALONE(AND_RM32_IMM, execAndRM32Imm)
    DEFINE_STANDALONE(AND_RM64_RM64, execAndRM64RM64)
    DEFINE_STANDALONE(AND_RM64_IMM, execAndRM64Imm)
    DEFINE_STANDALONE(OR_RM8_RM8, execOrRM8RM8)
    DEFINE_STANDALONE(OR_RM8_IMM, execOrRM8Imm)
    DEFINE_STANDALONE(OR_RM16_RM16, execOrRM16RM16)
    DEFINE_STANDALONE(OR_RM16_IMM, execOrRM16Imm)
    DEFINE_STANDALONE(OR_RM32_RM32, execOrRM32RM32)
    DEFINE_STANDALONE(OR_RM32_IMM, execOrRM32Imm)
    DEFINE_STANDALONE(OR_RM64_RM64, execOrRM64RM64)
    DEFINE_STANDALONE(OR_RM64_IMM, execOrRM64Imm)
    DEFINE_STANDALONE(LOCK_OR_M8_RM8, execLockOrM8RM8)
    DEFINE_STANDALONE(LOCK_OR_M8_IMM, execLockOrM8Imm)
    DEFINE_STANDALONE(LOCK_OR_M16_RM16, execLockOrM16RM16)
    DEFINE_STANDALONE(LOCK_OR_M16_IMM, execLockOrM16Imm)
    DEFINE_STANDALONE(LOCK_OR_M32_RM32, execLockOrM32RM32)
    DEFINE_STANDALONE(LOCK_OR_M32_IMM, execLockOrM32Imm)
    DEFINE_STANDALONE(LOCK_OR_M64_RM64, execLockOrM64RM64)
    DEFINE_STANDALONE(LOCK_OR_M64_IMM, execLockOrM64Imm)
    DEFINE_STANDALONE(XOR_RM8_RM8, execXorRM8RM8)
    DEFINE_STANDALONE(XOR_RM8_IMM, execXorRM8Imm)
    DEFINE_STANDALONE(XOR_RM16_RM16, execXorRM16RM16)
    DEFINE_STANDALONE(XOR_RM16_IMM, execXorRM16Imm)
    DEFINE_STANDALONE(XOR_RM32_RM32, execXorRM32RM32)
    DEFINE_STANDALONE(XOR_RM32_IMM, execXorRM32Imm)
    DEFINE_STANDALONE(XOR_RM64_RM64, execXorRM64RM64)
    DEFINE_STANDALONE(XOR_RM64_IMM, execXorRM64Imm)
    DEFINE_STANDALONE(NOT_RM8, execNotRM8)
    DEFINE_STANDALONE(NOT_RM16, execNotRM16)
    DEFINE_STANDALONE(NOT_RM32, execNotRM32)
    DEFINE_STANDALONE(NOT_RM64, execNotRM64)
    DEFINE_STANDALONE(XCHG_RM8_R8, execXchgRM8R8)
    DEFINE_STANDALONE(XCHG_RM16_R16, execXchgRM16R16)
    DEFINE_STANDALONE(XCHG_RM32_R32, execXchgRM32R32)
    DEFINE_STANDALONE(XCHG_RM64_R64, execXchgRM64R64)
    DEFINE_STANDALONE(XADD_RM16_R16, execXaddRM16R16)
    DEFINE_STANDALONE(XADD_RM32_R32, execXaddRM32R32)
    DEFINE_STANDALONE(XADD_RM64_R64, execXaddRM64R64)
    DEFINE_STANDALONE(LOCK_XADD_M16_R16, execLockXaddM16R16)
    DEFINE_STANDALONE(LOCK_XADD_M32_R32, execLockXaddM32R32)
    DEFINE_STANDALONE(LOCK_XADD_M64_R64, execLockXaddM64R64)
    DEFINE_STANDALONE(MOV_R8_R8, execMovRR<Size::BYTE>)
    DEFINE_STANDALONE(MOV_R8_M8, execMovRM<Size::BYTE>)
    DEFINE_STANDALONE(MOV_M8_R8, execMovMR<Size::BYTE>)
    DEFINE_STANDALONE(MOV_R8_IMM, execMovRImm<Size::BYTE>)
    DEFINE_STANDALONE(MOV_M8_IMM, execMovMImm<Size::BYTE>)
    DEFINE_STANDALONE(MOV_R16_R16, execMovRR<Size::WORD>)
    DEFINE_STANDALONE(MOV_R16_M16, execMovRM<Size::WORD>)
    DEFINE_STANDALONE(MOV_M16_R16, execMovMR<Size::WORD>)
    DEFINE_STANDALONE(MOV_R16_IMM, execMovRImm<Size::WORD>)
    DEFINE_STANDALONE(MOV_M16_IMM, execMovMImm<Size::WORD>)
    DEFINE_STANDALONE(MOV_R32_R32, execMovRR<Size::DWORD>)
    DEFINE_STANDALONE(MOV_R32_M32, execMovRM<Size::DWORD>)
    DEFINE_STANDALONE(MOV_M32_R32, execMovMR<Size::DWORD>)
    DEFINE_STANDALONE(MOV_R32_IMM, execMovRImm<Size::DWORD>)
    DEFINE_STANDALONE(MOV_M32_IMM, execMovMImm<Size::DWORD>)
    DEFINE_STANDALONE(MOV_R64_R64, execMovRR<Size::QWORD>)
    DEFINE_STANDALONE(MOV_R64_M64, execMovRM<Size::QWORD>)
    DEFINE_STANDALONE(MOV_M64_R64, execMovMR<Size::QWORD>)
    DEFINE_STANDALONE(MOV_R64_IMM, execMovRImm<Size::QWORD>)
    DEFINE_STANDALONE(MOV_M64_IMM, execMovMImm<Size::QWORD>)
    DEFINE_STANDALONE(MOV_MMX_MMX, execMovMMXMMX)
    DEFINE_STANDALONE(MOV_XMM_XMM, execMovRR<Size::XWORD>)
    DEFINE_STANDALONE(MOVQ2DQ_XMM_MM, execMovq2dq)
    DEFINE_STANDALONE(MOV_ALIGNED_XMM_M128, execMovaXMMM128)
    DEFINE_STANDALONE(MOV_ALIGNED_M128_XMM, execMovaM128XMM)
    DEFINE_STANDALONE(MOV_UNALIGNED_XMM_M128, execMovuXMMM128)
    DEFINE_STANDALONE(MOV_UNALIGNED_M128_XMM, execMovuM128XMM)
    DEFINE_STANDALONE(MOVSX_R16_RM8, execMovsxR16RM8)
    DEFINE_STANDALONE(MOVSX_R32_RM8, execMovsxR32RM8)
    DEFINE_STANDALONE(MOVSX_R32_RM16, execMovsxR32RM16)
    DEFINE_STANDALONE(MOVSX_R64_RM8, execMovsxR64RM8)
    DEFINE_STANDALONE(MOVSX_R64_RM16, execMovsxR64RM16)
    DEFINE_STANDALONE(MOVSX_R64_RM32, execMovsxR64RM32)
    DEFINE_STANDALONE(MOVZX_R16_RM8, execMovzxR16RM8)
    DEFINE_STANDALONE(MOVZX_R32_RM8, execMovzxR32RM8)
    DEFINE_STANDALONE(MOVZX_R32_RM16, execMovzxR32RM16)
    DEFINE_STANDALONE(MOVZX_R64_RM8, execMovzxR64RM8)
    DEFINE_STANDALONE(MOVZX_R64_RM16, execMovzxR64RM16)
    DEFINE_STANDALONE(MOVZX_R64_RM32, execMovzxR64RM32)
    DEFINE_STANDALONE(LEA_R32_ENCODING, execLeaR32Encoding)
    DEFINE_STANDALONE(LEA_R64_ENCODING, execLeaR64Encoding)
    DEFINE_STANDALONE(PUSH_IMM, execPushImm)
    DEFINE_STANDALONE(PUSH_RM32, execPushRM32)
    DEFINE_STANDALONE(PUSH_RM64, execPushRM64)
    DEFINE_STANDALONE(POP_R32, execPopR32)
    DEFINE_STANDALONE(POP_R64, execPopR64)
    DEFINE_STANDALONE(POP_M32, execPopM32)
    DEFINE_STANDALONE(POP_M64, execPopM64)
    DEFINE_STANDALONE(PUSHFQ, execPushfq)
    DEFINE_STANDALONE(POPFQ, execPopfq)
    DEFINE_STANDALONE(CALLDIRECT, execCallDirect)
    DEFINE_STANDALONE(CALLINDIRECT_RM32, execCallIndirectRM32)
    DEFINE_STANDALONE(CALLINDIRECT_RM64, execCallIndirectRM64)
    DEFINE_STANDALONE(RET, execRet)
    DEFINE_STANDALONE(RET_IMM, execRetImm)
    DEFINE_STANDALONE(LEAVE, execLeave)
    DEFINE_STANDALONE(HALT, execHalt)
    DEFINE_STANDALONE(NOP, execNop)
    DEFINE_STANDALONE(UD2, execUd2)
    DEFINE_STANDALONE(SYSCALL, execSyscall)
    DEFINE_STANDALONE(CDQ, execCdq)
    DEFINE_STANDALONE(CQO, execCqo)
    DEFINE_STANDALONE(INC_RM8, execIncRM8)
    DEFINE_STANDALONE(INC_RM16, execIncRM16)
    DEFINE_STANDALONE(INC_RM32, execIncRM32)
    DEFINE_STANDALONE(INC_RM64, execIncRM64)
    DEFINE_STANDALONE(LOCK_INC_M8, execLockIncM8)
    DEFINE_STANDALONE(LOCK_INC_M16, execLockIncM16)
    DEFINE_STANDALONE(LOCK_INC_M32, execLockIncM32)
    DEFINE_STANDALONE(LOCK_INC_M64, execLockIncM64)
    DEFINE_STANDALONE(DEC_RM8, execDecRM8)
    DEFINE_STANDALONE(DEC_RM16, execDecRM16)
    DEFINE_STANDALONE(DEC_RM32, execDecRM32)
    DEFINE_STANDALONE(DEC_RM64, execDecRM64)
    DEFINE_STANDALONE(LOCK_DEC_M8, execLockDecM8)
    DEFINE_STANDALONE(LOCK_DEC_M16, execLockDecM16)
    DEFINE_STANDALONE(LOCK_DEC_M32, execLockDecM32)
    DEFINE_STANDALONE(LOCK_DEC_M64, execLockDecM64)
    DEFINE_STANDALONE(SHR_RM8_R8, execShrRM8R8)
    DEFINE_STANDALONE(SHR_RM8_IMM, execShrRM8Imm)
    DEFINE_STANDALONE(SHR_RM16_R8, execShrRM16R8)
    DEFINE_STANDALONE(SHR_RM16_IMM, execShrRM16Imm)
    DEFINE_STANDALONE(SHR_RM32_R8, execShrRM32R8)
    DEFINE_STANDALONE(SHR_RM32_IMM, execShrRM32Imm)
    DEFINE_STANDALONE(SHR_RM64_R8, execShrRM64R8)
    DEFINE_STANDALONE(SHR_RM64_IMM, execShrRM64Imm)
    DEFINE_STANDALONE(SHL_RM8_R8, execShlRM8R8)
    DEFINE_STANDALONE(SHL_RM8_IMM, execShlRM8Imm)
    DEFINE_STANDALONE(SHL_RM16_R8, execShlRM16R8)
    DEFINE_STANDALONE(SHL_RM16_IMM, execShlRM16Imm)
    DEFINE_STANDALONE(SHL_RM32_R8, execShlRM32R8)
    DEFINE_STANDALONE(SHL_RM32_IMM, execShlRM32Imm)
    DEFINE_STANDALONE(SHL_RM64_R8, execShlRM64R8)
    DEFINE_STANDALONE(SHL_RM64_IMM, execShlRM64Imm)
    DEFINE_STANDALONE(SHLD_RM32_R32_R8, execShldRM32R32R8)
    DEFINE_STANDALONE(SHLD_RM32_R32_IMM, execShldRM32R32Imm)
    DEFINE_STANDALONE(SHLD_RM64_R64_R8, execShldRM64R64R8)
    DEFINE_STANDALONE(SHLD_RM64_R64_IMM, execShldRM64R64Imm)
    DEFINE_STANDALONE(SHRD_RM32_R32_R8, execShrdRM32R32R8)
    DEFINE_STANDALONE(SHRD_RM32_R32_IMM, execShrdRM32R32Imm)
    DEFINE_STANDALONE(SHRD_RM64_R64_R8, execShrdRM64R64R8)
    DEFINE_STANDALONE(SHRD_RM64_R64_IMM, execShrdRM64R64Imm)
    DEFINE_STANDALONE(SAR_RM8_R8, execSarRM8R8)
    DEFINE_STANDALONE(SAR_RM8_IMM, execSarRM8Imm)
    DEFINE_STANDALONE(SAR_RM16_R8, execSarRM16R8)
    DEFINE_STANDALONE(SAR_RM16_IMM, execSarRM16Imm)
    DEFINE_STANDALONE(SAR_RM32_R8, execSarRM32R8)
    DEFINE_STANDALONE(SAR_RM32_IMM, execSarRM32Imm)
    DEFINE_STANDALONE(SAR_RM64_R8, execSarRM64R8)
    DEFINE_STANDALONE(SAR_RM64_IMM, execSarRM64Imm)
    DEFINE_STANDALONE(SARX_R32_RM32_R32, execSarxR32RM32R32)
    DEFINE_STANDALONE(SARX_R64_RM64_R64, execSarxR64RM64R64)
    DEFINE_STANDALONE(SHLX_R32_RM32_R32, execShlxR32RM32R32)
    DEFINE_STANDALONE(SHLX_R64_RM64_R64, execShlxR64RM64R64)
    DEFINE_STANDALONE(SHRX_R32_RM32_R32, execShrxR32RM32R32)
    DEFINE_STANDALONE(SHRX_R64_RM64_R64, execShrxR64RM64R64)
    DEFINE_STANDALONE(ROL_RM8_R8, execRolRM8R8)
    DEFINE_STANDALONE(ROL_RM8_IMM, execRolRM8Imm)
    DEFINE_STANDALONE(ROL_RM16_R8, execRolRM16R8)
    DEFINE_STANDALONE(ROL_RM16_IMM, execRolRM16Imm)
    DEFINE_STANDALONE(ROL_RM32_R8, execRolRM32R8)
    DEFINE_STANDALONE(ROL_RM32_IMM, execRolRM32Imm)
    DEFINE_STANDALONE(ROL_RM64_R8, execRolRM64R8)
    DEFINE_STANDALONE(ROL_RM64_IMM, execRolRM64Imm)
    DEFINE_STANDALONE(ROR_RM8_R8, execRorRM8R8)
    DEFINE_STANDALONE(ROR_RM8_IMM, execRorRM8Imm)
    DEFINE_STANDALONE(ROR_RM16_R8, execRorRM16R8)
    DEFINE_STANDALONE(ROR_RM16_IMM, execRorRM16Imm)
    DEFINE_STANDALONE(ROR_RM32_R8, execRorRM32R8)
    DEFINE_STANDALONE(ROR_RM32_IMM, execRorRM32Imm)
    DEFINE_STANDALONE(ROR_RM64_R8, execRorRM64R8)
    DEFINE_STANDALONE(ROR_RM64_IMM, execRorRM64Imm)
    DEFINE_STANDALONE(TZCNT_R16_RM16, execTzcntR16RM16)
    DEFINE_STANDALONE(TZCNT_R32_RM32, execTzcntR32RM32)
    DEFINE_STANDALONE(TZCNT_R64_RM64, execTzcntR64RM64)
    DEFINE_STANDALONE(BT_RM16_R16, execBtRM16R16)
    DEFINE_STANDALONE(BT_RM16_IMM, execBtRM16Imm)
    DEFINE_STANDALONE(BT_RM32_R32, execBtRM32R32)
    DEFINE_STANDALONE(BT_RM32_IMM, execBtRM32Imm)
    DEFINE_STANDALONE(BT_RM64_R64, execBtRM64R64)
    DEFINE_STANDALONE(BT_RM64_IMM, execBtRM64Imm)
    DEFINE_STANDALONE(BTR_RM16_R16, execBtrRM16R16)
    DEFINE_STANDALONE(BTR_RM16_IMM, execBtrRM16Imm)
    DEFINE_STANDALONE(BTR_RM32_R32, execBtrRM32R32)
    DEFINE_STANDALONE(BTR_RM32_IMM, execBtrRM32Imm)
    DEFINE_STANDALONE(BTR_RM64_R64, execBtrRM64R64)
    DEFINE_STANDALONE(BTR_RM64_IMM, execBtrRM64Imm)
    DEFINE_STANDALONE(BTC_RM16_R16, execBtcRM16R16)
    DEFINE_STANDALONE(BTC_RM16_IMM, execBtcRM16Imm)
    DEFINE_STANDALONE(BTC_RM32_R32, execBtcRM32R32)
    DEFINE_STANDALONE(BTC_RM32_IMM, execBtcRM32Imm)
    DEFINE_STANDALONE(BTC_RM64_R64, execBtcRM64R64)
    DEFINE_STANDALONE(BTC_RM64_IMM, execBtcRM64Imm)
    DEFINE_STANDALONE(BTS_RM16_R16, execBtsRM16R16)
    DEFINE_STANDALONE(BTS_RM16_IMM, execBtsRM16Imm)
    DEFINE_STANDALONE(BTS_RM32_R32, execBtsRM32R32)
    DEFINE_STANDALONE(BTS_RM32_IMM, execBtsRM32Imm)
    DEFINE_STANDALONE(BTS_RM64_R64, execBtsRM64R64)
    DEFINE_STANDALONE(BTS_RM64_IMM, execBtsRM64Imm)
    DEFINE_STANDALONE(LOCK_BTS_M16_R16, execLockBtsM16R16)
    DEFINE_STANDALONE(LOCK_BTS_M16_IMM, execLockBtsM16Imm)
    DEFINE_STANDALONE(LOCK_BTS_M32_R32, execLockBtsM32R32)
    DEFINE_STANDALONE(LOCK_BTS_M32_IMM, execLockBtsM32Imm)
    DEFINE_STANDALONE(LOCK_BTS_M64_R64, execLockBtsM64R64)
    DEFINE_STANDALONE(LOCK_BTS_M64_IMM, execLockBtsM64Imm)
    DEFINE_STANDALONE(TEST_RM8_R8, execTestRM8R8)
    DEFINE_STANDALONE(TEST_RM8_IMM, execTestRM8Imm)
    DEFINE_STANDALONE(TEST_RM16_R16, execTestRM16R16)
    DEFINE_STANDALONE(TEST_RM16_IMM, execTestRM16Imm)
    DEFINE_STANDALONE(TEST_RM32_R32, execTestRM32R32)
    DEFINE_STANDALONE(TEST_RM32_IMM, execTestRM32Imm)
    DEFINE_STANDALONE(TEST_RM64_R64, execTestRM64R64)
    DEFINE_STANDALONE(TEST_RM64_IMM, execTestRM64Imm)
    DEFINE_STANDALONE(CMP_RM8_RM8, execCmpRM8RM8)
    DEFINE_STANDALONE(CMP_RM8_IMM, execCmpRM8Imm)
    DEFINE_STANDALONE(CMP_RM16_RM16, execCmpRM16RM16)
    DEFINE_STANDALONE(CMP_RM16_IMM, execCmpRM16Imm)
    DEFINE_STANDALONE(CMP_RM32_RM32, execCmpRM32RM32)
    DEFINE_STANDALONE(CMP_RM32_IMM, execCmpRM32Imm)
    DEFINE_STANDALONE(CMP_RM64_RM64, execCmpRM64RM64)
    DEFINE_STANDALONE(CMP_RM64_IMM, execCmpRM64Imm)
    DEFINE_STANDALONE(CMPXCHG_RM8_R8, execCmpxchgRM8R8)
    DEFINE_STANDALONE(CMPXCHG_RM16_R16, execCmpxchgRM16R16)
    DEFINE_STANDALONE(CMPXCHG_RM32_R32, execCmpxchgRM32R32)
    DEFINE_STANDALONE(CMPXCHG_RM64_R64, execCmpxchgRM64R64)
    DEFINE_STANDALONE(LOCK_CMPXCHG_M8_R8, execLockCmpxchgM8R8)
    DEFINE_STANDALONE(LOCK_CMPXCHG_M16_R16, execLockCmpxchgM16R16)
    DEFINE_STANDALONE(LOCK_CMPXCHG_M32_R32, execLockCmpxchgM32R32)
    DEFINE_STANDALONE(LOCK_CMPXCHG_M64_R64, execLockCmpxchgM64R64)
    DEFINE_STANDALONE(SET_RM8, execSetRM8)
    DEFINE_STANDALONE(JMP_RM32, execJmpRM32)
    DEFINE_STANDALONE(JMP_RM64, execJmpRM64)
    DEFINE_STANDALONE(JMP_U32, execJmpu32)
    DEFINE_STANDALONE(JE, execJe)
    DEFINE_STANDALONE(JNE, execJne)
    DEFINE_STANDALONE(JCC, execJcc)
    DEFINE_STANDALONE(BSR_R16_R16, execBsrR16R16)
    DEFINE_STANDALONE(BSR_R16_M16, execBsrR16M16)
    DEFINE_STANDALONE(BSR_R32_R32, execBsrR32R32)
    DEFINE_STANDALONE(BSR_R32_M32, execBsrR32M32)
    DEFINE_STANDALONE(BSR_R64_R64, execBsrR64R64)
    DEFINE_STANDALONE(BSR_R64_M64, execBsrR64M64)
    DEFINE_STANDALONE(BSF_R16_R16, execBsfR16R16)
    DEFINE_STANDALONE(BSF_R16_M16, execBsfR16M16)
    DEFINE_STANDALONE(BSF_R32_R32, execBsfR32R32)
    DEFINE_STANDALONE(BSF_R32_M32, execBsfR32M32)
    DEFINE_STANDALONE(BSF_R64_R64, execBsfR64R64)
    DEFINE_STANDALONE(BSF_R64_M64, execBsfR64M64)
    DEFINE_STANDALONE(CLD, execCld)
    DEFINE_STANDALONE(STD, execStd)
    DEFINE_STANDALONE(MOVS_M8_M8, execMovsM8M8)
    DEFINE_STANDALONE(MOVS_M64_M64, execMovsM64M64)
    DEFINE_STANDALONE(REP_MOVS_M8_M8, execRepMovsM8M8)
    DEFINE_STANDALONE(REP_MOVS_M32_M32, execRepMovsM32M32)
    DEFINE_STANDALONE(REP_MOVS_M64_M64, execRepMovsM64M64)
    DEFINE_STANDALONE(REP_CMPS_M8_M8, execRepCmpsM8M8)
    DEFINE_STANDALONE(REP_STOS_M8_R8, execRepStosM8R8)
    DEFINE_STANDALONE(REP_STOS_M16_R16, execRepStosM16R16)
    DEFINE_STANDALONE(REP_STOS_M32_R32, execRepStosM32R32)
    DEFINE_STANDALONE(REP_STOS_M64_R64, execRepStosM64R64)
    DEFINE_STANDALONE(REPNZ_SCAS_R8_M8, execRepNZScasR8M8)
    DEFINE_STANDALONE(REPNZ_SCAS_R16_M16, execRepNZScasR16M16)
    DEFINE_STANDALONE(REPNZ_SCAS_R32_M32, execRepNZScasR32M32)
    DEFINE_STANDALONE(REPNZ_SCAS_R64_M64, execRepNZScasR64M64)
    DEFINE_STANDALONE(CMOV_R16_RM16, execCmovR16RM16)
    DEFINE_STANDALONE(CMOV_R32_RM32, execCmovR32RM32)
    DEFINE_STANDALONE(CMOV_R64_RM64, execCmovR64RM64)
    DEFINE_STANDALONE(CWDE, execCwde)
    DEFINE_STANDALONE(CDQE, execCdqe)
    DEFINE_STANDALONE(BSWAP_R32, execBswapR32)
    DEFINE_STANDALONE(BSWAP_R64, execBswapR64)
    DEFINE_STANDALONE(POPCNT_R16_RM16, execPopcntR16RM16)
    DEFINE_STANDALONE(POPCNT_R32_RM32, execPopcntR32RM32)
    DEFINE_STANDALONE(POPCNT_R64_RM64, execPopcntR64RM64)
    DEFINE_STANDALONE(MOVAPS_XMMM128_XMMM128, execMovapsXMMM128XMMM128)
    DEFINE_STANDALONE(MOVD_MMX_RM32, execMovdMMXRM32)
    DEFINE_STANDALONE(MOVD_RM32_MMX, execMovdRM32MMX)
    DEFINE_STANDALONE(MOVD_MMX_RM64, execMovdMMXRM64)
    DEFINE_STANDALONE(MOVD_RM64_MMX, execMovdRM64MMX)
    DEFINE_STANDALONE(MOVD_XMM_RM32, execMovdXMMRM32)
    DEFINE_STANDALONE(MOVD_RM32_XMM, execMovdRM32XMM)
    DEFINE_STANDALONE(MOVD_XMM_RM64, execMovdXMMRM64)
    DEFINE_STANDALONE(MOVD_RM64_XMM, execMovdRM64XMM)
    DEFINE_STANDALONE(MOVQ_MMX_RM64, execMovqMMXRM64)
    DEFINE_STANDALONE(MOVQ_RM64_MMX, execMovqRM64MMX)
    DEFINE_STANDALONE(MOVQ_XMM_RM64, execMovqXMMRM64)
    DEFINE_STANDALONE(MOVQ_RM64_XMM, execMovqRM64XMM)
    DEFINE_STANDALONE(FLDZ, execFldz)
    DEFINE_STANDALONE(FLD1, execFld1)
    DEFINE_STANDALONE(FLD_ST, execFldST)
    DEFINE_STANDALONE(FLD_M32, execFldM32)
    DEFINE_STANDALONE(FLD_M64, execFldM64)
    DEFINE_STANDALONE(FLD_M80, execFldM80)
    DEFINE_STANDALONE(FILD_M16, execFildM16)
    DEFINE_STANDALONE(FILD_M32, execFildM32)
    DEFINE_STANDALONE(FILD_M64, execFildM64)
    DEFINE_STANDALONE(FSTP_ST, execFstpST)
    DEFINE_STANDALONE(FSTP_M32, execFstpM32)
    DEFINE_STANDALONE(FSTP_M64, execFstpM64)
    DEFINE_STANDALONE(FSTP_M80, execFstpM80)
    DEFINE_STANDALONE(FISTP_M16, execFistpM16)
    DEFINE_STANDALONE(FISTP_M32, execFistpM32)
    DEFINE_STANDALONE(FISTP_M64, execFistpM64)
    DEFINE_STANDALONE(FXCH_ST, execFxchST)
    DEFINE_STANDALONE(FADDP_ST, execFaddpST)
    DEFINE_STANDALONE(FSUBP_ST, execFsubpST)
    DEFINE_STANDALONE(FSUBRP_ST, execFsubrpST)
    DEFINE_STANDALONE(FMUL1_M32, execFmul1M32)
    DEFINE_STANDALONE(FMUL1_M64, execFmul1M64)
    DEFINE_STANDALONE(FDIV_ST_ST, execFdivSTST)
    DEFINE_STANDALONE(FDIV_M32, execFdivM32)
    DEFINE_STANDALONE(FDIVP_ST_ST, execFdivpSTST)
    DEFINE_STANDALONE(FDIVR_ST_ST, execFdivrSTST)
    DEFINE_STANDALONE(FDIVR_M32, execFdivrM32)
    DEFINE_STANDALONE(FDIVRP_ST_ST, execFdivrpSTST)
    DEFINE_STANDALONE(FCOMI_ST, execFcomiST)
    DEFINE_STANDALONE(FUCOMI_ST, execFucomiST)
    DEFINE_STANDALONE(FRNDINT, execFrndint)
    DEFINE_STANDALONE(FCMOV_ST, execFcmovST)
    DEFINE_STANDALONE(FNSTCW_M16, execFnstcwM16)
    DEFINE_STANDALONE(FLDCW_M16, execFldcwM16)
    DEFINE_STANDALONE(FNSTSW_R16, execFnstswR16)
    DEFINE_STANDALONE(FNSTSW_M16, execFnstswM16)
    DEFINE_STANDALONE(FNSTENV_M224, execFnstenvM224)
    DEFINE_STANDALONE(FLDENV_M224, execFldenvM224)
    DEFINE_STANDALONE(EMMS, execEmms)
    DEFINE_STANDALONE(MOVSS_XMM_M32, execMovssXMMM32)
    DEFINE_STANDALONE(MOVSS_M32_XMM, execMovssM32XMM)
    DEFINE_STANDALONE(MOVSD_XMM_M64, execMovsdXMMM64)
    DEFINE_STANDALONE(MOVSD_M64_XMM, execMovsdM64XMM)
    DEFINE_STANDALONE(MOVSD_XMM_XMM, execMovsdXMMXMM)
    DEFINE_STANDALONE(ADDPS_XMM_XMMM128, execAddpsXMMXMMM128)
    DEFINE_STANDALONE(ADDPD_XMM_XMMM128, execAddpdXMMXMMM128)
    DEFINE_STANDALONE(ADDSS_XMM_XMM, execAddssXMMXMM)
    DEFINE_STANDALONE(ADDSS_XMM_M32, execAddssXMMM32)
    DEFINE_STANDALONE(ADDSD_XMM_XMM, execAddsdXMMXMM)
    DEFINE_STANDALONE(ADDSD_XMM_M64, execAddsdXMMM64)
    DEFINE_STANDALONE(SUBPS_XMM_XMMM128, execSubpsXMMXMMM128)
    DEFINE_STANDALONE(SUBPD_XMM_XMMM128, execSubpdXMMXMMM128)
    DEFINE_STANDALONE(SUBSS_XMM_XMM, execSubssXMMXMM)
    DEFINE_STANDALONE(SUBSS_XMM_M32, execSubssXMMM32)
    DEFINE_STANDALONE(SUBSD_XMM_XMM, execSubsdXMMXMM)
    DEFINE_STANDALONE(SUBSD_XMM_M64, execSubsdXMMM64)
    DEFINE_STANDALONE(MULPS_XMM_XMMM128, execMulpsXMMXMMM128)
    DEFINE_STANDALONE(MULPD_XMM_XMMM128, execMulpdXMMXMMM128)
    DEFINE_STANDALONE(MULSS_XMM_XMM, execMulssXMMXMM)
    DEFINE_STANDALONE(MULSS_XMM_M32, execMulssXMMM32)
    DEFINE_STANDALONE(MULSD_XMM_XMM, execMulsdXMMXMM)
    DEFINE_STANDALONE(MULSD_XMM_M64, execMulsdXMMM64)
    DEFINE_STANDALONE(DIVPS_XMM_XMMM128, execDivpsXMMXMMM128)
    DEFINE_STANDALONE(DIVPD_XMM_XMMM128, execDivpdXMMXMMM128)
    DEFINE_STANDALONE(DIVSS_XMM_XMM, execDivssXMMXMM)
    DEFINE_STANDALONE(DIVSS_XMM_M32, execDivssXMMM32)
    DEFINE_STANDALONE(DIVSD_XMM_XMM, execDivsdXMMXMM)
    DEFINE_STANDALONE(DIVSD_XMM_M64, execDivsdXMMM64)
    DEFINE_STANDALONE(SQRTSS_XMM_XMM, execSqrtssXMMXMM)
    DEFINE_STANDALONE(SQRTSS_XMM_M32, execSqrtssXMMM32)
    DEFINE_STANDALONE(SQRTSD_XMM_XMM, execSqrtsdXMMXMM)
    DEFINE_STANDALONE(SQRTSD_XMM_M64, execSqrtsdXMMM64)
    DEFINE_STANDALONE(COMISS_XMM_XMM, execComissXMMXMM)
    DEFINE_STANDALONE(COMISS_XMM_M32, execComissXMMM32)
    DEFINE_STANDALONE(COMISD_XMM_XMM, execComisdXMMXMM)
    DEFINE_STANDALONE(COMISD_XMM_M64, execComisdXMMM64)
    DEFINE_STANDALONE(UCOMISS_XMM_XMM, execUcomissXMMXMM)
    DEFINE_STANDALONE(UCOMISS_XMM_M32, execUcomissXMMM32)
    DEFINE_STANDALONE(UCOMISD_XMM_XMM, execUcomisdXMMXMM)
    DEFINE_STANDALONE(UCOMISD_XMM_M64, execUcomisdXMMM64)
    DEFINE_STANDALONE(CMPSS_XMM_XMM, execCmpssXMMXMM)
    DEFINE_STANDALONE(CMPSS_XMM_M32, execCmpssXMMM32)
    DEFINE_STANDALONE(CMPSD_XMM_XMM, execCmpsdXMMXMM)
    DEFINE_STANDALONE(CMPSD_XMM_M64, execCmpsdXMMM64)
    DEFINE_STANDALONE(CMPPS_XMM_XMMM128, execCmppsXMMXMMM128)
    DEFINE_STANDALONE(CMPPD_XMM_XMMM128, execCmppdXMMXMMM128)
    DEFINE_STANDALONE(MAXSS_XMM_XMM, execMaxssXMMXMM)
    DEFINE_STANDALONE(MAXSS_XMM_M32, execMaxssXMMM32)
    DEFINE_STANDALONE(MAXSD_XMM_XMM, execMaxsdXMMXMM)
    DEFINE_STANDALONE(MAXSD_XMM_M64, execMaxsdXMMM64)
    DEFINE_STANDALONE(MINSS_XMM_XMM, execMinssXMMXMM)
    DEFINE_STANDALONE(MINSS_XMM_M32, execMinssXMMM32)
    DEFINE_STANDALONE(MINSD_XMM_XMM, execMinsdXMMXMM)
    DEFINE_STANDALONE(MINSD_XMM_M64, execMinsdXMMM64)
    DEFINE_STANDALONE(MAXPS_XMM_XMMM128, execMaxpsXMMXMMM128)
    DEFINE_STANDALONE(MAXPD_XMM_XMMM128, execMaxpdXMMXMMM128)
    DEFINE_STANDALONE(MINPS_XMM_XMMM128, execMinpsXMMXMMM128)
    DEFINE_STANDALONE(MINPD_XMM_XMMM128, execMinpdXMMXMMM128)
    DEFINE_STANDALONE(CVTSI2SS_XMM_RM32, execCvtsi2ssXMMRM32)
    DEFINE_STANDALONE(CVTSI2SS_XMM_RM64, execCvtsi2ssXMMRM64)
    DEFINE_STANDALONE(CVTSI2SD_XMM_RM32, execCvtsi2sdXMMRM32)
    DEFINE_STANDALONE(CVTSI2SD_XMM_RM64, execCvtsi2sdXMMRM64)
    DEFINE_STANDALONE(CVTSS2SD_XMM_XMM, execCvtss2sdXMMXMM)
    DEFINE_STANDALONE(CVTSS2SD_XMM_M32, execCvtss2sdXMMM32)
    DEFINE_STANDALONE(CVTSD2SS_XMM_XMM, execCvtsd2ssXMMXMM)
    DEFINE_STANDALONE(CVTSD2SS_XMM_M64, execCvtsd2ssXMMM64)
    DEFINE_STANDALONE(CVTSS2SI_R64_XMM, execCvtss2siR64XMM)
    DEFINE_STANDALONE(CVTSS2SI_R64_M32, execCvtss2siR64M32)
    DEFINE_STANDALONE(CVTSD2SI_R64_XMM, execCvtsd2siR64XMM)
    DEFINE_STANDALONE(CVTSD2SI_R64_M64, execCvtsd2siR64M64)
    DEFINE_STANDALONE(CVTTPS2DQ_XMM_XMMM128, execCvttps2dqXMMXMMM128)
    DEFINE_STANDALONE(CVTTSS2SI_R32_XMM, execCvttss2siR32XMM)
    DEFINE_STANDALONE(CVTTSS2SI_R32_M32, execCvttss2siR32M32)
    DEFINE_STANDALONE(CVTTSS2SI_R64_XMM, execCvttss2siR64XMM)
    DEFINE_STANDALONE(CVTTSS2SI_R64_M32, execCvttss2siR64M32)
    DEFINE_STANDALONE(CVTTSD2SI_R32_XMM, execCvttsd2siR32XMM)
    DEFINE_STANDALONE(CVTTSD2SI_R32_M64, execCvttsd2siR32M64)
    DEFINE_STANDALONE(CVTTSD2SI_R64_XMM, execCvttsd2siR64XMM)
    DEFINE_STANDALONE(CVTTSD2SI_R64_M64, execCvttsd2siR64M64)
    DEFINE_STANDALONE(CVTDQ2PD_XMM_XMM, execCvtdq2pdXMMXMM)
    DEFINE_STANDALONE(CVTDQ2PS_XMM_XMMM128, execCvtdq2psXMMXMMM128)
    DEFINE_STANDALONE(CVTDQ2PD_XMM_M64, execCvtdq2pdXMMM64)
    DEFINE_STANDALONE(CVTPS2DQ_XMM_XMMM128, execCvtps2dqXMMXMMM128)
    DEFINE_STANDALONE(STMXCSR_M32, execStmxcsrM32)
    DEFINE_STANDALONE(LDMXCSR_M32, execLdmxcsrM32)
    DEFINE_STANDALONE(PAND_MMX_MMXM64, execPandMMXMMXM64)
    DEFINE_STANDALONE(PANDN_MMX_MMXM64, execPandnMMXMMXM64)
    DEFINE_STANDALONE(POR_MMX_MMXM64, execPorMMXMMXM64)
    DEFINE_STANDALONE(PXOR_MMX_MMXM64, execPxorMMXMMXM64)
    DEFINE_STANDALONE(PAND_XMM_XMMM128, execPandXMMXMMM128)
    DEFINE_STANDALONE(PANDN_XMM_XMMM128, execPandnXMMXMMM128)
    DEFINE_STANDALONE(POR_XMM_XMMM128, execPorXMMXMMM128)
    DEFINE_STANDALONE(PXOR_XMM_XMMM128, execPxorXMMXMMM128)
    DEFINE_STANDALONE(ANDPD_XMM_XMMM128, execAndpdXMMXMMM128)
    DEFINE_STANDALONE(ANDNPD_XMM_XMMM128, execAndnpdXMMXMMM128)
    DEFINE_STANDALONE(ORPD_XMM_XMMM128, execOrpdXMMXMMM128)
    DEFINE_STANDALONE(XORPD_XMM_XMMM128, execXorpdXMMXMMM128)
    DEFINE_STANDALONE(SHUFPS_XMM_XMMM128_IMM, execShufpsXMMXMMM128Imm)
    DEFINE_STANDALONE(SHUFPD_XMM_XMMM128_IMM, execShufpdXMMXMMM128Imm)
    DEFINE_STANDALONE(MOVLPS_XMM_M64, execMovlpsXMMM64)
    DEFINE_STANDALONE(MOVLPS_M64_XMM, execMovlpsM64XMM)
    DEFINE_STANDALONE(MOVHPS_XMM_M64, execMovhpsXMMM64)
    DEFINE_STANDALONE(MOVHPS_M64_XMM, execMovhpsM64XMM)
    DEFINE_STANDALONE(MOVHLPS_XMM_XMM, execMovhlpsXMMXMM)
    DEFINE_STANDALONE(MOVLHPS_XMM_XMM, execMovlhpsXMMXMM)
    DEFINE_STANDALONE(PINSRW_XMM_R32_IMM, execPinsrwXMMR32Imm)
    DEFINE_STANDALONE(PINSRW_XMM_M16_IMM, execPinsrwXMMM16Imm)
    DEFINE_STANDALONE(PUNPCKLBW_MMX_MMXM32, execPunpcklbwMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKLWD_MMX_MMXM32, execPunpcklwdMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKLDQ_MMX_MMXM32, execPunpckldqMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKLBW_XMM_XMMM128, execPunpcklbwXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKLWD_XMM_XMMM128, execPunpcklwdXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKLDQ_XMM_XMMM128, execPunpckldqXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKLQDQ_XMM_XMMM128, execPunpcklqdqXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKHBW_MMX_MMXM32, execPunpckhbwMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKHWD_MMX_MMXM32, execPunpckhwdMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKHDQ_MMX_MMXM32, execPunpckhdqMMXMMXM32)
    DEFINE_STANDALONE(PUNPCKHBW_XMM_XMMM128, execPunpckhbwXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKHWD_XMM_XMMM128, execPunpckhwdXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKHDQ_XMM_XMMM128, execPunpckhdqXMMXMMM128)
    DEFINE_STANDALONE(PUNPCKHQDQ_XMM_XMMM128, execPunpckhqdqXMMXMMM128)
    DEFINE_STANDALONE(PSHUFB_XMM_XMMM128, execPshufbXMMXMMM128)
    DEFINE_STANDALONE(PSHUFLW_XMM_XMMM128_IMM, execPshuflwXMMXMMM128Imm)
    DEFINE_STANDALONE(PSHUFHW_XMM_XMMM128_IMM, execPshufhwXMMXMMM128Imm)
    DEFINE_STANDALONE(PSHUFD_XMM_XMMM128_IMM, execPshufdXMMXMMM128Imm)
    DEFINE_STANDALONE(PCMPEQB_XMM_XMMM128, execPcmpeqbXMMXMMM128)
    DEFINE_STANDALONE(PCMPEQW_XMM_XMMM128, execPcmpeqwXMMXMMM128)
    DEFINE_STANDALONE(PCMPEQD_XMM_XMMM128, execPcmpeqdXMMXMMM128)
    DEFINE_STANDALONE(PCMPEQQ_XMM_XMMM128, execPcmpeqqXMMXMMM128)
    DEFINE_STANDALONE(PCMPGTB_XMM_XMMM128, execPcmpgtbXMMXMMM128)
    DEFINE_STANDALONE(PCMPGTW_XMM_XMMM128, execPcmpgtwXMMXMMM128)
    DEFINE_STANDALONE(PCMPGTD_XMM_XMMM128, execPcmpgtdXMMXMMM128)
    DEFINE_STANDALONE(PCMPGTQ_XMM_XMMM128, execPcmpgtqXMMXMMM128)
    DEFINE_STANDALONE(PMOVMSKB_R32_XMM, execPmovmskbR32XMM)
    DEFINE_STANDALONE(PADDB_MMX_MMXM64, execPaddbMMXMMXM64)
    DEFINE_STANDALONE(PADDW_MMX_MMXM64, execPaddwMMXMMXM64)
    DEFINE_STANDALONE(PADDD_MMX_MMXM64, execPadddMMXMMXM64)
    DEFINE_STANDALONE(PADDQ_MMX_MMXM64, execPaddqMMXMMXM64)
    DEFINE_STANDALONE(PADDSB_MMX_MMXM64, execPaddsbMMXMMXM64)
    DEFINE_STANDALONE(PADDSW_MMX_MMXM64, execPaddswMMXMMXM64)
    DEFINE_STANDALONE(PADDUSB_MMX_MMXM64, execPaddusbMMXMMXM64)
    DEFINE_STANDALONE(PADDUSW_MMX_MMXM64, execPadduswMMXMMXM64)
    DEFINE_STANDALONE(PADDB_XMM_XMMM128, execPaddbXMMXMMM128)
    DEFINE_STANDALONE(PADDW_XMM_XMMM128, execPaddwXMMXMMM128)
    DEFINE_STANDALONE(PADDD_XMM_XMMM128, execPadddXMMXMMM128)
    DEFINE_STANDALONE(PADDQ_XMM_XMMM128, execPaddqXMMXMMM128)
    DEFINE_STANDALONE(PADDSB_XMM_XMMM128, execPaddsbXMMXMMM128)
    DEFINE_STANDALONE(PADDSW_XMM_XMMM128, execPaddswXMMXMMM128)
    DEFINE_STANDALONE(PADDUSB_XMM_XMMM128, execPaddusbXMMXMMM128)
    DEFINE_STANDALONE(PADDUSW_XMM_XMMM128, execPadduswXMMXMMM128)
    DEFINE_STANDALONE(PSUBB_MMX_MMXM64, execPsubbMMXMMXM64)
    DEFINE_STANDALONE(PSUBW_MMX_MMXM64, execPsubwMMXMMXM64)
    DEFINE_STANDALONE(PSUBD_MMX_MMXM64, execPsubdMMXMMXM64)
    DEFINE_STANDALONE(PSUBQ_MMX_MMXM64, execPsubqMMXMMXM64)
    DEFINE_STANDALONE(PSUBSB_MMX_MMXM64, execPsubsbMMXMMXM64)
    DEFINE_STANDALONE(PSUBSW_MMX_MMXM64, execPsubswMMXMMXM64)
    DEFINE_STANDALONE(PSUBUSB_MMX_MMXM64, execPsubusbMMXMMXM64)
    DEFINE_STANDALONE(PSUBUSW_MMX_MMXM64, execPsubuswMMXMMXM64)
    DEFINE_STANDALONE(PSUBB_XMM_XMMM128, execPsubbXMMXMMM128)
    DEFINE_STANDALONE(PSUBW_XMM_XMMM128, execPsubwXMMXMMM128)
    DEFINE_STANDALONE(PSUBD_XMM_XMMM128, execPsubdXMMXMMM128)
    DEFINE_STANDALONE(PSUBQ_XMM_XMMM128, execPsubqXMMXMMM128)
    DEFINE_STANDALONE(PSUBSB_XMM_XMMM128, execPsubsbXMMXMMM128)
    DEFINE_STANDALONE(PSUBSW_XMM_XMMM128, execPsubswXMMXMMM128)
    DEFINE_STANDALONE(PSUBUSB_XMM_XMMM128, execPsubusbXMMXMMM128)
    DEFINE_STANDALONE(PSUBUSW_XMM_XMMM128, execPsubuswXMMXMMM128)
    DEFINE_STANDALONE(PMULHUW_XMM_XMMM128, execPmulhuwXMMXMMM128)
    DEFINE_STANDALONE(PMULHW_XMM_XMMM128, execPmulhwXMMXMMM128)
    DEFINE_STANDALONE(PMULLW_XMM_XMMM128, execPmullwXMMXMMM128)
    DEFINE_STANDALONE(PMULUDQ_XMM_XMMM128, execPmuludqXMMXMMM128)
    DEFINE_STANDALONE(PMADDWD_XMM_XMMM128, execPmaddwdXMMXMMM128)
    DEFINE_STANDALONE(PSADBW_MMX_MMXM64, execPsadbwMMXMMXM64)
    DEFINE_STANDALONE(PSADBW_XMM_XMMM128, execPsadbwXMMXMMM128)
    DEFINE_STANDALONE(PAVGB_MMX_MMXM64, execPavgbMMXMMXM64)
    DEFINE_STANDALONE(PAVGW_MMX_MMXM64, execPavgwMMXMMXM64)
    DEFINE_STANDALONE(PAVGB_XMM_XMMM128, execPavgbXMMXMMM128)
    DEFINE_STANDALONE(PAVGW_XMM_XMMM128, execPavgwXMMXMMM128)
    DEFINE_STANDALONE(PMAXUB_XMM_XMMM128, execPmaxubXMMXMMM128)
    DEFINE_STANDALONE(PMINUB_XMM_XMMM128, execPminubXMMXMMM128)
    DEFINE_STANDALONE(PTEST_XMM_XMMM128, execPtestXMMXMMM128)
    DEFINE_STANDALONE(PSRAW_XMM_IMM, execPsrawXMMImm)
    DEFINE_STANDALONE(PSRAD_XMM_IMM, execPsradXMMImm)
    DEFINE_STANDALONE(PSRAQ_XMM_IMM, execPsraqXMMImm)
    DEFINE_STANDALONE(PSLLW_MMX_IMM, execPsllwMMXImm)
    DEFINE_STANDALONE(PSLLW_MMX_MMXM64, execPsllwMMXMMXM64)
    DEFINE_STANDALONE(PSLLD_MMX_IMM, execPslldMMXImm)
    DEFINE_STANDALONE(PSLLD_MMX_MMXM64, execPslldMMXMMXM64)
    DEFINE_STANDALONE(PSLLQ_MMX_IMM, execPsllqMMXImm)
    DEFINE_STANDALONE(PSLLQ_MMX_MMXM64, execPsllqMMXMMXM64)
    DEFINE_STANDALONE(PSRLW_MMX_IMM, execPsrlwMMXImm)
    DEFINE_STANDALONE(PSRLW_MMX_MMXM64, execPsrlwMMXMMXM64)
    DEFINE_STANDALONE(PSRLD_MMX_IMM, execPsrldMMXImm)
    DEFINE_STANDALONE(PSRLD_MMX_MMXM64, execPsrldMMXMMXM64)
    DEFINE_STANDALONE(PSRLQ_MMX_IMM, execPsrlqMMXImm)
    DEFINE_STANDALONE(PSRLQ_MMX_MMXM64, execPsrlqMMXMMXM64)
    DEFINE_STANDALONE(PSLLW_XMM_IMM, execPsllwXMMImm)
    DEFINE_STANDALONE(PSLLW_XMM_XMMM128, execPsllwXMMXMMM128)
    DEFINE_STANDALONE(PSLLD_XMM_IMM, execPslldXMMImm)
    DEFINE_STANDALONE(PSLLD_XMM_XMMM128, execPslldXMMXMMM128)
    DEFINE_STANDALONE(PSLLQ_XMM_IMM, execPsllqXMMImm)
    DEFINE_STANDALONE(PSLLQ_XMM_XMMM128, execPsllqXMMXMMM128)
    DEFINE_STANDALONE(PSRLW_XMM_IMM, execPsrlwXMMImm)
    DEFINE_STANDALONE(PSRLW_XMM_XMMM128, execPsrlwXMMXMMM128)
    DEFINE_STANDALONE(PSRLD_XMM_IMM, execPsrldXMMImm)
    DEFINE_STANDALONE(PSRLD_XMM_XMMM128, execPsrldXMMXMMM128)
    DEFINE_STANDALONE(PSRLQ_XMM_IMM, execPsrlqXMMImm)
    DEFINE_STANDALONE(PSRLQ_XMM_XMMM128, execPsrlqXMMXMMM128)
    DEFINE_STANDALONE(PSLLDQ_XMM_IMM, execPslldqXMMImm)
    DEFINE_STANDALONE(PSRLDQ_XMM_IMM, execPsrldqXMMImm)
    DEFINE_STANDALONE(PCMPISTRI_XMM_XMMM128_IMM, execPcmpistriXMMXMMM128Imm)
    DEFINE_STANDALONE(PACKUSWB_XMM_XMMM128, execPackuswbXMMXMMM128)
    DEFINE_STANDALONE(PACKUSDW_XMM_XMMM128, execPackusdwXMMXMMM128)
    DEFINE_STANDALONE(PACKSSWB_XMM_XMMM128, execPacksswbXMMXMMM128)
    DEFINE_STANDALONE(PACKSSDW_XMM_XMMM128, execPackssdwXMMXMMM128)
    DEFINE_STANDALONE(UNPCKHPS_XMM_XMMM128, execUnpckhpsXMMXMMM128)
    DEFINE_STANDALONE(UNPCKHPD_XMM_XMMM128, execUnpckhpdXMMXMMM128)
    DEFINE_STANDALONE(UNPCKLPS_XMM_XMMM128, execUnpcklpsXMMXMMM128)
    DEFINE_STANDALONE(UNPCKLPD_XMM_XMMM128, execUnpcklpdXMMXMMM128)
    DEFINE_STANDALONE(MOVMSKPS_R32_XMM, execMovmskpsR32XMM)
    DEFINE_STANDALONE(MOVMSKPS_R64_XMM, execMovmskpsR64XMM)
    DEFINE_STANDALONE(MOVMSKPD_R32_XMM, execMovmskpdR32XMM)
    DEFINE_STANDALONE(MOVMSKPD_R64_XMM, execMovmskpdR64XMM)
    DEFINE_STANDALONE(RDTSC, execRdtsc)
    DEFINE_STANDALONE(CPUID, execCpuid)
    DEFINE_STANDALONE(XGETBV, execXgetbv)
    DEFINE_STANDALONE(FXSAVE_M64, execFxsaveM64)
    DEFINE_STANDALONE(FXRSTOR_M64, execFxrstorM64)
    DEFINE_STANDALONE(FWAIT, execFwait)
    DEFINE_STANDALONE(RDPKRU, execRdpkru)
    DEFINE_STANDALONE(WRPKRU, execWrpkru)
    DEFINE_STANDALONE(RDSSPD, execRdsspd)
    DEFINE_STANDALONE(PAUSE, execPause)
    DEFINE_STANDALONE(UNKNOWN, execUnknown)

    const std::array<Cpu::ExecPtr, (size_t)Insn::UNKNOWN+1> Cpu::execFunctions_ {{
        STANDALONE_NAME(ADD_RM8_RM8),
        STANDALONE_NAME(ADD_RM8_IMM),
        STANDALONE_NAME(ADD_RM16_RM16),
        STANDALONE_NAME(ADD_RM16_IMM),
        STANDALONE_NAME(ADD_RM32_RM32),
        STANDALONE_NAME(ADD_RM32_IMM),
        STANDALONE_NAME(ADD_RM64_RM64),
        STANDALONE_NAME(ADD_RM64_IMM),
        STANDALONE_NAME(LOCK_ADD_M8_RM8),
        STANDALONE_NAME(LOCK_ADD_M8_IMM),
        STANDALONE_NAME(LOCK_ADD_M16_RM16),
        STANDALONE_NAME(LOCK_ADD_M16_IMM),
        STANDALONE_NAME(LOCK_ADD_M32_RM32),
        STANDALONE_NAME(LOCK_ADD_M32_IMM),
        STANDALONE_NAME(LOCK_ADD_M64_RM64),
        STANDALONE_NAME(LOCK_ADD_M64_IMM),
        STANDALONE_NAME(ADC_RM8_RM8),
        STANDALONE_NAME(ADC_RM8_IMM),
        STANDALONE_NAME(ADC_RM16_RM16),
        STANDALONE_NAME(ADC_RM16_IMM),
        STANDALONE_NAME(ADC_RM32_RM32),
        STANDALONE_NAME(ADC_RM32_IMM),
        STANDALONE_NAME(ADC_RM64_RM64),
        STANDALONE_NAME(ADC_RM64_IMM),
        STANDALONE_NAME(SUB_RM8_RM8),
        STANDALONE_NAME(SUB_RM8_IMM),
        STANDALONE_NAME(SUB_RM16_RM16),
        STANDALONE_NAME(SUB_RM16_IMM),
        STANDALONE_NAME(SUB_RM32_RM32),
        STANDALONE_NAME(SUB_RM32_IMM),
        STANDALONE_NAME(SUB_RM64_RM64),
        STANDALONE_NAME(SUB_RM64_IMM),
        STANDALONE_NAME(LOCK_SUB_M8_RM8),
        STANDALONE_NAME(LOCK_SUB_M8_IMM),
        STANDALONE_NAME(LOCK_SUB_M16_RM16),
        STANDALONE_NAME(LOCK_SUB_M16_IMM),
        STANDALONE_NAME(LOCK_SUB_M32_RM32),
        STANDALONE_NAME(LOCK_SUB_M32_IMM),
        STANDALONE_NAME(LOCK_SUB_M64_RM64),
        STANDALONE_NAME(LOCK_SUB_M64_IMM),
        STANDALONE_NAME(SBB_RM8_RM8),
        STANDALONE_NAME(SBB_RM8_IMM),
        STANDALONE_NAME(SBB_RM16_RM16),
        STANDALONE_NAME(SBB_RM16_IMM),
        STANDALONE_NAME(SBB_RM32_RM32),
        STANDALONE_NAME(SBB_RM32_IMM),
        STANDALONE_NAME(SBB_RM64_RM64),
        STANDALONE_NAME(SBB_RM64_IMM),
        STANDALONE_NAME(NEG_RM8),
        STANDALONE_NAME(NEG_RM16),
        STANDALONE_NAME(NEG_RM32),
        STANDALONE_NAME(NEG_RM64),
        STANDALONE_NAME(MUL_RM8),
        STANDALONE_NAME(MUL_RM16),
        STANDALONE_NAME(MUL_RM32),
        STANDALONE_NAME(MUL_RM64),
        STANDALONE_NAME(IMUL1_RM16),
        STANDALONE_NAME(IMUL2_R16_RM16),
        STANDALONE_NAME(IMUL3_R16_RM16_IMM),
        STANDALONE_NAME(IMUL1_RM32),
        STANDALONE_NAME(IMUL2_R32_RM32),
        STANDALONE_NAME(IMUL3_R32_RM32_IMM),
        STANDALONE_NAME(IMUL1_RM64),
        STANDALONE_NAME(IMUL2_R64_RM64),
        STANDALONE_NAME(IMUL3_R64_RM64_IMM),
        STANDALONE_NAME(DIV_RM8),
        STANDALONE_NAME(DIV_RM16),
        STANDALONE_NAME(DIV_RM32),
        STANDALONE_NAME(DIV_RM64),
        STANDALONE_NAME(IDIV_RM32),
        STANDALONE_NAME(IDIV_RM64),
        STANDALONE_NAME(AND_RM8_RM8),
        STANDALONE_NAME(AND_RM8_IMM),
        STANDALONE_NAME(AND_RM16_RM16),
        STANDALONE_NAME(AND_RM16_IMM),
        STANDALONE_NAME(AND_RM32_RM32),
        STANDALONE_NAME(AND_RM32_IMM),
        STANDALONE_NAME(AND_RM64_RM64),
        STANDALONE_NAME(AND_RM64_IMM),
        STANDALONE_NAME(OR_RM8_RM8),
        STANDALONE_NAME(OR_RM8_IMM),
        STANDALONE_NAME(OR_RM16_RM16),
        STANDALONE_NAME(OR_RM16_IMM),
        STANDALONE_NAME(OR_RM32_RM32),
        STANDALONE_NAME(OR_RM32_IMM),
        STANDALONE_NAME(OR_RM64_RM64),
        STANDALONE_NAME(OR_RM64_IMM),
        STANDALONE_NAME(LOCK_OR_M8_RM8),
        STANDALONE_NAME(LOCK_OR_M8_IMM),
        STANDALONE_NAME(LOCK_OR_M16_RM16),
        STANDALONE_NAME(LOCK_OR_M16_IMM),
        STANDALONE_NAME(LOCK_OR_M32_RM32),
        STANDALONE_NAME(LOCK_OR_M32_IMM),
        STANDALONE_NAME(LOCK_OR_M64_RM64),
        STANDALONE_NAME(LOCK_OR_M64_IMM),
        STANDALONE_NAME(XOR_RM8_RM8),
        STANDALONE_NAME(XOR_RM8_IMM),
        STANDALONE_NAME(XOR_RM16_RM16),
        STANDALONE_NAME(XOR_RM16_IMM),
        STANDALONE_NAME(XOR_RM32_RM32),
        STANDALONE_NAME(XOR_RM32_IMM),
        STANDALONE_NAME(XOR_RM64_RM64),
        STANDALONE_NAME(XOR_RM64_IMM),
        STANDALONE_NAME(NOT_RM8),
        STANDALONE_NAME(NOT_RM16),
        STANDALONE_NAME(NOT_RM32),
        STANDALONE_NAME(NOT_RM64),
        STANDALONE_NAME(XCHG_RM8_R8),
        STANDALONE_NAME(XCHG_RM16_R16),
        STANDALONE_NAME(XCHG_RM32_R32),
        STANDALONE_NAME(XCHG_RM64_R64),
        STANDALONE_NAME(XADD_RM16_R16),
        STANDALONE_NAME(XADD_RM32_R32),
        STANDALONE_NAME(XADD_RM64_R64),
        STANDALONE_NAME(LOCK_XADD_M16_R16),
        STANDALONE_NAME(LOCK_XADD_M32_R32),
        STANDALONE_NAME(LOCK_XADD_M64_R64),
        STANDALONE_NAME(MOV_R8_R8),
        STANDALONE_NAME(MOV_R8_M8),
        STANDALONE_NAME(MOV_M8_R8),
        STANDALONE_NAME(MOV_R8_IMM),
        STANDALONE_NAME(MOV_M8_IMM),
        STANDALONE_NAME(MOV_R16_R16),
        STANDALONE_NAME(MOV_R16_M16),
        STANDALONE_NAME(MOV_M16_R16),
        STANDALONE_NAME(MOV_R16_IMM),
        STANDALONE_NAME(MOV_M16_IMM),
        STANDALONE_NAME(MOV_R32_R32),
        STANDALONE_NAME(MOV_R32_M32),
        STANDALONE_NAME(MOV_M32_R32),
        STANDALONE_NAME(MOV_R32_IMM),
        STANDALONE_NAME(MOV_M32_IMM),
        STANDALONE_NAME(MOV_R64_R64),
        STANDALONE_NAME(MOV_R64_M64),
        STANDALONE_NAME(MOV_M64_R64),
        STANDALONE_NAME(MOV_R64_IMM),
        STANDALONE_NAME(MOV_M64_IMM),
        STANDALONE_NAME(MOV_MMX_MMX),
        STANDALONE_NAME(MOV_XMM_XMM),
        STANDALONE_NAME(MOVQ2DQ_XMM_MM),
        STANDALONE_NAME(MOV_ALIGNED_XMM_M128),
        STANDALONE_NAME(MOV_ALIGNED_M128_XMM),
        STANDALONE_NAME(MOV_UNALIGNED_XMM_M128),
        STANDALONE_NAME(MOV_UNALIGNED_M128_XMM),
        STANDALONE_NAME(MOVSX_R16_RM8),
        STANDALONE_NAME(MOVSX_R32_RM8),
        STANDALONE_NAME(MOVSX_R32_RM16),
        STANDALONE_NAME(MOVSX_R64_RM8),
        STANDALONE_NAME(MOVSX_R64_RM16),
        STANDALONE_NAME(MOVSX_R64_RM32),
        STANDALONE_NAME(MOVZX_R16_RM8),
        STANDALONE_NAME(MOVZX_R32_RM8),
        STANDALONE_NAME(MOVZX_R32_RM16),
        STANDALONE_NAME(MOVZX_R64_RM8),
        STANDALONE_NAME(MOVZX_R64_RM16),
        STANDALONE_NAME(MOVZX_R64_RM32),
        STANDALONE_NAME(LEA_R32_ENCODING),
        STANDALONE_NAME(LEA_R64_ENCODING),
        STANDALONE_NAME(PUSH_IMM),
        STANDALONE_NAME(PUSH_RM32),
        STANDALONE_NAME(PUSH_RM64),
        STANDALONE_NAME(POP_R32),
        STANDALONE_NAME(POP_R64),
        STANDALONE_NAME(POP_M32),
        STANDALONE_NAME(POP_M64),
        STANDALONE_NAME(PUSHFQ),
        STANDALONE_NAME(POPFQ),
        STANDALONE_NAME(CALLDIRECT),
        STANDALONE_NAME(CALLINDIRECT_RM32),
        STANDALONE_NAME(CALLINDIRECT_RM64),
        STANDALONE_NAME(RET),
        STANDALONE_NAME(RET_IMM),
        STANDALONE_NAME(LEAVE),
        STANDALONE_NAME(HALT),
        STANDALONE_NAME(NOP),
        STANDALONE_NAME(UD2),
        STANDALONE_NAME(SYSCALL),
        STANDALONE_NAME(CDQ),
        STANDALONE_NAME(CQO),
        STANDALONE_NAME(INC_RM8),
        STANDALONE_NAME(INC_RM16),
        STANDALONE_NAME(INC_RM32),
        STANDALONE_NAME(INC_RM64),
        STANDALONE_NAME(LOCK_INC_M8),
        STANDALONE_NAME(LOCK_INC_M16),
        STANDALONE_NAME(LOCK_INC_M32),
        STANDALONE_NAME(LOCK_INC_M64),
        STANDALONE_NAME(DEC_RM8),
        STANDALONE_NAME(DEC_RM16),
        STANDALONE_NAME(DEC_RM32),
        STANDALONE_NAME(DEC_RM64),
        STANDALONE_NAME(LOCK_DEC_M8),
        STANDALONE_NAME(LOCK_DEC_M16),
        STANDALONE_NAME(LOCK_DEC_M32),
        STANDALONE_NAME(LOCK_DEC_M64),
        STANDALONE_NAME(SHR_RM8_R8),
        STANDALONE_NAME(SHR_RM8_IMM),
        STANDALONE_NAME(SHR_RM16_R8),
        STANDALONE_NAME(SHR_RM16_IMM),
        STANDALONE_NAME(SHR_RM32_R8),
        STANDALONE_NAME(SHR_RM32_IMM),
        STANDALONE_NAME(SHR_RM64_R8),
        STANDALONE_NAME(SHR_RM64_IMM),
        STANDALONE_NAME(SHL_RM8_R8),
        STANDALONE_NAME(SHL_RM8_IMM),
        STANDALONE_NAME(SHL_RM16_R8),
        STANDALONE_NAME(SHL_RM16_IMM),
        STANDALONE_NAME(SHL_RM32_R8),
        STANDALONE_NAME(SHL_RM32_IMM),
        STANDALONE_NAME(SHL_RM64_R8),
        STANDALONE_NAME(SHL_RM64_IMM),
        STANDALONE_NAME(SHLD_RM32_R32_R8),
        STANDALONE_NAME(SHLD_RM32_R32_IMM),
        STANDALONE_NAME(SHLD_RM64_R64_R8),
        STANDALONE_NAME(SHLD_RM64_R64_IMM),
        STANDALONE_NAME(SHRD_RM32_R32_R8),
        STANDALONE_NAME(SHRD_RM32_R32_IMM),
        STANDALONE_NAME(SHRD_RM64_R64_R8),
        STANDALONE_NAME(SHRD_RM64_R64_IMM),
        STANDALONE_NAME(SAR_RM8_R8),
        STANDALONE_NAME(SAR_RM8_IMM),
        STANDALONE_NAME(SAR_RM16_R8),
        STANDALONE_NAME(SAR_RM16_IMM),
        STANDALONE_NAME(SAR_RM32_R8),
        STANDALONE_NAME(SAR_RM32_IMM),
        STANDALONE_NAME(SAR_RM64_R8),
        STANDALONE_NAME(SAR_RM64_IMM),
        STANDALONE_NAME(SARX_R32_RM32_R32),
        STANDALONE_NAME(SARX_R64_RM64_R64),
        STANDALONE_NAME(SHLX_R32_RM32_R32),
        STANDALONE_NAME(SHLX_R64_RM64_R64),
        STANDALONE_NAME(SHRX_R32_RM32_R32),
        STANDALONE_NAME(SHRX_R64_RM64_R64),
        STANDALONE_NAME(ROL_RM8_R8),
        STANDALONE_NAME(ROL_RM8_IMM),
        STANDALONE_NAME(ROL_RM16_R8),
        STANDALONE_NAME(ROL_RM16_IMM),
        STANDALONE_NAME(ROL_RM32_R8),
        STANDALONE_NAME(ROL_RM32_IMM),
        STANDALONE_NAME(ROL_RM64_R8),
        STANDALONE_NAME(ROL_RM64_IMM),
        STANDALONE_NAME(ROR_RM8_R8),
        STANDALONE_NAME(ROR_RM8_IMM),
        STANDALONE_NAME(ROR_RM16_R8),
        STANDALONE_NAME(ROR_RM16_IMM),
        STANDALONE_NAME(ROR_RM32_R8),
        STANDALONE_NAME(ROR_RM32_IMM),
        STANDALONE_NAME(ROR_RM64_R8),
        STANDALONE_NAME(ROR_RM64_IMM),
        STANDALONE_NAME(TZCNT_R16_RM16),
        STANDALONE_NAME(TZCNT_R32_RM32),
        STANDALONE_NAME(TZCNT_R64_RM64),
        STANDALONE_NAME(BT_RM16_R16),
        STANDALONE_NAME(BT_RM16_IMM),
        STANDALONE_NAME(BT_RM32_R32),
        STANDALONE_NAME(BT_RM32_IMM),
        STANDALONE_NAME(BT_RM64_R64),
        STANDALONE_NAME(BT_RM64_IMM),
        STANDALONE_NAME(BTR_RM16_R16),
        STANDALONE_NAME(BTR_RM16_IMM),
        STANDALONE_NAME(BTR_RM32_R32),
        STANDALONE_NAME(BTR_RM32_IMM),
        STANDALONE_NAME(BTR_RM64_R64),
        STANDALONE_NAME(BTR_RM64_IMM),
        STANDALONE_NAME(BTC_RM16_R16),
        STANDALONE_NAME(BTC_RM16_IMM),
        STANDALONE_NAME(BTC_RM32_R32),
        STANDALONE_NAME(BTC_RM32_IMM),
        STANDALONE_NAME(BTC_RM64_R64),
        STANDALONE_NAME(BTC_RM64_IMM),
        STANDALONE_NAME(BTS_RM16_R16),
        STANDALONE_NAME(BTS_RM16_IMM),
        STANDALONE_NAME(BTS_RM32_R32),
        STANDALONE_NAME(BTS_RM32_IMM),
        STANDALONE_NAME(BTS_RM64_R64),
        STANDALONE_NAME(BTS_RM64_IMM),
        STANDALONE_NAME(LOCK_BTS_M16_R16),
        STANDALONE_NAME(LOCK_BTS_M16_IMM),
        STANDALONE_NAME(LOCK_BTS_M32_R32),
        STANDALONE_NAME(LOCK_BTS_M32_IMM),
        STANDALONE_NAME(LOCK_BTS_M64_R64),
        STANDALONE_NAME(LOCK_BTS_M64_IMM),
        STANDALONE_NAME(TEST_RM8_R8),
        STANDALONE_NAME(TEST_RM8_IMM),
        STANDALONE_NAME(TEST_RM16_R16),
        STANDALONE_NAME(TEST_RM16_IMM),
        STANDALONE_NAME(TEST_RM32_R32),
        STANDALONE_NAME(TEST_RM32_IMM),
        STANDALONE_NAME(TEST_RM64_R64),
        STANDALONE_NAME(TEST_RM64_IMM),
        STANDALONE_NAME(CMP_RM8_RM8),
        STANDALONE_NAME(CMP_RM8_IMM),
        STANDALONE_NAME(CMP_RM16_RM16),
        STANDALONE_NAME(CMP_RM16_IMM),
        STANDALONE_NAME(CMP_RM32_RM32),
        STANDALONE_NAME(CMP_RM32_IMM),
        STANDALONE_NAME(CMP_RM64_RM64),
        STANDALONE_NAME(CMP_RM64_IMM),
        STANDALONE_NAME(CMPXCHG_RM8_R8),
        STANDALONE_NAME(CMPXCHG_RM16_R16),
        STANDALONE_NAME(CMPXCHG_RM32_R32),
        STANDALONE_NAME(CMPXCHG_RM64_R64),
        STANDALONE_NAME(LOCK_CMPXCHG_M8_R8),
        STANDALONE_NAME(LOCK_CMPXCHG_M16_R16),
        STANDALONE_NAME(LOCK_CMPXCHG_M32_R32),
        STANDALONE_NAME(LOCK_CMPXCHG_M64_R64),
        STANDALONE_NAME(SET_RM8),
        STANDALONE_NAME(JMP_RM32),
        STANDALONE_NAME(JMP_RM64),
        STANDALONE_NAME(JMP_U32),
        STANDALONE_NAME(JE),
        STANDALONE_NAME(JNE),
        STANDALONE_NAME(JCC),
        STANDALONE_NAME(BSR_R16_R16),
        STANDALONE_NAME(BSR_R16_M16),
        STANDALONE_NAME(BSR_R32_R32),
        STANDALONE_NAME(BSR_R32_M32),
        STANDALONE_NAME(BSR_R64_R64),
        STANDALONE_NAME(BSR_R64_M64),
        STANDALONE_NAME(BSF_R16_R16),
        STANDALONE_NAME(BSF_R16_M16),
        STANDALONE_NAME(BSF_R32_R32),
        STANDALONE_NAME(BSF_R32_M32),
        STANDALONE_NAME(BSF_R64_R64),
        STANDALONE_NAME(BSF_R64_M64),
        STANDALONE_NAME(CLD),
        STANDALONE_NAME(STD),
        STANDALONE_NAME(MOVS_M8_M8),
        STANDALONE_NAME(MOVS_M64_M64),
        STANDALONE_NAME(REP_MOVS_M8_M8),
        STANDALONE_NAME(REP_MOVS_M32_M32),
        STANDALONE_NAME(REP_MOVS_M64_M64),
        STANDALONE_NAME(REP_CMPS_M8_M8),
        STANDALONE_NAME(REP_STOS_M8_R8),
        STANDALONE_NAME(REP_STOS_M16_R16),
        STANDALONE_NAME(REP_STOS_M32_R32),
        STANDALONE_NAME(REP_STOS_M64_R64),
        STANDALONE_NAME(REPNZ_SCAS_R8_M8),
        STANDALONE_NAME(REPNZ_SCAS_R16_M16),
        STANDALONE_NAME(REPNZ_SCAS_R32_M32),
        STANDALONE_NAME(REPNZ_SCAS_R64_M64),
        STANDALONE_NAME(CMOV_R16_RM16),
        STANDALONE_NAME(CMOV_R32_RM32),
        STANDALONE_NAME(CMOV_R64_RM64),
        STANDALONE_NAME(CWDE),
        STANDALONE_NAME(CDQE),
        STANDALONE_NAME(BSWAP_R32),
        STANDALONE_NAME(BSWAP_R64),
        STANDALONE_NAME(POPCNT_R16_RM16),
        STANDALONE_NAME(POPCNT_R32_RM32),
        STANDALONE_NAME(POPCNT_R64_RM64),
        STANDALONE_NAME(MOVAPS_XMMM128_XMMM128),
        STANDALONE_NAME(MOVD_MMX_RM32),
        STANDALONE_NAME(MOVD_RM32_MMX),
        STANDALONE_NAME(MOVD_MMX_RM64),
        STANDALONE_NAME(MOVD_RM64_MMX),
        STANDALONE_NAME(MOVD_XMM_RM32),
        STANDALONE_NAME(MOVD_RM32_XMM),
        STANDALONE_NAME(MOVD_XMM_RM64),
        STANDALONE_NAME(MOVD_RM64_XMM),
        STANDALONE_NAME(MOVQ_MMX_RM64),
        STANDALONE_NAME(MOVQ_RM64_MMX),
        STANDALONE_NAME(MOVQ_XMM_RM64),
        STANDALONE_NAME(MOVQ_RM64_XMM),
        STANDALONE_NAME(FLDZ),
        STANDALONE_NAME(FLD1),
        STANDALONE_NAME(FLD_ST),
        STANDALONE_NAME(FLD_M32),
        STANDALONE_NAME(FLD_M64),
        STANDALONE_NAME(FLD_M80),
        STANDALONE_NAME(FILD_M16),
        STANDALONE_NAME(FILD_M32),
        STANDALONE_NAME(FILD_M64),
        STANDALONE_NAME(FSTP_ST),
        STANDALONE_NAME(FSTP_M32),
        STANDALONE_NAME(FSTP_M64),
        STANDALONE_NAME(FSTP_M80),
        STANDALONE_NAME(FISTP_M16),
        STANDALONE_NAME(FISTP_M32),
        STANDALONE_NAME(FISTP_M64),
        STANDALONE_NAME(FXCH_ST),
        STANDALONE_NAME(FADDP_ST),
        STANDALONE_NAME(FSUBP_ST),
        STANDALONE_NAME(FSUBRP_ST),
        STANDALONE_NAME(FMUL1_M32),
        STANDALONE_NAME(FMUL1_M64),
        STANDALONE_NAME(FDIV_ST_ST),
        STANDALONE_NAME(FDIV_M32),
        STANDALONE_NAME(FDIVP_ST_ST),
        STANDALONE_NAME(FDIVR_ST_ST),
        STANDALONE_NAME(FDIVR_M32),
        STANDALONE_NAME(FDIVRP_ST_ST),
        STANDALONE_NAME(FCOMI_ST),
        STANDALONE_NAME(FUCOMI_ST),
        STANDALONE_NAME(FRNDINT),
        STANDALONE_NAME(FCMOV_ST),
        STANDALONE_NAME(FNSTCW_M16),
        STANDALONE_NAME(FLDCW_M16),
        STANDALONE_NAME(FNSTSW_R16),
        STANDALONE_NAME(FNSTSW_M16),
        STANDALONE_NAME(FNSTENV_M224),
        STANDALONE_NAME(FLDENV_M224),
        STANDALONE_NAME(EMMS),
        STANDALONE_NAME(MOVSS_XMM_M32),
        STANDALONE_NAME(MOVSS_M32_XMM),
        STANDALONE_NAME(MOVSD_XMM_M64),
        STANDALONE_NAME(MOVSD_M64_XMM),
        STANDALONE_NAME(MOVSD_XMM_XMM),
        STANDALONE_NAME(ADDPS_XMM_XMMM128),
        STANDALONE_NAME(ADDPD_XMM_XMMM128),
        STANDALONE_NAME(ADDSS_XMM_XMM),
        STANDALONE_NAME(ADDSS_XMM_M32),
        STANDALONE_NAME(ADDSD_XMM_XMM),
        STANDALONE_NAME(ADDSD_XMM_M64),
        STANDALONE_NAME(SUBPS_XMM_XMMM128),
        STANDALONE_NAME(SUBPD_XMM_XMMM128),
        STANDALONE_NAME(SUBSS_XMM_XMM),
        STANDALONE_NAME(SUBSS_XMM_M32),
        STANDALONE_NAME(SUBSD_XMM_XMM),
        STANDALONE_NAME(SUBSD_XMM_M64),
        STANDALONE_NAME(MULPS_XMM_XMMM128),
        STANDALONE_NAME(MULPD_XMM_XMMM128),
        STANDALONE_NAME(MULSS_XMM_XMM),
        STANDALONE_NAME(MULSS_XMM_M32),
        STANDALONE_NAME(MULSD_XMM_XMM),
        STANDALONE_NAME(MULSD_XMM_M64),
        STANDALONE_NAME(DIVPS_XMM_XMMM128),
        STANDALONE_NAME(DIVPD_XMM_XMMM128),
        STANDALONE_NAME(DIVSS_XMM_XMM),
        STANDALONE_NAME(DIVSS_XMM_M32),
        STANDALONE_NAME(DIVSD_XMM_XMM),
        STANDALONE_NAME(DIVSD_XMM_M64),
        STANDALONE_NAME(SQRTSS_XMM_XMM),
        STANDALONE_NAME(SQRTSS_XMM_M32),
        STANDALONE_NAME(SQRTSD_XMM_XMM),
        STANDALONE_NAME(SQRTSD_XMM_M64),
        STANDALONE_NAME(COMISS_XMM_XMM),
        STANDALONE_NAME(COMISS_XMM_M32),
        STANDALONE_NAME(COMISD_XMM_XMM),
        STANDALONE_NAME(COMISD_XMM_M64),
        STANDALONE_NAME(UCOMISS_XMM_XMM),
        STANDALONE_NAME(UCOMISS_XMM_M32),
        STANDALONE_NAME(UCOMISD_XMM_XMM),
        STANDALONE_NAME(UCOMISD_XMM_M64),
        STANDALONE_NAME(CMPSS_XMM_XMM),
        STANDALONE_NAME(CMPSS_XMM_M32),
        STANDALONE_NAME(CMPSD_XMM_XMM),
        STANDALONE_NAME(CMPSD_XMM_M64),
        STANDALONE_NAME(CMPPS_XMM_XMMM128),
        STANDALONE_NAME(CMPPD_XMM_XMMM128),
        STANDALONE_NAME(MAXSS_XMM_XMM),
        STANDALONE_NAME(MAXSS_XMM_M32),
        STANDALONE_NAME(MAXSD_XMM_XMM),
        STANDALONE_NAME(MAXSD_XMM_M64),
        STANDALONE_NAME(MINSS_XMM_XMM),
        STANDALONE_NAME(MINSS_XMM_M32),
        STANDALONE_NAME(MINSD_XMM_XMM),
        STANDALONE_NAME(MINSD_XMM_M64),
        STANDALONE_NAME(MAXPS_XMM_XMMM128),
        STANDALONE_NAME(MAXPD_XMM_XMMM128),
        STANDALONE_NAME(MINPS_XMM_XMMM128),
        STANDALONE_NAME(MINPD_XMM_XMMM128),
        STANDALONE_NAME(CVTSI2SS_XMM_RM32),
        STANDALONE_NAME(CVTSI2SS_XMM_RM64),
        STANDALONE_NAME(CVTSI2SD_XMM_RM32),
        STANDALONE_NAME(CVTSI2SD_XMM_RM64),
        STANDALONE_NAME(CVTSS2SD_XMM_XMM),
        STANDALONE_NAME(CVTSS2SD_XMM_M32),
        STANDALONE_NAME(CVTSD2SS_XMM_XMM),
        STANDALONE_NAME(CVTSD2SS_XMM_M64),
        STANDALONE_NAME(CVTSS2SI_R64_XMM),
        STANDALONE_NAME(CVTSS2SI_R64_M32),
        STANDALONE_NAME(CVTSD2SI_R64_XMM),
        STANDALONE_NAME(CVTSD2SI_R64_M64),
        STANDALONE_NAME(CVTTPS2DQ_XMM_XMMM128),
        STANDALONE_NAME(CVTTSS2SI_R32_XMM),
        STANDALONE_NAME(CVTTSS2SI_R32_M32),
        STANDALONE_NAME(CVTTSS2SI_R64_XMM),
        STANDALONE_NAME(CVTTSS2SI_R64_M32),
        STANDALONE_NAME(CVTTSD2SI_R32_XMM),
        STANDALONE_NAME(CVTTSD2SI_R32_M64),
        STANDALONE_NAME(CVTTSD2SI_R64_XMM),
        STANDALONE_NAME(CVTTSD2SI_R64_M64),
        STANDALONE_NAME(CVTDQ2PD_XMM_XMM),
        STANDALONE_NAME(CVTDQ2PS_XMM_XMMM128),
        STANDALONE_NAME(CVTDQ2PD_XMM_M64),
        STANDALONE_NAME(CVTPS2DQ_XMM_XMMM128),
        STANDALONE_NAME(STMXCSR_M32),
        STANDALONE_NAME(LDMXCSR_M32),
        STANDALONE_NAME(PAND_MMX_MMXM64),
        STANDALONE_NAME(PANDN_MMX_MMXM64),
        STANDALONE_NAME(POR_MMX_MMXM64),
        STANDALONE_NAME(PXOR_MMX_MMXM64),
        STANDALONE_NAME(PAND_XMM_XMMM128),
        STANDALONE_NAME(PANDN_XMM_XMMM128),
        STANDALONE_NAME(POR_XMM_XMMM128),
        STANDALONE_NAME(PXOR_XMM_XMMM128),
        STANDALONE_NAME(ANDPD_XMM_XMMM128),
        STANDALONE_NAME(ANDNPD_XMM_XMMM128),
        STANDALONE_NAME(ORPD_XMM_XMMM128),
        STANDALONE_NAME(XORPD_XMM_XMMM128),
        STANDALONE_NAME(SHUFPS_XMM_XMMM128_IMM),
        STANDALONE_NAME(SHUFPD_XMM_XMMM128_IMM),
        STANDALONE_NAME(MOVLPS_XMM_M64),
        STANDALONE_NAME(MOVLPS_M64_XMM),
        STANDALONE_NAME(MOVHPS_XMM_M64),
        STANDALONE_NAME(MOVHPS_M64_XMM),
        STANDALONE_NAME(MOVHLPS_XMM_XMM),
        STANDALONE_NAME(MOVLHPS_XMM_XMM),
        STANDALONE_NAME(PINSRW_XMM_R32_IMM),
        STANDALONE_NAME(PINSRW_XMM_M16_IMM),
        STANDALONE_NAME(PUNPCKLBW_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKLWD_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKLDQ_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKLBW_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKLWD_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKLDQ_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKLQDQ_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKHBW_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKHWD_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKHDQ_MMX_MMXM32),
        STANDALONE_NAME(PUNPCKHBW_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKHWD_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKHDQ_XMM_XMMM128),
        STANDALONE_NAME(PUNPCKHQDQ_XMM_XMMM128),
        STANDALONE_NAME(PSHUFB_XMM_XMMM128),
        STANDALONE_NAME(PSHUFLW_XMM_XMMM128_IMM),
        STANDALONE_NAME(PSHUFHW_XMM_XMMM128_IMM),
        STANDALONE_NAME(PSHUFD_XMM_XMMM128_IMM),
        STANDALONE_NAME(PCMPEQB_XMM_XMMM128),
        STANDALONE_NAME(PCMPEQW_XMM_XMMM128),
        STANDALONE_NAME(PCMPEQD_XMM_XMMM128),
        STANDALONE_NAME(PCMPEQQ_XMM_XMMM128),
        STANDALONE_NAME(PCMPGTB_XMM_XMMM128),
        STANDALONE_NAME(PCMPGTW_XMM_XMMM128),
        STANDALONE_NAME(PCMPGTD_XMM_XMMM128),
        STANDALONE_NAME(PCMPGTQ_XMM_XMMM128),
        STANDALONE_NAME(PMOVMSKB_R32_XMM),
        STANDALONE_NAME(PADDB_MMX_MMXM64),
        STANDALONE_NAME(PADDW_MMX_MMXM64),
        STANDALONE_NAME(PADDD_MMX_MMXM64),
        STANDALONE_NAME(PADDQ_MMX_MMXM64),
        STANDALONE_NAME(PADDSB_MMX_MMXM64),
        STANDALONE_NAME(PADDSW_MMX_MMXM64),
        STANDALONE_NAME(PADDUSB_MMX_MMXM64),
        STANDALONE_NAME(PADDUSW_MMX_MMXM64),
        STANDALONE_NAME(PADDB_XMM_XMMM128),
        STANDALONE_NAME(PADDW_XMM_XMMM128),
        STANDALONE_NAME(PADDD_XMM_XMMM128),
        STANDALONE_NAME(PADDQ_XMM_XMMM128),
        STANDALONE_NAME(PADDSB_XMM_XMMM128),
        STANDALONE_NAME(PADDSW_XMM_XMMM128),
        STANDALONE_NAME(PADDUSB_XMM_XMMM128),
        STANDALONE_NAME(PADDUSW_XMM_XMMM128),
        STANDALONE_NAME(PSUBB_MMX_MMXM64),
        STANDALONE_NAME(PSUBW_MMX_MMXM64),
        STANDALONE_NAME(PSUBD_MMX_MMXM64),
        STANDALONE_NAME(PSUBQ_MMX_MMXM64),
        STANDALONE_NAME(PSUBSB_MMX_MMXM64),
        STANDALONE_NAME(PSUBSW_MMX_MMXM64),
        STANDALONE_NAME(PSUBUSB_MMX_MMXM64),
        STANDALONE_NAME(PSUBUSW_MMX_MMXM64),
        STANDALONE_NAME(PSUBB_XMM_XMMM128),
        STANDALONE_NAME(PSUBW_XMM_XMMM128),
        STANDALONE_NAME(PSUBD_XMM_XMMM128),
        STANDALONE_NAME(PSUBQ_XMM_XMMM128),
        STANDALONE_NAME(PSUBSB_XMM_XMMM128),
        STANDALONE_NAME(PSUBSW_XMM_XMMM128),
        STANDALONE_NAME(PSUBUSB_XMM_XMMM128),
        STANDALONE_NAME(PSUBUSW_XMM_XMMM128),
        STANDALONE_NAME(PMULHUW_XMM_XMMM128),
        STANDALONE_NAME(PMULHW_XMM_XMMM128),
        STANDALONE_NAME(PMULLW_XMM_XMMM128),
        STANDALONE_NAME(PMULUDQ_XMM_XMMM128),
        STANDALONE_NAME(PMADDWD_XMM_XMMM128),
        STANDALONE_NAME(PSADBW_MMX_MMXM64),
        STANDALONE_NAME(PSADBW_XMM_XMMM128),
        STANDALONE_NAME(PAVGB_MMX_MMXM64),
        STANDALONE_NAME(PAVGW_MMX_MMXM64),
        STANDALONE_NAME(PAVGB_XMM_XMMM128),
        STANDALONE_NAME(PAVGW_XMM_XMMM128),
        STANDALONE_NAME(PMAXUB_XMM_XMMM128),
        STANDALONE_NAME(PMINUB_XMM_XMMM128),
        STANDALONE_NAME(PTEST_XMM_XMMM128),
        STANDALONE_NAME(PSRAW_XMM_IMM),
        STANDALONE_NAME(PSRAD_XMM_IMM),
        STANDALONE_NAME(PSRAQ_XMM_IMM),
        STANDALONE_NAME(PSLLW_MMX_IMM),
        STANDALONE_NAME(PSLLW_MMX_MMXM64),
        STANDALONE_NAME(PSLLD_MMX_IMM),
        STANDALONE_NAME(PSLLD_MMX_MMXM64),
        STANDALONE_NAME(PSLLQ_MMX_IMM),
        STANDALONE_NAME(PSLLQ_MMX_MMXM64),
        STANDALONE_NAME(PSRLW_MMX_IMM),
        STANDALONE_NAME(PSRLW_MMX_MMXM64),
        STANDALONE_NAME(PSRLD_MMX_IMM),
        STANDALONE_NAME(PSRLD_MMX_MMXM64),
        STANDALONE_NAME(PSRLQ_MMX_IMM),
        STANDALONE_NAME(PSRLQ_MMX_MMXM64),
        STANDALONE_NAME(PSLLW_XMM_IMM),
        STANDALONE_NAME(PSLLW_XMM_XMMM128),
        STANDALONE_NAME(PSLLD_XMM_IMM),
        STANDALONE_NAME(PSLLD_XMM_XMMM128),
        STANDALONE_NAME(PSLLQ_XMM_IMM),
        STANDALONE_NAME(PSLLQ_XMM_XMMM128),
        STANDALONE_NAME(PSRLW_XMM_IMM),
        STANDALONE_NAME(PSRLW_XMM_XMMM128),
        STANDALONE_NAME(PSRLD_XMM_IMM),
        STANDALONE_NAME(PSRLD_XMM_XMMM128),
        STANDALONE_NAME(PSRLQ_XMM_IMM),
        STANDALONE_NAME(PSRLQ_XMM_XMMM128),
        STANDALONE_NAME(PSLLDQ_XMM_IMM),
        STANDALONE_NAME(PSRLDQ_XMM_IMM),
        STANDALONE_NAME(PCMPISTRI_XMM_XMMM128_IMM),
        STANDALONE_NAME(PACKUSWB_XMM_XMMM128),
        STANDALONE_NAME(PACKUSDW_XMM_XMMM128),
        STANDALONE_NAME(PACKSSWB_XMM_XMMM128),
        STANDALONE_NAME(PACKSSDW_XMM_XMMM128),
        STANDALONE_NAME(UNPCKHPS_XMM_XMMM128),
        STANDALONE_NAME(UNPCKHPD_XMM_XMMM128),
        STANDALONE_NAME(UNPCKLPS_XMM_XMMM128),
        STANDALONE_NAME(UNPCKLPD_XMM_XMMM128),
        STANDALONE_NAME(MOVMSKPS_R32_XMM),
        STANDALONE_NAME(MOVMSKPS_R64_XMM),
        STANDALONE_NAME(MOVMSKPD_R32_XMM),
        STANDALONE_NAME(MOVMSKPD_R64_XMM),
        STANDALONE_NAME(RDTSC),
        STANDALONE_NAME(CPUID),
        STANDALONE_NAME(XGETBV),
        STANDALONE_NAME(FXSAVE_M64),
        STANDALONE_NAME(FXRSTOR_M64),
        STANDALONE_NAME(FWAIT),
        STANDALONE_NAME(RDPKRU),
        STANDALONE_NAME(WRPKRU),
        STANDALONE_NAME(RDSSPD),
        STANDALONE_NAME(PAUSE),
        STANDALONE_NAME(UNKNOWN),
    }};

    void Cpu::exec(const X64Instruction& insn) {
        return execFunctions_[(size_t)insn.insn()](*this, insn);
    }

    Cpu::BasicBlock Cpu::createBasicBlock(const X64Instruction* instructions, size_t count) const {
        Cpu::BasicBlock bb;
        bb.instructions.reserve(count);
        for(size_t i = 0; i < count; ++i) {
            bb.instructions.push_back(std::make_pair(instructions[i], execFunctions_[(size_t)instructions[i].insn()]));
        }
        return bb;
    }

    void Cpu::exec(const BasicBlock& bb) {
        for(const auto& p : bb.instructions) {
            set(R64::RIP, p.first.nextAddress());
            p.second(*this, p.first);
        }
    }

    void Cpu::execAddRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::add8(get(dst), get(src), &flags_));
    }
    void Cpu::execAddRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::add8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execAddRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::add16(get(dst), get(src), &flags_));
    }
    void Cpu::execAddRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::add16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execAddRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::add32(get(dst), get(src), &flags_));
    }
    void Cpu::execAddRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::add32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execAddRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::add64(get(dst), get(src), &flags_));
    }
    void Cpu::execAddRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::add64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execLockAddM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<RM8>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::add8(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockAddM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::add8(oldValue, get<u8>(src), &flags_);
        });
    }
    void Cpu::execLockAddM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<RM16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::add16(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockAddM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::add16(oldValue, get<u16>(src), &flags_);
        });
    }
    void Cpu::execLockAddM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<RM32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::add32(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockAddM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::add32(oldValue, get<u32>(src), &flags_);
        });
    }
    void Cpu::execLockAddM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<RM64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::add64(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockAddM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::add64(oldValue, get<u64>(src), &flags_);
        });
    }

    void Cpu::execAdcRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::adc8(get(dst), get(src), &flags_));
    }
    void Cpu::execAdcRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::adc8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execAdcRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::adc16(get(dst), get(src), &flags_));
    }
    void Cpu::execAdcRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::adc16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execAdcRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::adc32(get(dst), get(src), &flags_));
    }
    void Cpu::execAdcRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::adc32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execAdcRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::adc64(get(dst), get(src), &flags_));
    }
    void Cpu::execAdcRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::adc64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execSubRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::sub8(get(dst), get(src), &flags_));
    }
    void Cpu::execSubRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sub8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execSubRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::sub16(get(dst), get(src), &flags_));
    }
    void Cpu::execSubRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sub16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execSubRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::sub32(get(dst), get(src), &flags_));
    }
    void Cpu::execSubRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sub32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execSubRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::sub64(get(dst), get(src), &flags_));
    }
    void Cpu::execSubRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sub64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execLockSubM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<RM8>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::sub8(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockSubM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::sub8(oldValue, get<u8>(src), &flags_);
        });
    }
    void Cpu::execLockSubM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<RM16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::sub16(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockSubM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::sub16(oldValue, get<u16>(src), &flags_);
        });
    }
    void Cpu::execLockSubM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<RM32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::sub32(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockSubM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::sub32(oldValue, get<u32>(src), &flags_);
        });
    }
    void Cpu::execLockSubM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<RM64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::sub64(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockSubM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::sub64(oldValue, get<u64>(src), &flags_);
        });
    }

    void Cpu::execSbbRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::sbb8(get(dst), get(src), &flags_));
    }
    void Cpu::execSbbRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sbb8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execSbbRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::sbb16(get(dst), get(src), &flags_));
    }
    void Cpu::execSbbRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sbb16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execSbbRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::sbb32(get(dst), get(src), &flags_));
    }
    void Cpu::execSbbRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sbb32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execSbbRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::sbb64(get(dst), get(src), &flags_));
    }
    void Cpu::execSbbRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sbb64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execNegRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        set(dst, Impl::neg8(get(dst), &flags_));
    }
    void Cpu::execNegRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        set(dst, Impl::neg16(get(dst), &flags_));
    }
    void Cpu::execNegRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        set(dst, Impl::neg32(get(dst), &flags_));
    }
    void Cpu::execNegRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        set(dst, Impl::neg64(get(dst), &flags_));
    }

    void Cpu::execMulRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        auto res = Impl::mul8(get(R8::AL), get(dst), &flags_);
        set(R16::AX, (u16)((u16)res.first << 8 | (u16)res.second));
    }

    void Cpu::execMulRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        auto res = Impl::mul16(get(R16::AX), get(dst), &flags_);
        set(R16::DX, res.first);
        set(R16::AX, res.second);
    }

    void Cpu::execMulRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        auto res = Impl::mul32(get(R32::EAX), get(dst), &flags_);
        set(R32::EDX, res.first);
        set(R32::EAX, res.second);
    }

    void Cpu::execMulRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        auto res = Impl::mul64(get(R64::RAX), get(dst), &flags_);
        set(R64::RDX, res.first);
        set(R64::RAX, res.second);
    }

    void Cpu::execImul1RM16(const X64Instruction& ins) {
        const auto& src = ins.op0<RM16>();
        auto res = Impl::imul16(get(R16::AX), get(src), &flags_);
        set(R16::DX, res.first);
        set(R16::AX, res.second);
    }
    void Cpu::execImul2R16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<RM16>();
        auto res = Impl::imul16(get(dst), get(src), &flags_);
        set(dst, res.second);
    }
    void Cpu::execImul3R16RM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src1 = ins.op1<RM16>();
        const auto& src2 = ins.op2<Imm>();
        auto res = Impl::imul16(get(src1), get<u16>(src2), &flags_);
        set(dst, res.second);
    }
    void Cpu::execImul1RM32(const X64Instruction& ins) {
        const auto& src = ins.op0<RM32>();
        auto res = Impl::imul32(get(R32::EAX), get(src), &flags_);
        set(R32::EDX, res.first);
        set(R32::EAX, res.second);
    }
    void Cpu::execImul2R32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        auto res = Impl::imul32(get(dst), get(src), &flags_);
        set(dst, res.second);
    }
    void Cpu::execImul3R32RM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src1 = ins.op1<RM32>();
        const auto& src2 = ins.op2<Imm>();
        auto res = Impl::imul32(get(src1), get<u32>(src2), &flags_);
        set(dst, res.second);
    }
    void Cpu::execImul1RM64(const X64Instruction& ins) {
        const auto& src = ins.op0<RM64>();
        auto res = Impl::imul64(get(R64::RAX), get(src), &flags_);
        set(R64::RDX, res.first);
        set(R64::RAX, res.second);
    }
    void Cpu::execImul2R64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        auto res = Impl::imul64(get(dst), get(src), &flags_);
        set(dst, res.second);
    }
    void Cpu::execImul3R64RM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src1 = ins.op1<RM64>();
        const auto& src2 = ins.op2<Imm>();
        auto res = Impl::imul64(get(src1), get<u64>(src2), &flags_);
        set(dst, res.second);
    }

    void Cpu::execDivRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        auto res = Impl::div8(get(R8::AH), get(R8::AL), get(dst));
        set(R8::AL, res.first);
        set(R8::AH, res.second);
    }

    void Cpu::execDivRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        auto res = Impl::div16(get(R16::DX), get(R16::AX), get(dst));
        set(R16::AX, res.first);
        set(R16::DX, res.second);
    }

    void Cpu::execDivRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        auto res = Impl::div32(get(R32::EDX), get(R32::EAX), get(dst));
        set(R32::EAX, res.first);
        set(R32::EDX, res.second);
    }

    void Cpu::execDivRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        auto res = Impl::div64(get(R64::RDX), get(R64::RAX), get(dst));
        set(R64::RAX, res.first);
        set(R64::RDX, res.second);
    }

    void Cpu::execIdivRM32(const X64Instruction& ins) {
        const auto& src = ins.op0<RM32>();
        auto res = host::idiv32(get(R32::EDX), get(R32::EAX), get(src));
        set(R32::EAX, res.quotient);
        set(R32::EDX, res.remainder);
    }

    void Cpu::execIdivRM64(const X64Instruction& ins) {
        const auto& src = ins.op0<RM64>();
        auto res = host::idiv64(get(R64::RDX), get(R64::RAX), get(src));
        set(R64::RAX, res.quotient);
        set(R64::RDX, res.remainder);
    }

    void Cpu::execAndRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::and8(get(dst), get(src), &flags_));
    }
    void Cpu::execAndRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::and8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execAndRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::and16(get(dst), get(src), &flags_));
    }
    void Cpu::execAndRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::and16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execAndRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::and32(get(dst), get(src), &flags_));
    }
    void Cpu::execAndRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::and32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execAndRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::and64(get(dst), get(src), &flags_));
    }
    void Cpu::execAndRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::and64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execOrRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::or8(get(dst), get(src), &flags_));
    }
    void Cpu::execOrRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::or8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execOrRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::or16(get(dst), get(src), &flags_));
    }
    void Cpu::execOrRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::or16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execOrRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::or32(get(dst), get(src), &flags_));
    }
    void Cpu::execOrRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::or32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execOrRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::or64(get(dst), get(src), &flags_));
    }
    void Cpu::execOrRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::or64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execLockOrM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<RM8>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::or8(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockOrM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::or8(oldValue, get<u8>(src), &flags_);
        });
    }
    void Cpu::execLockOrM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<RM16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::or16(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockOrM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::or16(oldValue, get<u16>(src), &flags_);
        });
    }
    void Cpu::execLockOrM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<RM32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::or32(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockOrM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::or32(oldValue, get<u32>(src), &flags_);
        });
    }
    void Cpu::execLockOrM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<RM64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::or64(oldValue, get(src), &flags_);
        });
    }
    void Cpu::execLockOrM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::or64(oldValue, get<u64>(src), &flags_);
        });
    }

    void Cpu::execXorRM8RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<RM8>();
        set(dst, Impl::xor8(get(dst), get(src), &flags_));
    }
    void Cpu::execXorRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::xor8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execXorRM16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::xor16(get(dst), get(src), &flags_));
    }
    void Cpu::execXorRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::xor16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execXorRM32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::xor32(get(dst), get(src), &flags_));
    }
    void Cpu::execXorRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::xor32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execXorRM64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::xor64(get(dst), get(src), &flags_));
    }
    void Cpu::execXorRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::xor64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execNotRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        set(dst, ~get(dst));
    }
    void Cpu::execNotRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        set(dst, ~get(dst));
    }
    void Cpu::execNotRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        set(dst, ~get(dst));
    }
    void Cpu::execNotRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        set(dst, ~get(dst));
    }

    void Cpu::execXchgRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        u8 dstValue = get(dst);
        u8 srcValue = get(src);
        set(dst, srcValue);
        set(src, dstValue);
    }
    void Cpu::execXchgRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R16>();
        u16 dstValue = get(dst);
        u16 srcValue = get(src);
        set(dst, srcValue);
        set(src, dstValue);
    }
    void Cpu::execXchgRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R32>();
        u32 dstValue = get(dst);
        u32 srcValue = get(src);
        set(dst, srcValue);
        set(src, dstValue);
    }
    void Cpu::execXchgRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        set(dst, srcValue);
        set(src, dstValue);
    }

    void Cpu::execXaddRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R16>();
        u16 dstValue = get(dst);
        u16 srcValue = get(src);
        u16 tmpValue = Impl::add16(dstValue, srcValue, &flags_);
        set(dst, tmpValue);
        set(src, dstValue);
    }
    void Cpu::execXaddRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R32>();
        u32 dstValue = get(dst);
        u32 srcValue = get(src);
        u32 tmpValue = Impl::add32(dstValue, srcValue, &flags_);
        set(dst, tmpValue);
        set(src, dstValue);
    }
    void Cpu::execXaddRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        u64 tmpValue = Impl::add64(dstValue, srcValue, &flags_);
        set(dst, tmpValue);
        set(src, dstValue);
    }

    void Cpu::execLockXaddM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<R16>();
        Ptr16 address = resolve(dst);
        u16 srcValue = get(src);
        mmu_->withExclusiveRegion(address, [&](u16 oldValue) -> u16 {
            u16 newValue = Impl::add16(oldValue, srcValue, &flags_);
            set(src, oldValue);
            return newValue;
        });
    }
    void Cpu::execLockXaddM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<R32>();
        Ptr32 address = resolve(dst);
        u32 srcValue = get(src);
        mmu_->withExclusiveRegion(address, [&](u32 oldValue) -> u32 {
            u32 newValue = Impl::add32(oldValue, srcValue, &flags_);
            set(src, oldValue);
            return newValue;
        });
    }
    void Cpu::execLockXaddM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<R64>();
        Ptr64 address = resolve(dst);
        u64 srcValue = get(src);
        mmu_->withExclusiveRegion(address, [&](u64 oldValue) -> u64 {
            u64 newValue = Impl::add64(oldValue, srcValue, &flags_);
            set(src, oldValue);
            return newValue;
        });
    }

    template<typename T, typename U> T narrow(const U& val);
    template<> u32 narrow(const u64& val) { return (u32)val; }
    template<> u32 narrow(const Xmm& val) { return (u32)val.lo; }
    template<> u64 narrow(const Xmm& val) { return val.lo; }

    template<typename T, typename U> T zeroExtend(const U& val);
    template<> u32 zeroExtend(const u16& val) { return (u32)val; }
    template<> u64 zeroExtend(const u32& val) { return (u64)val; }
    template<> Xmm zeroExtend(const u32& val) { return Xmm{ val, 0 }; }
    template<> Xmm zeroExtend(const u64& val) { return Xmm{ val, 0 }; }

    template<typename T, typename U> T writeLow(T t, U u);
    template<> Xmm writeLow(Xmm t, u32 u) { return Xmm{(u64)u, t.hi}; }
    template<> Xmm writeLow(Xmm t, u64 u) { return Xmm{u, t.hi}; }


    template<Size size>
    void Cpu::execMovRR(const X64Instruction& ins) {
        const auto& dst = ins.op0<R<size>>();
        const auto& src = ins.op1<R<size>>();
        set(dst, get(src));
    }

    void Cpu::execMovMMXMMX(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMX>();
        set(dst, get(src));
    }

    template<Size size>
    void Cpu::execMovRM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R<size>>();
        const auto& src = ins.op1<M<size>>();
        set(dst, get(resolve(src)));
    }

    template<Size size>
    void Cpu::execMovMR(const X64Instruction& ins) {
        const auto& dst = ins.op0<M<size>>();
        const auto& src = ins.op1<R<size>>();
        set(resolve(dst), get(src));
    }

    template<Size size>
    void Cpu::execMovRImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<R<size>>();
        const auto& src = ins.op1<Imm>();
        set(dst, get<U<size>>(src));
    }

    template<Size size>
    void Cpu::execMovMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M<size>>();
        const auto& src = ins.op1<Imm>();
        set(resolve(dst), get<U<size>>(src));
    }

    static bool is128bitAligned(Ptr128 ptr) {
        return ptr.address() % 16 == 0;
    }

    void Cpu::execMovq2dq(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<MMX>();
        u64 srcValue = get(src);
        u128 dstValue { srcValue, 0 };
        set(dst, dstValue);
    }

    void Cpu::execMovaXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M128>();
        auto srcAddress = resolve(src);
#if COMPLAIN_ABOUT_ALIGNMENT
        verify(is128bitAligned(srcAddress), [&]() {
            fmt::print("source address {:#x} should be 16byte aligned\n", srcAddress.address());
        });
#endif
        set(dst, get(srcAddress));
    }

    void Cpu::execMovaM128XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M128>();
        const auto& src = ins.op1<XMM>();
        auto dstAddress = resolve(dst);
#if COMPLAIN_ABOUT_ALIGNMENT
        verify(is128bitAligned(dstAddress), [&]() {
            fmt::print("destination address {:#x} should be 16byte aligned\n", dstAddress.address());
        });
#endif
        set(dstAddress, get(src));
    }

    void Cpu::execMovuXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M128>();
        auto srcAddress = resolve(src);
        if(is128bitAligned(srcAddress)) {
            set(dst, get(srcAddress));
        } else {
            set(dst, getUnaligned(srcAddress));
        }
    }

    void Cpu::execMovuM128XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M128>();
        const auto& src = ins.op1<XMM>();
        auto dstAddress = resolve(dst);
        if(is128bitAligned(dstAddress)) {
            set(dstAddress, get(src));
        } else {
            setUnaligned(dstAddress, get(src));
        }
    }

    void Cpu::execMovsxR16RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<RM8>();
        set(dst, signExtend<u16>(get(src)));
    }
    void Cpu::execMovsxR32RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM8>();
        set(dst, signExtend<u32>(get(src)));
    }
    void Cpu::execMovsxR32RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM16>();
        set(dst, signExtend<u32>(get(src)));
    }
    void Cpu::execMovsxR64RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM8>();
        set(dst, signExtend<u64>(get(src)));
    }
    void Cpu::execMovsxR64RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM16>();
        set(dst, signExtend<u64>(get(src)));
    }
    void Cpu::execMovsxR64RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM32>();
        set(dst, signExtend<u64>(get(src)));
    }

    void Cpu::execMovzxR16RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<RM8>();
        set(dst, (u16)get(src));
    }
    void Cpu::execMovzxR32RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM8>();
        set(dst, (u32)get(src));
    }
    void Cpu::execMovzxR32RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM16>();
        set(dst, (u32)get(src));
    }
    void Cpu::execMovzxR64RM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM8>();
        set(dst, (u64)get(src));
    }
    void Cpu::execMovzxR64RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM16>();
        set(dst, (u64)get(src));
    }
    void Cpu::execMovzxR64RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM32>();
        set(dst, (u64)get(src));
    }

    void Cpu::execLeaR32Encoding(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<Encoding>();
        set(dst, narrow<u32, u64>(resolve(src)));
    }
    void Cpu::execLeaR64Encoding(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<Encoding>();
        set(dst, resolve(src));
    }

    void Cpu::execPushImm(const X64Instruction& ins) {
        const auto& src = ins.op0<Imm>();
        push32(get<u32>(src));
    }
    void Cpu::execPushRM32(const X64Instruction& ins) {
        const auto& src = ins.op0<RM32>();
        push32(get(src));
    }
    void Cpu::execPushRM64(const X64Instruction& ins) {
        const auto& src = ins.op0<RM64>();
        push64(get(src));
    }

    void Cpu::execPopR32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        set(dst, pop32());
    }

    void Cpu::execPopR64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        set(dst, pop64());
    }

    void Cpu::execPopM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        set(resolve(dst), pop32());
    }

    void Cpu::execPopM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        set(resolve(dst), pop64());
    }

    void Cpu::execPushfq(const X64Instruction&) {
        push64(flags_.toRflags());
    }

    void Cpu::execPopfq(const X64Instruction&) {
        u64 rflags = pop64();
        flags_ = Flags::fromRflags(rflags);
    }

    void Cpu::execCallDirect(const X64Instruction& ins) {
        u64 address =  ins.op0<u64>();
        push64(regs_.rip());
        vm_->notifyCall(address);
        regs_.rip() = address;
    }

    void Cpu::execCallIndirectRM32(const X64Instruction& ins) {
        const auto& src = ins.op0<RM32>();
        u64 address = get(src);
        push64(regs_.rip());
        vm_->notifyCall(address);
        regs_.rip() = address;
    }

    void Cpu::execCallIndirectRM64(const X64Instruction& ins) {
        const auto& src = ins.op0<RM64>();
        u64 address = get(src);
        push64(regs_.rip());
        vm_->notifyCall(address);
        regs_.rip() = address;
    }

    void Cpu::execRet(const X64Instruction&) {
        regs_.rip() = pop64();
        vm_->notifyRet();
    }

    void Cpu::execRetImm(const X64Instruction& ins) {
        const auto& src = ins.op0<Imm>();
        regs_.rip() = pop64();
        regs_.rsp() += get<u64>(src);
        vm_->notifyRet();
    }

    void Cpu::execLeave(const X64Instruction&) {
        regs_.rsp() = regs_.rbp();
        regs_.rbp() = pop64();
    }

    // NOLINTBEGIN(readability-convert-member-functions-to-static)
    void Cpu::execHalt(const X64Instruction&) {
        verify(false, "Halt not implemented");
    }
    
    void Cpu::execNop(const X64Instruction&) { }

    void Cpu::execUd2(const X64Instruction&) {
        fmt::print(stderr, "Illegal instruction\n");
        verify(false);
    }

    void Cpu::execUnknown(const X64Instruction& ins) {
        const auto& mnemonic = ins.op0<std::array<char, 16>>();
        fmt::print("unknown {}\n", mnemonic.data());
        verify(false);
    }
    // NOLINTEND(readability-convert-member-functions-to-static)

    void Cpu::execCdq(const X64Instruction&) { set(R32::EDX, (get(R32::EAX) & 0x80000000) ? 0xFFFFFFFF : 0x0); }
    void Cpu::execCqo(const X64Instruction&) { set(R64::RDX, (get(R64::RAX) & 0x8000000000000000) ? 0xFFFFFFFFFFFFFFFF : 0x0); }

    void Cpu::execIncRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        set(dst, Impl::inc8(get(dst), &flags_));
    }
    void Cpu::execIncRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        set(dst, Impl::inc16(get(dst), &flags_));
    }
    void Cpu::execIncRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        set(dst, Impl::inc32(get(dst), &flags_));
    }
    void Cpu::execIncRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        set(dst, Impl::inc64(get(dst), &flags_));
    }

    void Cpu::execLockIncM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::inc8(oldValue, &flags_);
        });
    }
    void Cpu::execLockIncM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::inc16(oldValue, &flags_);
        });
    }
    void Cpu::execLockIncM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::inc32(oldValue, &flags_);
        });
    }
    void Cpu::execLockIncM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::inc64(oldValue, &flags_);
        });
    }

    void Cpu::execDecRM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        set(dst, Impl::dec8(get(dst), &flags_));
    }
    void Cpu::execDecRM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        set(dst, Impl::dec16(get(dst), &flags_));
    }
    void Cpu::execDecRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        set(dst, Impl::dec32(get(dst), &flags_));
    }
    void Cpu::execDecRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        set(dst, Impl::dec64(get(dst), &flags_));
    }

    void Cpu::execLockDecM8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u8 oldValue) {
            return Impl::dec8(oldValue, &flags_);
        });
    }
    void Cpu::execLockDecM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::dec16(oldValue, &flags_);
        });
    }
    void Cpu::execLockDecM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::dec32(oldValue, &flags_);
        });
    }
    void Cpu::execLockDecM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::dec64(oldValue, &flags_);
        });
    }

    void Cpu::execShlRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shl8(get(dst), get(src), &flags_));
    }
    void Cpu::execShlRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shl8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execShlRM16R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shl16(get(dst), get(src), &flags_));
    }
    void Cpu::execShlRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shl16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execShlRM32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shl32(get(dst), get(src), &flags_));
    }
    void Cpu::execShlRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shl32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execShlRM64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shl64(get(dst), get(src), &flags_));
    }
    void Cpu::execShlRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shl64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execShrRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shr8(get(dst), get(src), &flags_));
    }
    void Cpu::execShrRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shr8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execShrRM16R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shr16(get(dst), get(src), &flags_));
    }
    void Cpu::execShrRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shr16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execShrRM32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shr32(get(dst), get(src), &flags_));
    }
    void Cpu::execShrRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shr32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execShrRM64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::shr64(get(dst), get(src), &flags_));
    }
    void Cpu::execShrRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::shr64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execShldRM32R32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src1 = ins.op1<R32>();
        const auto& src2 = ins.op2<R8>();
        set(dst, Impl::shld32(get(dst), get(src1), get(src2), &flags_));
    }
    void Cpu::execShldRM32R32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src1 = ins.op1<R32>();
        const auto& src2 = ins.op2<Imm>();
        set(dst, Impl::shld32(get(dst), get(src1), get<u8>(src2), &flags_));
    }
    void Cpu::execShldRM64R64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src1 = ins.op1<R64>();
        const auto& src2 = ins.op2<R8>();
        set(dst, Impl::shld64(get(dst), get(src1), get(src2), &flags_));
    }
    void Cpu::execShldRM64R64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src1 = ins.op1<R64>();
        const auto& src2 = ins.op2<Imm>();
        set(dst, Impl::shld64(get(dst), get(src1), get<u8>(src2), &flags_));
    }

    void Cpu::execShrdRM32R32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src1 = ins.op1<R32>();
        const auto& src2 = ins.op2<R8>();
        set(dst, Impl::shrd32(get(dst), get(src1), get(src2), &flags_));
    }
    void Cpu::execShrdRM32R32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src1 = ins.op1<R32>();
        const auto& src2 = ins.op2<Imm>();
        set(dst, Impl::shrd32(get(dst), get(src1), get<u8>(src2), &flags_));
    }
    void Cpu::execShrdRM64R64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src1 = ins.op1<R64>();
        const auto& src2 = ins.op2<R8>();
        set(dst, Impl::shrd64(get(dst), get(src1), get(src2), &flags_));
    }
    void Cpu::execShrdRM64R64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src1 = ins.op1<R64>();
        const auto& src2 = ins.op2<Imm>();
        set(dst, Impl::shrd64(get(dst), get(src1), get<u8>(src2), &flags_));
    }

    void Cpu::execSarRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::sar8(get(dst), get(src), &flags_));
    }
    void Cpu::execSarRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sar8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execSarRM16R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::sar16(get(dst), get(src), &flags_));
    }
    void Cpu::execSarRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sar16(get(dst), get<u16>(src), &flags_));
    }
    void Cpu::execSarRM32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::sar32(get(dst), get(src), &flags_));
    }
    void Cpu::execSarRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sar32(get(dst), get<u32>(src), &flags_));
    }
    void Cpu::execSarRM64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::sar64(get(dst), get(src), &flags_));
    }
    void Cpu::execSarRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::sar64(get(dst), get<u64>(src), &flags_));
    }

    void Cpu::execSarxR32RM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        const auto& count = ins.op2<R32>();
        Flags flags;
        set(dst, Impl::sar32(get(src), get(count), &flags));
    }
    void Cpu::execSarxR64RM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        const auto& count = ins.op2<R64>();
        Flags flags;
        set(dst, Impl::sar64(get(src), get(count), &flags));
    }
    void Cpu::execShlxR32RM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        const auto& count = ins.op2<R32>();
        Flags flags;
        set(dst, Impl::shl32(get(src), get(count), &flags));
    }
    void Cpu::execShlxR64RM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        const auto& count = ins.op2<R64>();
        Flags flags;
        set(dst, Impl::shl64(get(src), get(count), &flags));
    }
    void Cpu::execShrxR32RM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        const auto& count = ins.op2<R32>();
        Flags flags;
        set(dst, Impl::shr32(get(src), get(count), &flags));
    }
    void Cpu::execShrxR64RM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        const auto& count = ins.op2<R64>();
        Flags flags;
        set(dst, Impl::shr64(get(src), get(count), &flags));
    }

    void Cpu::execRolRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::rol8(get(dst), get(src), &flags_));
    }
    void Cpu::execRolRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::rol8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRolRM16R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::rol16(get(dst), get(src), &flags_));
    }
    void Cpu::execRolRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::rol16(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRolRM32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::rol32(get(dst), get(src), &flags_));
    }
    void Cpu::execRolRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::rol32(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRolRM64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::rol64(get(dst), get(src), &flags_));
    }
    void Cpu::execRolRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::rol64(get(dst), get<u8>(src), &flags_));
    }

    void Cpu::execRorRM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::ror8(get(dst), get(src), &flags_));
    }
    void Cpu::execRorRM8Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM8>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::ror8(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRorRM16R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::ror16(get(dst), get(src), &flags_));
    }
    void Cpu::execRorRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::ror16(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRorRM32R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::ror32(get(dst), get(src), &flags_));
    }
    void Cpu::execRorRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::ror32(get(dst), get<u8>(src), &flags_));
    }
    void Cpu::execRorRM64R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<R8>();
        set(dst, Impl::ror64(get(dst), get(src), &flags_));
    }
    void Cpu::execRorRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::ror64(get(dst), get<u8>(src), &flags_));
    }

    void Cpu::execTzcntR16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::tzcnt16(get(src), &flags_));
    }
    void Cpu::execTzcntR32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::tzcnt32(get(src), &flags_));
    }
    void Cpu::execTzcntR64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::tzcnt64(get(src), &flags_));
    }

    void Cpu::execBtRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<R16>();
        Impl::bt16(get(dst), get(bit), &flags_);
    }
    void Cpu::execBtRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<Imm>();
        Impl::bt16(get(dst), get<u16>(bit), &flags_);
    }
    void Cpu::execBtRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<R32>();
        Impl::bt32(get(dst), get(bit), &flags_);
    }
    void Cpu::execBtRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<Imm>();
        Impl::bt32(get(dst), get<u32>(bit), &flags_);
    }
    void Cpu::execBtRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<R64>();
        Impl::bt64(get(dst), get(bit), &flags_);
    }
    void Cpu::execBtRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<Imm>();
        Impl::bt64(get(dst), get<u64>(bit), &flags_);
    }

    void Cpu::execBtrRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<R16>();
        set(dst, Impl::btr16(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtrRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btr16(get(dst), get<u16>(bit), &flags_));
    }
    void Cpu::execBtrRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<R32>();
        set(dst, Impl::btr32(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtrRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btr32(get(dst), get<u32>(bit), &flags_));
    }
    void Cpu::execBtrRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<R64>();
        set(dst, Impl::btr64(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtrRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btr64(get(dst), get<u64>(bit), &flags_));
    }

    void Cpu::execBtcRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<R16>();
        set(dst, Impl::btc16(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtcRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btc16(get(dst), get<u16>(bit), &flags_));
    }
    void Cpu::execBtcRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<R32>();
        set(dst, Impl::btc32(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtcRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btc32(get(dst), get<u32>(bit), &flags_));
    }
    void Cpu::execBtcRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<R64>();
        set(dst, Impl::btc64(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtcRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::btc64(get(dst), get<u64>(bit), &flags_));
    }

    void Cpu::execBtsRM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<R16>();
        set(dst, Impl::bts16(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtsRM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM16>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::bts16(get(dst), get<u16>(bit), &flags_));
    }
    void Cpu::execBtsRM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<R32>();
        set(dst, Impl::bts32(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtsRM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::bts32(get(dst), get<u32>(bit), &flags_));
    }
    void Cpu::execBtsRM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<R64>();
        set(dst, Impl::bts64(get(dst), get(bit), &flags_));
    }
    void Cpu::execBtsRM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& bit = ins.op1<Imm>();
        set(dst, Impl::bts64(get(dst), get<u64>(bit), &flags_));
    }

    void Cpu::execLockBtsM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& bit = ins.op1<R16>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::bts16(oldValue, get(bit), &flags_);
        });
    }
    void Cpu::execLockBtsM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& bit = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u16 oldValue) {
            return Impl::bts16(oldValue, get<u16>(bit), &flags_);
        });
    }
    void Cpu::execLockBtsM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& bit = ins.op1<R32>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::bts32(oldValue, get(bit), &flags_);
        });
    }
    void Cpu::execLockBtsM32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& bit = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u32 oldValue) {
            return Impl::bts32(oldValue, get<u32>(bit), &flags_);
        });
    }
    void Cpu::execLockBtsM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& bit = ins.op1<R64>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::bts64(oldValue, get(bit), &flags_);
        });
    }
    void Cpu::execLockBtsM64Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& bit = ins.op1<Imm>();
        mmu_->withExclusiveRegion(resolve(dst), [&](u64 oldValue) {
            return Impl::bts64(oldValue, get<u64>(bit), &flags_);
        });
    }

    void Cpu::execTestRM8R8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM8>();
        const auto& src2 = ins.op1<R8>();
        Impl::test8(get(src1), get(src2), &flags_);
    }
    void Cpu::execTestRM8Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM8>();
        const auto& src2 = ins.op1<Imm>();
        Impl::test8(get(src1), get<u8>(src2), &flags_);
    }
    void Cpu::execTestRM16R16(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM16>();
        const auto& src2 = ins.op1<R16>();
        Impl::test16(get(src1), get(src2), &flags_);
    }
    void Cpu::execTestRM16Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM16>();
        const auto& src2 = ins.op1<Imm>();
        Impl::test16(get(src1), get<u16>(src2), &flags_);
    }
    void Cpu::execTestRM32R32(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM32>();
        const auto& src2 = ins.op1<R32>();
        Impl::test32(get(src1), get(src2), &flags_);
    }
    void Cpu::execTestRM32Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM32>();
        const auto& src2 = ins.op1<Imm>();
        Impl::test32(get(src1), get<u32>(src2), &flags_);
    }
    void Cpu::execTestRM64R64(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM64>();
        const auto& src2 = ins.op1<R64>();
        Impl::test64(get(src1), get(src2), &flags_);
    }
    void Cpu::execTestRM64Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM64>();
        const auto& src2 = ins.op1<Imm>();
        Impl::test64(get(src1), get<u64>(src2), &flags_);
    }

    void Cpu::execCmpRM8RM8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM8>();
        const auto& src2 = ins.op1<RM8>();
        Impl::cmp8(get(src1), get(src2), &flags_);
    }
    void Cpu::execCmpRM8Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM8>();
        const auto& src2 = ins.op1<Imm>();
        Impl::cmp8(get(src1), get<u8>(src2), &flags_);
    }
    void Cpu::execCmpRM16RM16(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM16>();
        const auto& src2 = ins.op1<RM16>();
        Impl::cmp16(get(src1), get(src2), &flags_);
    }
    void Cpu::execCmpRM16Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM16>();
        const auto& src2 = ins.op1<Imm>();
        Impl::cmp16(get(src1), get<u16>(src2), &flags_);
    }
    void Cpu::execCmpRM32RM32(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM32>();
        const auto& src2 = ins.op1<RM32>();
        Impl::cmp32(get(src1), get(src2), &flags_);
    }
    void Cpu::execCmpRM32Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM32>();
        const auto& src2 = ins.op1<Imm>();
        Impl::cmp32(get(src1), get<u32>(src2), &flags_);
    }
    void Cpu::execCmpRM64RM64(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM64>();
        const auto& src2 = ins.op1<RM64>();
        Impl::cmp64(get(src1), get(src2), &flags_);
    }
    void Cpu::execCmpRM64Imm(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM64>();
        const auto& src2 = ins.op1<Imm>();
        Impl::cmp64(get(src1), get<u64>(src2), &flags_);
    }

    template<typename Dst>
    void Cpu::execCmpxchg8Impl(Dst dst, u8 src) {
        u8 eax = get(R8::AL);
        u8 dest = get(dst);
        Impl::cmpxchg8(eax, dest, &flags_);
        if(flags_.zero == 1) {
            set(dst, src);
        } else {
            set(R8::AL, dest);
        }
    }

    template<typename Dst>
    void Cpu::execCmpxchg16Impl(Dst dst, u16 src) {
        u16 eax = get(R16::AX);
        u16 dest = get(dst);
        Impl::cmpxchg16(eax, dest, &flags_);
        if(flags_.zero == 1) {
            set(dst, src);
        } else {
            set(R16::AX, dest);
        }
    }

    template<typename Dst>
    void Cpu::execCmpxchg32Impl(Dst dst, u32 src) {
        u32 eax = get(R32::EAX);
        u32 dest = get(dst);
        Impl::cmpxchg32(eax, dest, &flags_);
        if(flags_.zero == 1) {
            set(dst, src);
        } else {
            set(R32::EAX, dest);
        }
    }

    template<typename Dst>
    void Cpu::execCmpxchg64Impl(Dst dst, u64 src) {
        u64 rax = get(R64::RAX);
        u64 dest = get(dst);
        Impl::cmpxchg64(rax, dest, &flags_);
        if(flags_.zero == 1) {
            set(dst, src);
        } else {
            set(R64::RAX, dest);
        }
    }

    void Cpu::execLockCmpxchg8Impl(Ptr8 dst, u8 src) {
        u8 eax = get(R8::AL);
        mmu_->withExclusiveRegion(dst, [&](u8 oldValue) {
            Impl::cmpxchg8(eax, oldValue, &flags_);
            if(flags_.zero == 1) {
                return src;
            } else {
                set(R8::AL, oldValue);
                return oldValue;
            }
        });
    }

    void Cpu::execLockCmpxchg16Impl(Ptr16 dst, u16 src) {
        u16 eax = get(R16::AX);
        mmu_->withExclusiveRegion(dst, [&](u16 oldValue) {
            Impl::cmpxchg16(eax, oldValue, &flags_);
            if(flags_.zero == 1) {
                return src;
            } else {
                set(R16::AX, oldValue);
                return oldValue;
            }
        });
    }

    void Cpu::execLockCmpxchg32Impl(Ptr32 dst, u32 src) {
        u32 eax = get(R32::EAX);
        mmu_->withExclusiveRegion(dst, [&](u32 oldValue) {
            Impl::cmpxchg32(eax, oldValue, &flags_);
            if(flags_.zero == 1) {
                return src;
            } else {
                set(R32::EAX, oldValue);
                return oldValue;
            }
        });
    }

    void Cpu::execLockCmpxchg64Impl(Ptr64 dst, u64 src) {
        u64 eax = get(R64::RAX);
        mmu_->withExclusiveRegion(dst, [&](u64 oldValue) {
            Impl::cmpxchg64(eax, oldValue, &flags_);
            if(flags_.zero == 1) {
                return src;
            } else {
                set(R64::RAX, oldValue);
                return oldValue;
            }
        });
    }

    void Cpu::execCmpxchgRM8R8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM8>();
        const auto& src2 = ins.op1<R8>();
        execCmpxchg8Impl(src1, get(src2));
    }
    void Cpu::execCmpxchgRM16R16(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM16>();
        const auto& src2 = ins.op1<R16>();
        execCmpxchg16Impl(src1, get(src2));
    }
    void Cpu::execCmpxchgRM32R32(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM32>();
        const auto& src2 = ins.op1<R32>();
        execCmpxchg32Impl(src1, get(src2));
    }
    void Cpu::execCmpxchgRM64R64(const X64Instruction& ins) {
        const auto& src1 = ins.op0<RM64>();
        const auto& src2 = ins.op1<R64>();
        execCmpxchg64Impl(src1, get(src2));
    }

    void Cpu::execLockCmpxchgM8R8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<M8>();
        const auto& src2 = ins.op1<R8>();
        execLockCmpxchg8Impl(resolve(src1), get(src2));
    }
    void Cpu::execLockCmpxchgM16R16(const X64Instruction& ins) {
        const auto& src1 = ins.op0<M16>();
        const auto& src2 = ins.op1<R16>();
        execLockCmpxchg16Impl(resolve(src1), get(src2));
    }
    void Cpu::execLockCmpxchgM32R32(const X64Instruction& ins) {
        const auto& src1 = ins.op0<M32>();
        const auto& src2 = ins.op1<R32>();
        execLockCmpxchg32Impl(resolve(src1), get(src2));
    }
    void Cpu::execLockCmpxchgM64R64(const X64Instruction& ins) {
        const auto& src1 = ins.op0<M64>();
        const auto& src2 = ins.op1<R64>();
        execLockCmpxchg64Impl(resolve(src1), get(src2));
    }

    template<typename Dst>
    void Cpu::execSet(Cond cond, Dst dst) {
        set(dst, flags_.matches(cond));
    }

    void Cpu::execSetRM8(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        const auto& dst = ins.op1<RM8>();
        execSet(cond, dst);
    }

    void Cpu::execJmpRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        u64 dstValue = (u64)get(dst);
        regs_.rip() = dstValue;
    }

    void Cpu::execJmpRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        u64 dstValue = get(dst);
        regs_.rip() = dstValue;
    }

    void Cpu::execJmpu32(const X64Instruction& ins) {
        const auto& dst = ins.op0<u32>();
        u64 dstValue = dst;
        regs_.rip() = dstValue;
    }

    void Cpu::execJe(const X64Instruction& ins) {
        if(flags_.matches(Cond::E)) {
            u64 dst = ins.op0<u64>();
            regs_.rip() = dst;
        }
    }

    void Cpu::execJne(const X64Instruction& ins) {
        if(flags_.matches(Cond::NE)) {
            u64 dst = ins.op0<u64>();
            regs_.rip() = dst;
        }
    }

    void Cpu::execJcc(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        if(flags_.matches(cond)) {
            u64 dst = ins.op1<u64>();
            regs_.rip() = dst;
        }
    }

    void Cpu::execBsrR16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<R16>();
        u16 val = get(src);
        u16 mssb = Impl::bsr16(val, &flags_);
        if(mssb < 16) set(dst, mssb);
    }

    void Cpu::execBsrR16M16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<M16>();
        u16 val = get(resolve(src));
        u16 mssb = Impl::bsr16(val, &flags_);
        if(mssb < 16) set(dst, mssb);
    }

    void Cpu::execBsrR32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<R32>();
        u32 val = get(src);
        u32 mssb = Impl::bsr32(val, &flags_);
        if(mssb < 32) set(dst, mssb);
    }

    void Cpu::execBsrR32M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<M32>();
        u32 val = get(resolve(src));
        u32 mssb = Impl::bsr32(val, &flags_);
        if(mssb < 32) set(dst, mssb);
    }

    void Cpu::execBsrR64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<R64>();
        u64 val = get(src);
        u64 mssb = Impl::bsr64(val, &flags_);
        if(mssb < 64) set(dst, mssb);
    }

    void Cpu::execBsrR64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M64>();
        u64 val = get(resolve(src));
        u64 mssb = Impl::bsr64(val, &flags_);
        if(mssb < 64) set(dst, mssb);
    }

    void Cpu::execBsfR16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<R16>();
        u16 val = get(src);
        u16 mssb = Impl::bsf16(val, &flags_);
        if(mssb < 16) set(dst, mssb);
    }

    void Cpu::execBsfR16M16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<M16>();
        u16 val = get(resolve(src));
        u16 mssb = Impl::bsf16(val, &flags_);
        if(mssb < 16) set(dst, mssb);
    }

    void Cpu::execBsfR32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<R32>();
        u32 val = get(src);
        u32 mssb = Impl::bsf32(val, &flags_);
        if(mssb < 32) set(dst, mssb);
    }

    void Cpu::execBsfR32M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<M32>();
        u32 val = get(resolve(src));
        u32 mssb = Impl::bsf32(val, &flags_);
        if(mssb < 32) set(dst, mssb);
    }

    void Cpu::execBsfR64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<R64>();
        u64 val = get(src);
        u64 mssb = Impl::bsf64(val, &flags_);
        if(mssb < 64) set(dst, mssb);
    }

    void Cpu::execBsfR64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M64>();
        u64 val = get(resolve(src));
        u64 mssb = Impl::bsf64(val, &flags_);
        if(mssb < 64) set(dst, mssb);
    }

    void Cpu::execCld(const X64Instruction&) {
        flags_.direction = 0;
    }

    void Cpu::execStd(const X64Instruction&) {
        flags_.direction = 1;
    }

    void Cpu::execRepMovsM8M8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<M8>();
        assert(dst.encoding.base == R64::RDI);
        assert(src.encoding.base == R64::RSI);
        u32 counter = get(R32::ECX);
        Ptr8 dptr = resolve(dst);
        Ptr8 sptr = resolve(src);
        verify(flags_.direction == 0);
        while(counter) {
            u8 val = mmu_->read8(sptr);
            mmu_->write8(dptr, val);
            ++sptr;
            ++dptr;
            --counter;
        }
        set(R32::ECX, counter);
        set(R64::RSI, sptr.address());
        set(R64::RDI, dptr.address());
    }

    void Cpu::execRepMovsM32M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<M32>();
        u32 counter = get(R32::ECX);
        Ptr32 dptr = resolve(dst);
        Ptr32 sptr = resolve(src);
        verify(flags_.direction == 0);
        while(counter) {
            u32 val = mmu_->read32(sptr);
            mmu_->write32(dptr, val);
            ++sptr;
            ++dptr;
            --counter;
        }
        set(R32::ECX, counter);
        set(R64::RSI, sptr.address());
        set(R64::RDI, dptr.address());
    }

    void Cpu::execMovsM8M8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<M8>();
        Ptr8 dptr = resolve(dst);
        Ptr8 sptr = resolve(src);
        verify(flags_.direction == 0);
        u8 val = mmu_->read8(sptr);
        mmu_->write8(dptr, val);
        ++sptr;
        ++dptr;
        set(R64::RSI, sptr.address());
        set(R64::RDI, dptr.address());
    }

    void Cpu::execMovsM64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<M64>();
        Ptr64 dptr = resolve(dst);
        Ptr64 sptr = resolve(src);
        verify(flags_.direction == 0);
        u64 val = mmu_->read64(sptr);
        mmu_->write64(dptr, val);
        ++sptr;
        ++dptr;
        set(R64::RSI, sptr.address());
        set(R64::RDI, dptr.address());
    }

    void Cpu::execRepMovsM64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<M64>();
        u32 counter = get(R32::ECX);
        Ptr64 dptr = resolve(dst);
        Ptr64 sptr = resolve(src);
        verify(flags_.direction == 0);
        while(counter) {
            u64 val = mmu_->read64(sptr);
            mmu_->write64(dptr, val);
            ++sptr;
            ++dptr;
            --counter;
        }
        set(R32::ECX, counter);
        set(R64::RSI, sptr.address());
        set(R64::RDI, dptr.address());
    }
    
    void Cpu::execRepCmpsM8M8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<M8>();
        const auto& src2 = ins.op1<M8>();
        u32 counter = get(R32::ECX);
        Ptr8 s1ptr = resolve(src1);
        Ptr8 s2ptr = resolve(src2);
        verify(flags_.direction == 0);
        while(counter) {
            u8 s1 = mmu_->read8(s1ptr);
            u8 s2 = mmu_->read8(s2ptr);
            ++s1ptr;
            ++s2ptr;
            --counter;
            Impl::cmp8(s1, s2, &flags_);
            if(flags_.zero == 0) break;
        }
        set(R64::RCX, counter);
        verify(src1.encoding.base == R64::RSI);
        set(R64::RSI, s1ptr.address());
        verify(src2.encoding.base == R64::RDI);
        set(R64::RDI, s2ptr.address());
    }
    
    void Cpu::execRepStosM8R8(const X64Instruction& ins) {
        const auto& dst = ins.op0<M8>();
        const auto& src = ins.op1<R8>();
        u32 counter = get(R32::ECX);
        Ptr8 dptr = resolve(dst);
        u8 val = get(src);
        verify(flags_.direction == 0);
        while(counter) {
            mmu_->write8(dptr, val);
            ++dptr;
            --counter;
        }
        set(R64::RCX, counter);
        set(R64::RDI, dptr.address());
    }
    
    void Cpu::execRepStosM16R16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        const auto& src = ins.op1<R16>();
        u32 counter = get(R32::ECX);
        Ptr16 dptr = resolve(dst);
        u16 val = get(src);
        verify(flags_.direction == 0);
        while(counter) {
            mmu_->write16(dptr, val);
            ++dptr;
            --counter;
        }
        set(R64::RCX, counter);
        set(R64::RDI, dptr.address());
    }
    
    void Cpu::execRepStosM32R32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<R32>();
        u32 counter = get(R32::ECX);
        Ptr32 dptr = resolve(dst);
        u32 val = get(src);
        verify(flags_.direction == 0);
        while(counter) {
            mmu_->write32(dptr, val);
            ++dptr;
            --counter;
        }
        set(R64::RCX, counter);
        set(R64::RDI, dptr.address());
    }

    void Cpu::execRepStosM64R64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<R64>();
        u64 counter = get(R64::RCX);
        Ptr64 dptr = resolve(dst);
        u64 val = get(src);
        verify(flags_.direction == 0);
        while(counter) {
            mmu_->write64(dptr, val);
            ++dptr;
            --counter;
        }
        set(R64::RCX, counter);
        set(R64::RDI, dptr.address());
    }

    void Cpu::execRepNZScasR8M8(const X64Instruction& ins) {
        const auto& src1 = ins.op0<R8>();
        const auto& src2 = ins.op1<M8>();
        assert(src2.encoding.base == R64::RDI);
        u64 counter = get(R64::RCX);
        u8 src1Value = get(src1);
        Ptr8 ptr2 = resolve(src2);
        verify(flags_.direction == 0);
        while(counter) {
            u8 src2Value = mmu_->read8(ptr2);
            Impl::cmp8(src1Value, src2Value, &flags_);
            ++ptr2;
            --counter;
            if(flags_.zero) break;
        }
        set(R64::RCX, counter);
        set(R64::RDI, ptr2.address());
    }

    void Cpu::execRepNZScasR16M16(const X64Instruction& ins) {
        const auto& src1 = ins.op0<R16>();
        const auto& src2 = ins.op1<M16>();
        assert(src2.encoding.base == R64::RDI);
        u64 counter = get(R64::RCX);
        u16 src1Value = get(src1);
        Ptr16 ptr2 = resolve(src2);
        verify(flags_.direction == 0);
        while(counter) {
            u16 src2Value = mmu_->read16(ptr2);
            Impl::cmp16(src1Value, src2Value, &flags_);
            ++ptr2;
            --counter;
            if(flags_.zero) break;
        }
        set(R64::RCX, counter);
        set(R64::RDI, ptr2.address());
    }

    void Cpu::execRepNZScasR32M32(const X64Instruction& ins) {
        const auto& src1 = ins.op0<R32>();
        const auto& src2 = ins.op1<M32>();
        assert(src2.encoding.base == R64::RDI);
        u64 counter = get(R64::RCX);
        u32 src1Value = get(src1);
        Ptr32 ptr2 = resolve(src2);
        verify(flags_.direction == 0);
        while(counter) {
            u32 src2Value = mmu_->read32(ptr2);
            Impl::cmp32(src1Value, src2Value, &flags_);
            ++ptr2;
            --counter;
            if(flags_.zero) break;
        }
        set(R64::RCX, counter);
        set(R64::RDI, ptr2.address());
    }

    void Cpu::execRepNZScasR64M64(const X64Instruction& ins) {
        const auto& src1 = ins.op0<R64>();
        const auto& src2 = ins.op1<M64>();
        assert(src2.encoding.base == R64::RDI);
        u64 counter = get(R64::RCX);
        u64 src1Value = get(src1);
        Ptr64 ptr2 = resolve(src2);
        verify(flags_.direction == 0);
        while(counter) {
            u64 src2Value = mmu_->read64(ptr2);
            Impl::cmp64(src1Value, src2Value, &flags_);
            ++ptr2;
            --counter;
            if(flags_.zero) break;
        }
        set(R64::RCX, counter);
        set(R64::RDI, ptr2.address());
    }

    void Cpu::execCmovR16RM16(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        if(!flags_.matches(cond)) return;
        const auto& dst = ins.op1<R16>();
        const auto& src = ins.op2<RM16>();
        set(dst, get(src));
    }

    void Cpu::execCmovR32RM32(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        if(!flags_.matches(cond)) return;
        const auto& dst = ins.op1<R32>();
        const auto& src = ins.op2<RM32>();
        set(dst, get(src));
    }

    void Cpu::execCmovR64RM64(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        if(!flags_.matches(cond)) return;
        const auto& dst = ins.op1<R64>();
        const auto& src = ins.op2<RM64>();
        set(dst, get(src));
    }

    void Cpu::execCwde(const X64Instruction&) {
        set(R32::EAX, (u32)(i32)(i16)get(R16::AX));
    }

    void Cpu::execCdqe(const X64Instruction&) {
        set(R64::RAX, (u64)(i64)(i32)get(R32::EAX));
    }

    void Cpu::execBswapR32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        set(dst, Impl::bswap32(get(dst)));
    }

    void Cpu::execBswapR64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        set(dst, Impl::bswap64(get(dst)));
    }

    void Cpu::execPopcntR16RM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        const auto& src = ins.op1<RM16>();
        set(dst, Impl::popcnt16(get(src), &flags_));
    }
    void Cpu::execPopcntR32RM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<RM32>();
        set(dst, Impl::popcnt32(get(src), &flags_));
    }
    void Cpu::execPopcntR64RM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<RM64>();
        set(dst, Impl::popcnt64(get(src), &flags_));
    }

    void Cpu::execMovapsXMMM128XMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMMM128>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, get(src));
    }

    void Cpu::execMovdMMXRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<RM32>();
        set(dst, zeroExtend<u64, u32>(get(src)));
    }
    void Cpu::execMovdRM32MMX(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<MMX>();
        set(dst, narrow<u32, u64>(get(src)));
    }
    void Cpu::execMovdMMXRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<RM64>();
        set(dst, get(src));
    }
    void Cpu::execMovdRM64MMX(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<MMX>();
        set(dst, get(src));
    }

    void Cpu::execMovdXMMRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM32>();
        set(dst, zeroExtend<Xmm, u32>(get(src)));
    }
    void Cpu::execMovdRM32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM32>();
        const auto& src = ins.op1<XMM>();
        set(dst, narrow<u32, Xmm>(get(src)));
    }
    void Cpu::execMovdXMMRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM64>();
        set(dst, zeroExtend<Xmm, u64>(get(src)));
    }
    void Cpu::execMovdRM64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<XMM>();
        set(dst, narrow<u64, Xmm>(get(src)));
    }

    void Cpu::execMovqMMXRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<RM64>();
        set(dst, get(src));
    }
    void Cpu::execMovqRM64MMX(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<MMX>();
        set(dst, get(src));
    }
    void Cpu::execMovqXMMRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM64>();
        set(dst, zeroExtend<Xmm, u64>(get(src)));
    }
    void Cpu::execMovqRM64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<RM64>();
        const auto& src = ins.op1<XMM>();
        set(dst, narrow<u64, Xmm>(get(src)));
    }

    void Cpu::execFldz(const X64Instruction&) { x87fpu_.push(f80::fromLongDouble(0.0)); }
    void Cpu::execFld1(const X64Instruction&) { x87fpu_.push(f80::fromLongDouble(1.0)); }
    void Cpu::execFldST(const X64Instruction& ins) {
        const auto& src = ins.op0<ST>();
        x87fpu_.push(x87fpu_.st(src));
    }
    void Cpu::execFldM32(const X64Instruction& ins) {
        const auto& src = ins.op0<M32>();
        x87fpu_.push(f80::bitcastFromU32(get(resolve(src))));
    }
    void Cpu::execFldM64(const X64Instruction& ins) {
        const auto& src = ins.op0<M64>();
        x87fpu_.push(f80::bitcastFromU64(get(resolve(src))));
    }
    void Cpu::execFldM80(const X64Instruction& ins) {
        const auto& src = ins.op0<M80>();
        x87fpu_.push(get(resolve(src)));
    }

    void Cpu::execFildM16(const X64Instruction& ins) {
        const auto& src = ins.op0<M16>();
        x87fpu_.push(f80::castFromI16((i16)get(resolve(src))));
    }
    void Cpu::execFildM32(const X64Instruction& ins) {
        const auto& src = ins.op0<M32>();
        x87fpu_.push(f80::castFromI32((i32)get(resolve(src))));
    }
    void Cpu::execFildM64(const X64Instruction& ins) {
        const auto& src = ins.op0<M64>();
        x87fpu_.push(f80::castFromI64((i64)get(resolve(src))));
    }

    void Cpu::execFstpST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        x87fpu_.set(dst, x87fpu_.st(ST::ST0));
        x87fpu_.pop();
    }
    void Cpu::execFstpM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        set(resolve(dst), f80::bitcastToU32(x87fpu_.st(ST::ST0)));
        x87fpu_.pop();
    }
    void Cpu::execFstpM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        set(resolve(dst), f80::bitcastToU64(x87fpu_.st(ST::ST0)));
        x87fpu_.pop();
    }
    void Cpu::execFstpM80(const X64Instruction& ins) {
        const auto& dst = ins.op0<M80>();
        set(resolve(dst), x87fpu_.st(ST::ST0));
        x87fpu_.pop();
    }

    void Cpu::execFistpM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        set(resolve(dst), (u16)f80::castToI16(x87fpu_.st(ST::ST0)));
        x87fpu_.pop();
    }
    void Cpu::execFistpM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        set(resolve(dst), (u32)f80::castToI32(x87fpu_.st(ST::ST0)));
        x87fpu_.pop();
    }
    void Cpu::execFistpM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        set(resolve(dst), (u64)f80::castToI64(x87fpu_.st(ST::ST0)));
        x87fpu_.pop();
    }

    void Cpu::execFxchST(const X64Instruction& ins) {
        const auto& src = ins.op0<ST>();
        f80 srcValue = x87fpu_.st(src);
        f80 dstValue = x87fpu_.st(ST::ST0);
        x87fpu_.set(src, dstValue);
        x87fpu_.set(ST::ST0, srcValue);
    }

    void Cpu::execFaddpST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        f80 topValue = x87fpu_.st(ST::ST0);
        f80 dstValue = x87fpu_.st(dst);
        x87fpu_.set(dst, Impl::fadd(topValue, dstValue, &x87fpu_)); // NOLINT(readability-suspicious-call-argument)
        x87fpu_.pop();
    }

    void Cpu::execFsubpST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        f80 topValue = x87fpu_.st(ST::ST0);
        f80 dstValue = x87fpu_.st(dst);
        x87fpu_.set(dst, Impl::fsub(topValue, dstValue, &x87fpu_)); // NOLINT(readability-suspicious-call-argument)
        x87fpu_.pop();
    }

    void Cpu::execFsubrpST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        f80 topValue = x87fpu_.st(ST::ST0);
        f80 dstValue = x87fpu_.st(dst);
        x87fpu_.set(dst, Impl::fsub(topValue, dstValue, &x87fpu_)); // NOLINT(readability-suspicious-call-argument)
        x87fpu_.pop();
    }

    void Cpu::execFmul1M32(const X64Instruction& ins) {
        const auto& src = ins.op0<M32>();
        f80 topValue = x87fpu_.st(ST::ST0);
        f80 srcValue = f80::bitcastFromU32(get(resolve(src)));
        x87fpu_.set(ST::ST0, Impl::fmul(topValue, srcValue, &x87fpu_));
    }

    void Cpu::execFmul1M64(const X64Instruction& ins) {
        const auto& src = ins.op0<M64>();
        f80 topValue = x87fpu_.st(ST::ST0);
        f80 srcValue = f80::bitcastFromU64(get(resolve(src)));
        x87fpu_.set(ST::ST0, Impl::fmul(topValue, srcValue, &x87fpu_));
    }

    void Cpu::execFdivSTST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        const auto& src = ins.op1<ST>();
        f80 dstValue = x87fpu_.st(dst);
        f80 srcValue = x87fpu_.st(src);
        x87fpu_.set(dst, Impl::fdiv(dstValue, srcValue, &x87fpu_));
    }

    void Cpu::execFdivM32(const X64Instruction& ins) {
        auto dst = ST::ST0;
        f80 dstValue = x87fpu_.st(dst);
        const auto& src = ins.op0<M32>();
        f80 srcValue = f80::bitcastFromU32(get(resolve(src)));
        x87fpu_.set(dst, Impl::fdiv(dstValue, srcValue, &x87fpu_));
    }

    void Cpu::execFdivpSTST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        const auto& src = ins.op1<ST>();
        f80 dstValue = x87fpu_.st(dst);
        f80 srcValue = x87fpu_.st(src);
        f80 res = Impl::fdiv(dstValue, srcValue, &x87fpu_);
        x87fpu_.set(dst, res);
        x87fpu_.pop();
    }

    void Cpu::execFdivrSTST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        const auto& src = ins.op1<ST>();
        f80 dstValue = x87fpu_.st(dst);
        f80 srcValue = x87fpu_.st(src);
        x87fpu_.set(dst, Impl::fdiv(srcValue, dstValue, &x87fpu_));
    }

    void Cpu::execFdivrM32(const X64Instruction& ins) {
        auto dst = ST::ST0;
        f80 dstValue = x87fpu_.st(dst);
        const auto& src = ins.op0<M32>();
        Ptr32 srcPtr = resolve(src);
        f80 srcValue = f80::bitcastFromU32(get(srcPtr));
        x87fpu_.set(dst, Impl::fdiv(srcValue, dstValue, &x87fpu_));
    }

    void Cpu::execFdivrpSTST(const X64Instruction& ins) {
        const auto& dst = ins.op0<ST>();
        const auto& src = ins.op1<ST>();
        f80 dstValue = x87fpu_.st(dst);
        f80 srcValue = x87fpu_.st(src);
        f80 res = Impl::fdiv(srcValue, dstValue, &x87fpu_);
        x87fpu_.set(dst, res);
        x87fpu_.pop();
    }

    void Cpu::execFcomiST(const X64Instruction& ins) {
        const auto& src = ins.op0<ST>();
        f80 dstValue = x87fpu_.st(ST::ST0);
        f80 srcValue = x87fpu_.st(src);
        Impl::fcomi(dstValue, srcValue, &x87fpu_, &flags_);
    }

    void Cpu::execFucomiST(const X64Instruction& ins) {
        const auto& src = ins.op0<ST>();
        f80 dstValue = x87fpu_.st(ST::ST0);
        f80 srcValue = x87fpu_.st(src);
        Impl::fucomi(dstValue, srcValue, &x87fpu_, &flags_);
    }

    void Cpu::execFrndint(const X64Instruction&) {
        f80 dstValue = x87fpu_.st(ST::ST0);
        x87fpu_.set(ST::ST0, Impl::frndint(dstValue, &x87fpu_));
    }

    void Cpu::execFcmovST(const X64Instruction& ins) {
        const auto& cond = ins.op0<Cond>();
        const auto& src = ins.op0<ST>();
        if(flags_.matches(cond)) {
            x87fpu_.set(ST::ST0, x87fpu_.st(src));
        }
    }

    void Cpu::execFnstcwM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        set(resolve(dst), x87fpu_.control().asWord());
    }

    void Cpu::execFldcwM16(const X64Instruction& ins) {
        const auto& src = ins.op0<M16>();
        x87fpu_.control() = X87Control::fromWord(get(resolve(src)));
    }

    void Cpu::execFnstswR16(const X64Instruction& ins) {
        const auto& dst = ins.op0<R16>();
        set(dst, x87fpu_.status().asWord());
    }

    void Cpu::execFnstswM16(const X64Instruction& ins) {
        const auto& dst = ins.op0<M16>();
        set(resolve(dst), x87fpu_.status().asWord());
    }

    void Cpu::execFnstenvM224(const X64Instruction& ins) {
        const auto& dst = ins.op0<M224>();
        Ptr224 dst224 = resolve(dst);
        Ptr32 dstPtr { dst224.address() };
        set(dstPtr++, (u32)x87fpu_.control().asWord());
        set(dstPtr++, (u32)x87fpu_.status().asWord());
        set(dstPtr++, (u32)x87fpu_.tag().asWord());
    }

    void Cpu::execFldenvM224(const X64Instruction& ins) {
        const auto& src = ins.op0<M224>();
        Ptr224 src224 = resolve(src);
        Ptr32 srcPtr { src224.address() };
        x87fpu_.control() = X87Control::fromWord((u16)get(srcPtr++));
        x87fpu_.status() = X87Status::fromWord((u16)get(srcPtr++));
        x87fpu_.tag() = X87Tag::fromWord((u16)get(srcPtr++));
    }

    void Cpu::execEmms(const X64Instruction&) {
        x87fpu_.tag() = X87Tag::fromWord(0xFFFF);
    }

    void Cpu::execMovssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        set(dst, zeroExtend<Xmm, u32>(get(resolve(src))));
    }
    void Cpu::execMovssM32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        const auto& src = ins.op1<XMM>();
        set(resolve(dst), narrow<u32, Xmm>(get(src)));
    }

    void Cpu::execMovsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        set(dst, zeroExtend<Xmm, u64>(get(resolve(src))));
    }
    void Cpu::execMovsdM64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<XMM>();
        set(resolve(dst), narrow<u64, Xmm>(get(src)));
    }
    void Cpu::execMovsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = get(dst);
        res.lo = get(src).lo;
        set(dst, res);
    }


    void Cpu::execAddpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::addps(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execAddpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::addpd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execAddssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::addss(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execAddssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        u128 res = Impl::addss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execAddsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::addsd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execAddsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 res = Impl::addsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<XMMM128>();
        u128 res = Impl::subps(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<XMMM128>();
        u128 res = Impl::subpd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<XMM>();
        u128 res = Impl::subss(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<M32>();
        u128 res = Impl::subss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<XMM>();
        u128 res = Impl::subsd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSubsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src =ins.op1<M64>();
        u128 res = Impl::subsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::mulps(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::mulpd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::mulss(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        u128 res = Impl::mulss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::mulsd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execMulsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 res = Impl::mulsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execDivpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::divps(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execDivpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::divpd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }
    
    void Cpu::execDivssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::divss(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execDivssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        u128 res = Impl::divss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execDivsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::divsd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execDivsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 res = Impl::divsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSqrtssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::sqrtss(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSqrtssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        u128 res = Impl::sqrtss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSqrtsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::sqrtsd(get(dst), get(src), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execSqrtsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 res = Impl::sqrtsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode());
        set(dst, res);
    }

    void Cpu::execComissXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        Impl::comiss(get(dst), get(src), simdRoundingMode(), &flags_);
    }

    void Cpu::execComissXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        Impl::comiss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode(), &flags_);
    }

    void Cpu::execComisdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        Impl::comisd(get(dst), get(src), simdRoundingMode(), &flags_);
    }

    void Cpu::execComisdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        Impl::comisd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode(), &flags_);
    }

    void Cpu::execUcomissXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        Impl::comiss(get(dst), get(src), simdRoundingMode(), &flags_);
    }

    void Cpu::execUcomissXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        Impl::comiss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode(), &flags_);
    }

    void Cpu::execUcomisdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        Impl::comisd(get(dst), get(src), simdRoundingMode(), &flags_);
    }

    void Cpu::execUcomisdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        Impl::comisd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode(), &flags_);
    }

    void Cpu::execMaxssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::maxss(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMaxssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        set(dst, Impl::maxss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode()));
    }
    void Cpu::execMaxsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::maxsd(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMaxsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::maxsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode()));
    }

    void Cpu::execMinssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::minss(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMinssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        set(dst, Impl::minss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), simdRoundingMode()));
    }
    void Cpu::execMinsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::minsd(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMinsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::minsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), simdRoundingMode()));
    }

    void Cpu::execMaxpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::maxps(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMaxpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::maxpd(get(dst), get(src), simdRoundingMode()));
    }

    void Cpu::execMinpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::minps(get(dst), get(src), simdRoundingMode()));
    }
    void Cpu::execMinpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::minpd(get(dst), get(src), simdRoundingMode()));
    }

    void Cpu::execCmpssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmpss(get(dst), get(src), cond);
        set(dst, res);
    }

    void Cpu::execCmpssXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmpss(get(dst), zeroExtend<Xmm, u32>(get(resolve(src))), cond);
        set(dst, res);
    }

    void Cpu::execCmpsdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmpsd(get(dst), get(src), cond);
        set(dst, res);
    }

    void Cpu::execCmpsdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmpsd(get(dst), zeroExtend<Xmm, u64>(get(resolve(src))), cond);
        set(dst, res);
    }

    void Cpu::execCmppsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmpps(get(dst), get(src), cond);
        set(dst, res);
    }

    void Cpu::execCmppdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& cond = ins.op2<FCond>();
        u128 res = Impl::cmppd(get(dst), get(src), cond);
        set(dst, res);
    }

    void Cpu::execCvtsi2ssXMMRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM32>();
        u128 res = Impl::cvtsi2ss32(get(dst), get(src));
        set(dst, res);
    }
    void Cpu::execCvtsi2ssXMMRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM64>();
        u128 res = Impl::cvtsi2ss64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execCvtsi2sdXMMRM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM32>();
        u128 res = Impl::cvtsi2sd32(get(dst), get(src));
        set(dst, res);
    }
    void Cpu::execCvtsi2sdXMMRM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<RM64>();
        u128 res = Impl::cvtsi2sd64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execCvtss2sdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 res = Impl::cvtss2sd(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execCvtss2sdXMMM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M32>();
        u128 res = Impl::cvtss2sd(get(dst), zeroExtend<u128, u32>(get(resolve(src))));
        set(dst, res);
    }

    void Cpu::execCvtss2siR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvtss2si64(narrow<u32, u64>(get(src).lo), simdRoundingMode()));
    }

    void Cpu::execCvtss2siR64M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M32>();
        set(dst, Impl::cvtss2si64(get(resolve(src)), simdRoundingMode()));
    }

    void Cpu::execCvtsd2siR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvtsd2si64(get(src).lo, simdRoundingMode()));
    }

    void Cpu::execCvtsd2siR64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::cvtsd2si64(get(resolve(src)), simdRoundingMode()));
    }

    void Cpu::execCvtsd2ssXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvtsd2ss(get(dst), get(src)));
    }

    void Cpu::execCvtsd2ssXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::cvtsd2ss(get(dst), zeroExtend<u128, u64>(get(resolve(src)))));
    }

    void Cpu::execCvttps2dqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::cvttps2dq(get(src)));
    }

    void Cpu::execCvttss2siR32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvttss2si32(get(src)));
    }
    void Cpu::execCvttss2siR32M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<M32>();
        set(dst, Impl::cvttss2si32(zeroExtend<u128, u32>(get(resolve(src)))));
    }
    void Cpu::execCvttss2siR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvttss2si64(get(src)));
    }
    void Cpu::execCvttss2siR64M32(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M32>();
        set(dst, Impl::cvttss2si64(zeroExtend<u128, u32>(get(resolve(src)))));
    }

    void Cpu::execCvttsd2siR32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvttsd2si32(get(src)));
    }
    void Cpu::execCvttsd2siR32M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::cvttsd2si32(zeroExtend<u128, u64>(get(resolve(src)))));
    }
    void Cpu::execCvttsd2siR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvttsd2si64(get(src)));
    }
    void Cpu::execCvttsd2siR64M64(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::cvttsd2si64(zeroExtend<u128, u64>(get(resolve(src)))));
    }

    void Cpu::execCvtdq2psXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::cvtdq2ps(get(src)));
    }

    void Cpu::execCvtdq2pdXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::cvtdq2pd(get(src)));
    }
    void Cpu::execCvtdq2pdXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        set(dst, Impl::cvtdq2pd(zeroExtend<u128, u64>(get(resolve(src)))));
    }

    void Cpu::execCvtps2dqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::cvtps2dq(get(src), simdRoundingMode()));
    }

    void Cpu::execStmxcsrM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<M32>();
        set(resolve(dst), mxcsr_.asDoubleWord());
    }
    void Cpu::execLdmxcsrM32(const X64Instruction& ins) {
        const auto& src = ins.op0<M32>();
        mxcsr_ = SimdControlStatus::fromDoubleWord(get(resolve(src)));
    }

    void Cpu::execPandMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        dstValue = dstValue & srcValue;
        set(dst, dstValue);
    }

    void Cpu::execPandnMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        dstValue = (~dstValue) & srcValue;
        set(dst, dstValue);
    }

    void Cpu::execPorMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        dstValue = dstValue | srcValue;
        set(dst, dstValue);
    }

    void Cpu::execPxorMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 dstValue = get(dst);
        u64 srcValue = get(src);
        dstValue = dstValue ^ srcValue;
        set(dst, dstValue);
    }

    void Cpu::execPandXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo & srcValue.lo;
        dstValue.hi = dstValue.hi & srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execPandnXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = (~dstValue.lo) & srcValue.lo;
        dstValue.hi = (~dstValue.hi) & srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execPorXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo | srcValue.lo;
        dstValue.hi = dstValue.hi | srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execPxorXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo ^ srcValue.lo;
        dstValue.hi = dstValue.hi ^ srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execAndpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo & srcValue.lo;
        dstValue.hi = dstValue.hi & srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execAndnpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = (~dstValue.lo) & srcValue.lo;
        dstValue.hi = (~dstValue.hi) & srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execOrpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo | srcValue.lo;
        dstValue.hi = dstValue.hi | srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execXorpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = dstValue.lo ^ srcValue.lo;
        dstValue.hi = dstValue.hi ^ srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execShufpsXMMXMMM128Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& order = ins.op2<Imm>();
        u128 res = Impl::shufps(get(dst), get(src), get<u8>(order));
        set(dst, res);
    }

    void Cpu::execShufpdXMMXMMM128Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& order = ins.op2<Imm>();
        u128 res = Impl::shufpd(get(dst), get(src), get<u8>(order));
        set(dst, res);
    }

    void Cpu::execMovlpsXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 dstValue = get(dst);
        u64 srcValue = get(resolve(src));
        dstValue.lo = srcValue;
        set(dst, dstValue);
    }

    void Cpu::execMovlpsM64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<XMM>();
        u128 srcValue = get(src);
        set(resolve(dst), srcValue.lo);
    }

    void Cpu::execMovhpsXMMM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M64>();
        u128 dstValue = get(dst);
        u64 srcValue = get(resolve(src));
        dstValue.hi = srcValue;
        set(dst, dstValue);
    }

    void Cpu::execMovhpsM64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        const auto& src = ins.op1<XMM>();
        u128 srcValue = get(src);
        set(resolve(dst), srcValue.hi);
    }

    void Cpu::execMovhlpsXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.lo = srcValue.hi;
        set(dst, dstValue);
    }

    void Cpu::execMovlhpsXMMXMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMM>();
        u128 dstValue = get(dst);
        u128 srcValue = get(src);
        dstValue.hi = srcValue.lo;
        set(dst, dstValue);
    }

    void Cpu::execPinsrwXMMR32Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<R32>();
        const auto& pos = ins.op2<Imm>();
        u128 res = Impl::pinsrw32(get(dst), get(src), get<u8>(pos));
        set(dst, res);
    }

    void Cpu::execPinsrwXMMM16Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<M16>();
        const auto& pos = ins.op2<Imm>();
        u128 res = Impl::pinsrw16(get(dst), get(resolve(src)), get<u8>(pos));
        set(dst, res);
    }

    void Cpu::execPunpcklbwMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpcklbw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpcklwdMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpcklwd64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckldqMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpckldq64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpcklbwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpcklbw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpcklwdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpcklwd128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckldqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpckldq128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpcklqdqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpcklqdq(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhbwMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpckhbw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhwdMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpckhwd64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhdqMMXMMXM32(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM32>();
        u64 res = Impl::punpckhdq64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhbwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpckhbw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhwdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpckhwd128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhdqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpckhdq128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPunpckhqdqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::punpckhqdq(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPshufbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pshufb(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPshuflwXMMXMMM128Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& order = ins.op2<Imm>();
        u128 res = Impl::pshuflw(get(src), get<u8>(order));
        set(dst, res);
    }

    void Cpu::execPshufhwXMMXMMM128Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& order = ins.op2<Imm>();
        u128 res = Impl::pshufhw(get(src), get<u8>(order));
        set(dst, res);
    }

    void Cpu::execPshufdXMMXMMM128Imm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& order = ins.op2<Imm>();
        u128 res = Impl::pshufd(get(src), get<u8>(order));
        set(dst, res);
    }

    void Cpu::execPcmpeqbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpeqb(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpeqwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpeqw(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpeqdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpeqd(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpeqqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpeqq(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpgtbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpgtb(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpgtwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpgtw(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpgtdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpgtd(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPcmpgtqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pcmpgtq(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmovmskbR32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<XMM>();
        u16 res = Impl::pmovmskb(get(src));
        set(dst, zeroExtend<u32, u16>(res));
    }

    void Cpu::execPaddbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPadddMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddd64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddqMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddq64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddsbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddsb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddswMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddsw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddusbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddusb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPadduswMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::paddusw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPadddXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddd128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddq128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddsbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddsb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddswXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddsw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPaddusbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddusb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPadduswXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::paddusw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubdMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubd64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubqMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubq64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubsbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubsb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubswMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubsw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubusbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubusb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubuswMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psubusw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubd128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubq128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubsbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubsb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubswXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubsw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubusbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubusb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsubuswXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psubusw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmulhuwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmulhuw(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmulhwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmulhw(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmullwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmullw(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmuludqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmuludq(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmaddwdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmaddwd(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsadbwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::psadbw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPsadbwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::psadbw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPavgbMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::pavgb64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPavgwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        u64 res = Impl::pavgw64(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPavgbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pavgb128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPavgwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pavgw128(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPmaxubXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pmaxub(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPminubXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        u128 res = Impl::pminub(get(dst), get(src));
        set(dst, res);
    }

    void Cpu::execPtestXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        Impl::ptest(get(dst), get(src), &flags_);
    }

    void Cpu::execPsrawXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psraw(get(dst), get<u8>(src)));
    }

    void Cpu::execPsradXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrad(get(dst), get<u8>(src)));
    }

    void Cpu::execPsraqXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psraq(get(dst), get<u8>(src)));
    }

    static u8 shiftFromU64(u64 count) {
        return (u8)std::min((u64)255, count);
    }

    void Cpu::execPsllwMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psllw64(get(dst), get<u8>(src)));
    }
    void Cpu::execPsllwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::psllw64(get(dst), shift));
    }

    void Cpu::execPslldMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::pslld64(get(dst), get<u8>(src)));
    }
    void Cpu::execPslldMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::pslld64(get(dst), shift));
    }

    void Cpu::execPsllqMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psllq64(get(dst), get<u8>(src)));
    }
    void Cpu::execPsllqMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::psllq64(get(dst), shift));
    }

    void Cpu::execPsrlwMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrlw64(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrlwMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::psrlw64(get(dst), shift));
    }

    void Cpu::execPsrldMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrld64(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrldMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::psrld64(get(dst), shift));
    }

    void Cpu::execPsrlqMMXImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrlq64(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrlqMMXMMXM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<MMX>();
        const auto& src = ins.op1<MMXM64>();
        auto shift = shiftFromU64(get(src));
        set(dst, Impl::psrlq64(get(dst), shift));
    }

    static u8 shiftFromU128(u128 count) {
        if(count.hi > 0) {
            return 255;
        } else {
            return (u8)std::min((u64)255, count.lo);
        }
    }

    void Cpu::execPsllwXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psllw128(get(dst), get<u8>(src)));
    }
    void Cpu::execPsllwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::psllw128(get(dst), shift));
    }

    void Cpu::execPslldXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::pslld128(get(dst), get<u8>(src)));
    }
    void Cpu::execPslldXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::pslld128(get(dst), shift));
    }

    void Cpu::execPsllqXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psllq128(get(dst), get<u8>(src)));
    }
    void Cpu::execPsllqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::psllq128(get(dst), shift));
    }

    void Cpu::execPsrlwXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrlw128(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrlwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::psrlw128(get(dst), shift));
    }

    void Cpu::execPsrldXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrld128(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrldXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::psrld128(get(dst), shift));
    }

    void Cpu::execPsrlqXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrlq128(get(dst), get<u8>(src)));
    }
    void Cpu::execPsrlqXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        auto shift = shiftFromU128(get(src));
        set(dst, Impl::psrlq128(get(dst), shift));
    }

    void Cpu::execPslldqXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::pslldq(get(dst), get<u8>(src)));
    }

    void Cpu::execPsrldqXMMImm(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<Imm>();
        set(dst, Impl::psrldq(get(dst), get<u8>(src)));
    }

    void Cpu::execPcmpistriXMMXMMM128Imm(const X64Instruction& ins) {
        verify(false, "Pcmpistri not implemented");
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        const auto& control = ins.op2<Imm>();
        u32 res = Impl::pcmpistri(get(dst), get(src), get<u8>(control), &flags_);
        set(R32::ECX, res);
    }

    void Cpu::execPackuswbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::packuswb(get(dst), get(src)));
    }

    void Cpu::execPackusdwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::packusdw(get(dst), get(src)));
    }

    void Cpu::execPacksswbXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::packsswb(get(dst), get(src)));
    }

    void Cpu::execPackssdwXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::packssdw(get(dst), get(src)));
    }
    
    void Cpu::execUnpckhpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::unpckhps(get(dst), get(src)));
    }

    void Cpu::execUnpckhpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::unpckhpd(get(dst), get(src)));
    }

    void Cpu::execUnpcklpsXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::unpcklps(get(dst), get(src)));
    }

    void Cpu::execUnpcklpdXMMXMMM128(const X64Instruction& ins) {
        const auto& dst = ins.op0<XMM>();
        const auto& src = ins.op1<XMMM128>();
        set(dst, Impl::unpcklpd(get(dst), get(src)));
    }

    void Cpu::execMovmskpsR32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::movmskps32(get(src)));
    }

    void Cpu::execMovmskpsR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::movmskps64(get(src)));
    }

    void Cpu::execMovmskpdR32XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R32>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::movmskpd32(get(src)));
    }

    void Cpu::execMovmskpdR64XMM(const X64Instruction& ins) {
        const auto& dst = ins.op0<R64>();
        const auto& src = ins.op1<XMM>();
        set(dst, Impl::movmskpd64(get(src)));
    }

    void Cpu::execSyscall(const X64Instruction&) {
        vm_->enterSyscall();
    }

    void Cpu::execRdtsc(const X64Instruction&) {
        set(R32::EDX, 0);
        set(R32::EAX, 0);
    }

    void Cpu::execCpuid(const X64Instruction&) {
        host::CPUID cpuid = host::cpuid(get(R32::EAX), get(R32::ECX));
        set(R32::EAX, cpuid.a);
        set(R32::EBX, cpuid.b);
        set(R32::ECX, cpuid.c);
        set(R32::EDX, cpuid.d);
    }

    void Cpu::execXgetbv(const X64Instruction&) {
        host::XGETBV xgetbv = host::xgetbv(get(R32::ECX));
        set(R32::EAX, xgetbv.a);
        set(R32::EDX, xgetbv.d);
    }


    Cpu::FPUState Cpu::getFpuState() const {
        FPUState s;
        std::memset(&s, 0x0, sizeof(s));
        s.fcw = x87fpu_.control().asWord();
        s.fsw = x87fpu_.status().asWord();

        auto copyST = [&](u128* dst, ST st) {
            f80 val = x87fpu_.st(st);
            std::memcpy(dst, &val, sizeof(val));
        };
        copyST(&s.st0, ST::ST0);
        copyST(&s.st1, ST::ST1);
        copyST(&s.st2, ST::ST2);
        copyST(&s.st3, ST::ST3);
        copyST(&s.st4, ST::ST4);
        copyST(&s.st5, ST::ST5);
        copyST(&s.st6, ST::ST6);
        copyST(&s.st7, ST::ST7);

        s.xmm0 = get(XMM::XMM0);
        s.xmm1 = get(XMM::XMM1);
        s.xmm2 = get(XMM::XMM2);
        s.xmm3 = get(XMM::XMM3);
        s.xmm4 = get(XMM::XMM4);
        s.xmm5 = get(XMM::XMM5);
        s.xmm6 = get(XMM::XMM6);
        s.xmm7 = get(XMM::XMM7);
        s.xmm8 = get(XMM::XMM8);
        s.xmm9 = get(XMM::XMM9);
        s.xmm10 = get(XMM::XMM10);
        s.xmm11 = get(XMM::XMM11);
        s.xmm12 = get(XMM::XMM12);
        s.xmm13 = get(XMM::XMM13);
        s.xmm14 = get(XMM::XMM14);
        s.xmm15 = get(XMM::XMM15);
        return s;
    }

    void Cpu::setFpuState(const FPUState& s) {
        x87fpu_.control() = X87Control::fromWord(s.fcw);
        x87fpu_.status() = X87Status::fromWord(s.fsw);

        auto setST = [&](u128 src, ST st) {
            f80 val;
            std::memcpy(&val, &src, sizeof(val));
            x87fpu_.set(st, val);
        };
        setST(s.st0, ST::ST0);
        setST(s.st1, ST::ST1);
        setST(s.st2, ST::ST2);
        setST(s.st3, ST::ST3);
        setST(s.st4, ST::ST4);
        setST(s.st5, ST::ST5);
        setST(s.st6, ST::ST6);
        setST(s.st7, ST::ST7);

        set(XMM::XMM0, s.xmm0);
        set(XMM::XMM1, s.xmm1);
        set(XMM::XMM2, s.xmm2);
        set(XMM::XMM3, s.xmm3);
        set(XMM::XMM4, s.xmm4);
        set(XMM::XMM5, s.xmm5);
        set(XMM::XMM6, s.xmm6);
        set(XMM::XMM7, s.xmm7);
        set(XMM::XMM8, s.xmm8);
        set(XMM::XMM9, s.xmm9);
        set(XMM::XMM10, s.xmm10);
        set(XMM::XMM11, s.xmm11);
        set(XMM::XMM12, s.xmm12);
        set(XMM::XMM13, s.xmm13);
        set(XMM::XMM14, s.xmm14);
        set(XMM::XMM15, s.xmm15);
    }

    void Cpu::execFxsaveM64(const X64Instruction& ins) {
        const auto& dst = ins.op0<M64>();
        Ptr64 dstPtr = resolve(dst);
        verify(dstPtr.address() % 16 == 0, "fxsave destination address must be 16-byte aligned");
        FPUState fpuState = getFpuState();
        mmu_->copyToMmu(Ptr8{dstPtr.address()}, (const u8*)&fpuState, sizeof(fpuState));
    }

    void Cpu::execFxrstorM64(const X64Instruction& ins) {
        const auto& src = ins.op0<M64>();
        Ptr64 srcPtr = resolve(src);
        verify(srcPtr.address() % 16 == 0, "fxrstor source address must be 16-byte aligned");
        FPUState fpuState;
        mmu_->copyFromMmu((u8*)&fpuState, Ptr8{srcPtr.address()}, sizeof(fpuState));
        setFpuState(fpuState);
    }

    // NOLINTBEGIN(readability-convert-member-functions-to-static)
    void Cpu::execRdpkru(const X64Instruction&) {
        verify(false, "Rdpkru not implemented");
    }

    void Cpu::execWrpkru(const X64Instruction&) {
        verify(false, "Wrpkru not implemented");
    }

    void Cpu::execRdsspd(const X64Instruction&) {
        // this is a nop
    }

    void Cpu::execPause(const X64Instruction&) {
        // this is a nop
    }

    void Cpu::execFwait(const X64Instruction&) {
        
    }
    // NOLINTEND(readability-convert-member-functions-to-static)

    void Cpu::execUnimplemented(const X64Instruction& ins) {
        verify(false, [&]() {
            fmt::print("Instruction \"{}\" is not executable through pointer to member function", ins.toString());
        });
    }


    
}
