INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/sources_1/new/pwm_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/sources_1/new/color_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_channel'
