ARM GAS  /tmp/ccJtIFDi.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccJtIFDi.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f1xx_hal_msp.c **** 
  45:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f1xx_hal_msp.c **** /**
  47:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 50 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38              	.LBB2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  39              		.loc 1 55 0
  40 0004 214B     		ldr	r3, .L3
  41 0006 9A69     		ldr	r2, [r3, #24]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c 9A61     		str	r2, [r3, #24]
  44 000e 9B69     		ldr	r3, [r3, #24]
  45 0010 03F00103 		and	r3, r3, #1
  46 0014 0193     		str	r3, [sp, #4]
  47 0016 019B     		ldr	r3, [sp, #4]
  48              	.LBE2:
  56:Src/stm32f1xx_hal_msp.c **** 
  57:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  49              		.loc 1 57 0
  50 0018 0320     		movs	r0, #3
  51 001a FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  52              	.LVL0:
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  60:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  61:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  53              		.loc 1 61 0
  54 001e 6FF00B00 		mvn	r0, #11
ARM GAS  /tmp/ccJtIFDi.s 			page 3


  55 0022 0021     		movs	r1, #0
  56 0024 0A46     		mov	r2, r1
  57 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58              	.LVL1:
  62:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  63:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  59              		.loc 1 63 0
  60 002a 6FF00A00 		mvn	r0, #10
  61 002e 0021     		movs	r1, #0
  62 0030 0A46     		mov	r2, r1
  63 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64              	.LVL2:
  64:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  65:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  65              		.loc 1 65 0
  66 0036 6FF00900 		mvn	r0, #9
  67 003a 0021     		movs	r1, #0
  68 003c 0A46     		mov	r2, r1
  69 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70              	.LVL3:
  66:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  67:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  71              		.loc 1 67 0
  72 0042 6FF00400 		mvn	r0, #4
  73 0046 0021     		movs	r1, #0
  74 0048 0A46     		mov	r2, r1
  75 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL4:
  68:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  69:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  77              		.loc 1 69 0
  78 004e 6FF00300 		mvn	r0, #3
  79 0052 0021     		movs	r1, #0
  80 0054 0A46     		mov	r2, r1
  81 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  82              	.LVL5:
  70:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  71:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  83              		.loc 1 71 0
  84 005a 6FF00100 		mvn	r0, #1
  85 005e 0021     		movs	r1, #0
  86 0060 0A46     		mov	r2, r1
  87 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  88              	.LVL6:
  72:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  73:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  89              		.loc 1 73 0
  90 0066 4FF0FF30 		mov	r0, #-1
  91 006a 0021     		movs	r1, #0
  92 006c 0A46     		mov	r2, r1
  93 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  94              	.LVL7:
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  76:Src/stm32f1xx_hal_msp.c ****     */
  77:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  95              		.loc 1 77 0
ARM GAS  /tmp/ccJtIFDi.s 			page 4


  96 0072 074B     		ldr	r3, .L3+4
  97 0074 5A68     		ldr	r2, [r3, #4]
  98 0076 22F0E062 		bic	r2, r2, #117440512
  99 007a 5A60     		str	r2, [r3, #4]
 100 007c 5A68     		ldr	r2, [r3, #4]
 101 007e 42F08062 		orr	r2, r2, #67108864
 102 0082 5A60     		str	r2, [r3, #4]
  78:Src/stm32f1xx_hal_msp.c **** 
  79:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** }
 103              		.loc 1 82 0
 104 0084 03B0     		add	sp, sp, #12
 105              	.LCFI2:
 106              		.cfi_def_cfa_offset 4
 107              		@ sp needed
 108 0086 5DF804FB 		ldr	pc, [sp], #4
 109              	.L4:
 110 008a 00BF     		.align	2
 111              	.L3:
 112 008c 00100240 		.word	1073876992
 113 0090 00000140 		.word	1073807360
 114              		.cfi_endproc
 115              	.LFE63:
 117              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 118              		.align	2
 119              		.global	HAL_TIM_Base_MspInit
 120              		.thumb
 121              		.thumb_func
 123              	HAL_TIM_Base_MspInit:
 124              	.LFB64:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  85:Src/stm32f1xx_hal_msp.c **** {
 125              		.loc 1 85 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              	.LVL8:
 130 0000 00B5     		push	{lr}
 131              	.LCFI3:
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 14, -4
 134 0002 83B0     		sub	sp, sp, #12
 135              	.LCFI4:
 136              		.cfi_def_cfa_offset 16
  86:Src/stm32f1xx_hal_msp.c **** 
  87:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 137              		.loc 1 87 0
 138 0004 0368     		ldr	r3, [r0]
 139 0006 B3F1804F 		cmp	r3, #1073741824
 140 000a 13D1     		bne	.L6
 141              	.LBB3:
  88:Src/stm32f1xx_hal_msp.c ****   {
  89:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  90:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccJtIFDi.s 			page 5


  91:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  92:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 142              		.loc 1 93 0
 143 000c 03F50433 		add	r3, r3, #135168
 144 0010 DA69     		ldr	r2, [r3, #28]
 145 0012 42F00102 		orr	r2, r2, #1
 146 0016 DA61     		str	r2, [r3, #28]
 147 0018 DB69     		ldr	r3, [r3, #28]
 148 001a 03F00103 		and	r3, r3, #1
 149 001e 0093     		str	r3, [sp]
 150 0020 009B     		ldr	r3, [sp]
 151              	.LBE3:
  94:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
  95:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 152              		.loc 1 95 0
 153 0022 1C20     		movs	r0, #28
 154              	.LVL9:
 155 0024 0021     		movs	r1, #0
 156 0026 0A46     		mov	r2, r1
 157 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL10:
  96:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 159              		.loc 1 96 0
 160 002c 1C20     		movs	r0, #28
 161 002e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL11:
 163 0032 14E0     		b	.L5
 164              	.LVL12:
 165              	.L6:
  97:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c ****   }
 101:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 166              		.loc 1 101 0
 167 0034 0B4A     		ldr	r2, .L9
 168 0036 9342     		cmp	r3, r2
 169 0038 11D1     		bne	.L5
 170              	.LBB4:
 102:Src/stm32f1xx_hal_msp.c ****   {
 103:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 104:Src/stm32f1xx_hal_msp.c **** 
 105:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 106:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 171              		.loc 1 107 0
 172 003a 0B4B     		ldr	r3, .L9+4
 173 003c DA69     		ldr	r2, [r3, #28]
 174 003e 42F00202 		orr	r2, r2, #2
 175 0042 DA61     		str	r2, [r3, #28]
 176 0044 DB69     		ldr	r3, [r3, #28]
 177 0046 03F00203 		and	r3, r3, #2
 178 004a 0193     		str	r3, [sp, #4]
 179 004c 019B     		ldr	r3, [sp, #4]
 180              	.LBE4:
 108:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
ARM GAS  /tmp/ccJtIFDi.s 			page 6


 109:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 181              		.loc 1 109 0
 182 004e 1D20     		movs	r0, #29
 183              	.LVL13:
 184 0050 0021     		movs	r1, #0
 185 0052 0A46     		mov	r2, r1
 186 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 187              	.LVL14:
 110:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 188              		.loc 1 110 0
 189 0058 1D20     		movs	r0, #29
 190 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 191              	.LVL15:
 192              	.L5:
 111:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 114:Src/stm32f1xx_hal_msp.c ****   }
 115:Src/stm32f1xx_hal_msp.c **** 
 116:Src/stm32f1xx_hal_msp.c **** }
 193              		.loc 1 116 0
 194 005e 03B0     		add	sp, sp, #12
 195              	.LCFI5:
 196              		.cfi_def_cfa_offset 4
 197              		@ sp needed
 198 0060 5DF804FB 		ldr	pc, [sp], #4
 199              	.L10:
 200              		.align	2
 201              	.L9:
 202 0064 00040040 		.word	1073742848
 203 0068 00100240 		.word	1073876992
 204              		.cfi_endproc
 205              	.LFE64:
 207              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 208              		.align	2
 209              		.global	HAL_TIM_Base_MspDeInit
 210              		.thumb
 211              		.thumb_func
 213              	HAL_TIM_Base_MspDeInit:
 214              	.LFB65:
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 119:Src/stm32f1xx_hal_msp.c **** {
 215              		.loc 1 119 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              	.LVL16:
 220 0000 08B5     		push	{r3, lr}
 221              	.LCFI6:
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 3, -8
 224              		.cfi_offset 14, -4
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 225              		.loc 1 121 0
 226 0002 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccJtIFDi.s 			page 7


 227 0004 B3F1804F 		cmp	r3, #1073741824
 228 0008 08D1     		bne	.L12
 122:Src/stm32f1xx_hal_msp.c ****   {
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 124:Src/stm32f1xx_hal_msp.c **** 
 125:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 126:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 229              		.loc 1 127 0
 230 000a 0B4A     		ldr	r2, .L15
 231 000c D369     		ldr	r3, [r2, #28]
 232 000e 23F00103 		bic	r3, r3, #1
 233 0012 D361     		str	r3, [r2, #28]
 128:Src/stm32f1xx_hal_msp.c **** 
 129:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 130:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 234              		.loc 1 130 0
 235 0014 1C20     		movs	r0, #28
 236              	.LVL17:
 237 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 238              	.LVL18:
 239 001a 08BD     		pop	{r3, pc}
 240              	.LVL19:
 241              	.L12:
 131:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 132:Src/stm32f1xx_hal_msp.c **** 
 133:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 134:Src/stm32f1xx_hal_msp.c ****   }
 135:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 242              		.loc 1 135 0
 243 001c 074A     		ldr	r2, .L15+4
 244 001e 9342     		cmp	r3, r2
 245 0020 08D1     		bne	.L11
 136:Src/stm32f1xx_hal_msp.c ****   {
 137:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 138:Src/stm32f1xx_hal_msp.c **** 
 139:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 140:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 246              		.loc 1 141 0
 247 0022 02F50332 		add	r2, r2, #134144
 248 0026 D369     		ldr	r3, [r2, #28]
 249 0028 23F00203 		bic	r3, r3, #2
 250 002c D361     		str	r3, [r2, #28]
 142:Src/stm32f1xx_hal_msp.c **** 
 143:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 144:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 251              		.loc 1 144 0
 252 002e 1D20     		movs	r0, #29
 253              	.LVL20:
 254 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 255              	.LVL21:
 256              	.L11:
 257 0034 08BD     		pop	{r3, pc}
 258              	.L16:
 259 0036 00BF     		.align	2
 260              	.L15:
ARM GAS  /tmp/ccJtIFDi.s 			page 8


 261 0038 00100240 		.word	1073876992
 262 003c 00040040 		.word	1073742848
 263              		.cfi_endproc
 264              	.LFE65:
 266              		.text
 267              	.Letext0:
 268              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 269              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 270              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 271              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 272              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 273              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 274              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 275              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccJtIFDi.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccJtIFDi.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccJtIFDi.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccJtIFDi.s:112    .text.HAL_MspInit:000000000000008c $d
     /tmp/ccJtIFDi.s:118    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccJtIFDi.s:123    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccJtIFDi.s:202    .text.HAL_TIM_Base_MspInit:0000000000000064 $d
     /tmp/ccJtIFDi.s:208    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccJtIFDi.s:213    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccJtIFDi.s:261    .text.HAL_TIM_Base_MspDeInit:0000000000000038 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
