

Implementation tool: Xilinx Vivado v.2024.2
Project:             adder
Solution:            hls
Device target:       xc7z007s-clg400-1
Report date:         Wed May 28 12:37:04 -0300 2025

#=== Post-Implementation Resource usage ===
SLICE:            2
LUT:              8
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     20.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
