xload _0_0std_0_0cells_0_0AND2X1
box 0 0 40 56
label prboundary
box 35 16 36 19
paint ndiffusion
box 36 17 36 17
label "Y" right ndiffusion
box 35 31 36 34
paint pdiffusion
box 36 32 36 32
label "Y" right pdiffusion
box 31 16 35 19
paint ndiffusion
box 32 17 32 17
label "Y" right ndiffusion
box 31 31 35 34
paint pdiffusion
box 32 32 32 32
label "Y" right pdiffusion
box 30 14 36 16
paint ndiffusion
box 31 15 31 15
label "Y" right ndiffusion
box 30 16 31 19
paint ndiffusion
box 31 17 31 17
label "Y" right ndiffusion
box 30 19 36 20
paint ndiffusion
box 31 20 31 20
label "Y" right ndiffusion
box 27 15 28 18
paint ndiffusion
box 28 16 28 16
label "GND" right ndiffusion
box 30 27 36 31
paint pdiffusion
box 31 28 31 28
label "Y" right pdiffusion
box 30 31 31 34
paint pdiffusion
box 31 32 31 32
label "Y" right pdiffusion
box 30 34 36 35
paint pdiffusion
box 31 35 31 35
label "Y" right pdiffusion
box 27 31 28 34
paint pdiffusion
box 28 32 28 32
label "Vdd" right pdiffusion
box 28 8 36 9
paint polysilicon
box 29 9 29 9
label "_Y" right polysilicon
box 28 9 30 14
paint polysilicon
box 29 10 29 10
label "_Y" right polysilicon
box 28 14 30 20
paint ntransistor
box 29 15 29 15
label "_Y" right ntransistor
box 24 15 27 18
paint ndiffusion
box 25 16 25 16
label "GND" right ndiffusion
box 28 20 30 27
paint polysilicon
box 29 21 29 21
label "_Y" right polysilicon
box 28 27 30 35
paint ptransistor
box 29 28 29 28
label "_Y" right ptransistor
box 24 31 27 34
paint pdiffusion
box 25 32 25 32
label "Vdd" right pdiffusion
box 28 35 30 39
paint polysilicon
box 29 36 29 36
label "_Y" right polysilicon
box 27 44 28 47
paint polysilicon
box 28 45 28 45
label "B" right polysilicon
box 35 5 36 8
paint polysilicon
box 36 6 36 6
label "_Y" right polysilicon
box 23 10 27 14
paint ndiffusion
box 24 11 24 11
label "GND" right ndiffusion
box 23 14 28 15
paint ndiffusion
box 24 15 24 15
label "GND" right ndiffusion
box 23 15 24 18
paint ndiffusion
box 24 16 24 16
label "GND" right ndiffusion
box 23 18 28 20
paint ndiffusion
box 24 19 24 19
label "GND" right ndiffusion
box 23 27 28 31
paint pdiffusion
box 24 28 24 28
label "Vdd" right pdiffusion
box 23 31 24 34
paint pdiffusion
box 24 32 24 32
label "Vdd" right pdiffusion
box 23 34 28 35
paint pdiffusion
box 24 35 24 35
label "Vdd" right pdiffusion
box 20 29 21 32
paint pdiffusion
box 21 30 21 30
label "_Y" right pdiffusion
box 24 44 27 47
paint polysilicon
box 25 45 25 45
label "B" right polysilicon
box 32 5 35 8
paint polysilicon
box 33 6 33 6
label "_Y" right polysilicon
box 21 8 23 10
paint polysilicon
box 22 9 22 9
label "B" right polysilicon
box 21 10 23 20
paint ntransistor
box 22 11 22 11
label "B" right ntransistor
box 21 20 23 27
paint polysilicon
box 22 21 22 21
label "B" right polysilicon
box 21 27 23 35
paint ptransistor
box 22 28 22 28
label "B" right ptransistor
box 17 29 20 32
paint pdiffusion
box 18 30 18 30
label "_Y" right pdiffusion
box 21 35 23 43
paint polysilicon
box 22 36 22 36
label "B" right polysilicon
box 21 43 28 44
paint polysilicon
box 22 44 22 44
label "B" right polysilicon
box 21 44 24 47
paint polysilicon
box 22 45 22 45
label "B" right polysilicon
box 21 47 28 48
paint polysilicon
box 22 48 22 48
label "B" right polysilicon
box 28 4 36 5
paint polysilicon
box 29 5 29 5
label "_Y" right polysilicon
box 28 5 32 8
paint polysilicon
box 29 6 29 6
label "_Y" right polysilicon
box 16 10 21 20
paint ndiffusion
box 12 16 14 19
paint ndiffusion
box 13 17 13 17
label "_Y" right ndiffusion
box 16 27 21 29
paint pdiffusion
box 17 28 17 28
label "_Y" right pdiffusion
box 16 29 17 32
paint pdiffusion
box 17 30 17 30
label "_Y" right pdiffusion
box 16 32 21 35
paint pdiffusion
box 17 33 17 33
label "_Y" right pdiffusion
box 12 31 14 34
paint pdiffusion
box 13 32 13 32
label "Vdd" right pdiffusion
box 12 44 16 47
paint polysilicon
box 13 45 13 45
label "A" right polysilicon
box 14 8 16 10
paint polysilicon
box 15 9 15 9
label "A" right polysilicon
box 14 10 16 20
paint ntransistor
box 15 11 15 11
label "A" right ntransistor
box 9 16 12 19
paint ndiffusion
box 10 17 10 17
label "_Y" right ndiffusion
box 14 20 16 27
paint polysilicon
box 15 21 15 21
label "A" right polysilicon
box 14 27 16 35
paint ptransistor
box 15 28 15 28
label "A" right ptransistor
box 9 31 12 34
paint pdiffusion
box 10 32 10 32
label "Vdd" right pdiffusion
box 14 35 16 43
paint polysilicon
box 15 36 15 36
label "A" right polysilicon
box 9 44 12 47
paint polysilicon
box 10 45 10 45
label "A" right polysilicon
box 8 10 14 16
paint ndiffusion
box 9 11 9 11
label "_Y" right ndiffusion
box 8 16 9 19
paint ndiffusion
box 9 17 9 17
label "_Y" right ndiffusion
box 8 19 14 20
paint ndiffusion
box 9 20 9 20
label "_Y" right ndiffusion
box 8 27 14 31
paint pdiffusion
box 9 28 9 28
label "Vdd" right pdiffusion
box 8 31 9 34
paint pdiffusion
box 9 32 9 32
label "Vdd" right pdiffusion
box 8 34 14 35
paint pdiffusion
box 9 35 9 35
label "Vdd" right pdiffusion
box 8 43 16 44
paint polysilicon
box 9 44 9 44
label "A" right polysilicon
box 8 44 9 47
paint polysilicon
box 9 45 9 45
label "A" right polysilicon
box 8 47 16 48
paint polysilicon
box 9 48 9 48
label "A" right polysilicon
box 24 31 27 34
paint pdc
box 25 32 25 32
label "Vdd" right pdc
box 24 44 27 47
paint pc
box 25 45 25 45
label "B" right pc
box 31 16 35 19
paint ndc
box 32 17 32 17
label "Y" right ndc
box 31 31 35 34
paint pdc
box 32 32 32 32
label "Y" right pdc
box 32 5 35 8
paint pc
box 33 6 33 6
label "_Y" right pc
box 17 29 20 32
paint pdc
box 18 30 18 30
label "_Y" right pdc
box 24 15 27 18
paint ndc
box 25 16 25 16
label "GND" right ndc
box 9 16 12 19
paint ndc
box 10 17 10 17
label "_Y" right ndc
box 9 31 12 34
paint pdc
box 10 32 10 32
label "Vdd" right pdc
box 9 44 12 47
paint pc
box 10 45 10 45
label "A" right pc
box 35 31 36 34
paint m1
box 36 32 36 32
label "Y" right m1
port class output
port make
box 31 31 35 34
paint m1
box 32 32 32 32
label "Y" right m1
port class output
port make
box 32 35 36 52
paint m1
box 33 36 33 36
label "Y" right m1
port class output
port make
box 27 31 28 34
paint m1
box 28 32 28 32
label "Vdd" right m1
box 31 34 36 35
paint m1
box 32 35 32 35
label "Y" right m1
port class output
port make
box 35 9 36 12
paint m1
box 36 10 36 10
label "_Y" right m1
box 35 16 36 19
paint m1
box 36 17 36 17
label "Y" right m1
port class output
port make
box 24 31 27 34
paint m1
box 25 32 25 32
label "Vdd" right m1
box 27 44 28 47
paint m1
box 28 45 28 45
label "B" right m1
port class input
port make
box 32 9 35 12
paint m1
box 33 10 33 10
label "_Y" right m1
box 31 16 35 19
paint m1
box 32 17 32 17
label "Y" right m1
port class output
port make
box 31 20 36 31
paint m1
box 32 21 32 21
label "Y" right m1
port class output
port make
box 23 18 27 19
paint m1
box 24 19 24 19
label "GND" right m1
box 23 30 28 31
paint m1
box 24 31 24 31
label "Vdd" right m1
box 23 31 24 34
paint m1
box 24 32 24 32
label "Vdd" right m1
box 23 34 28 36
paint m1
box 24 35 24 35
label "Vdd" right m1
box 24 44 27 47
paint m1
box 25 45 25 45
label "B" right m1
port class input
port make
box 24 48 28 52
paint m1
box 25 49 25 49
label "B" right m1
port class input
port make
box 31 8 36 9
paint m1
box 32 9 32 9
label "_Y" right m1
box 31 9 32 12
paint m1
box 32 10 32 10
label "_Y" right m1
box 31 12 36 13
paint m1
box 32 13 32 13
label "_Y" right m1
box 30 16 31 19
paint m1
box 31 17 31 17
label "Y" right m1
port class output
port make
box 30 19 36 20
paint m1
box 31 20 31 20
label "Y" right m1
port class output
port make
box 23 43 28 44
paint m1
box 24 44 24 44
label "B" right m1
port class input
port make
box 23 44 24 47
paint m1
box 24 45 24 45
label "B" right m1
port class input
port make
box 23 47 28 48
paint m1
box 24 48 24 48
label "B" right m1
port class input
port make
box 35 5 36 8
paint m1
box 36 6 36 6
label "_Y" right m1
box 17 29 20 32
paint m1
box 18 30 18 30
label "_Y" right m1
box 16 32 20 33
paint m1
box 17 33 17 33
label "_Y" right m1
box 32 5 35 8
paint m1
box 33 6 33 6
label "_Y" right m1
box 24 7 27 14
paint m1
box 25 8 25 8
label "GND" right m1
box 24 15 27 18
paint m1
box 25 16 25 16
label "GND" right m1
box 16 26 24 27
paint m1
box 17 27 17 27
label "_Y" right m1
box 16 27 20 29
paint m1
box 17 28 17 28
label "_Y" right m1
box 16 29 17 32
paint m1
box 17 30 17 30
label "_Y" right m1
box 16 39 20 52
paint m1
box 17 40 17 40
label "Vdd" right m1
box 31 4 36 5
paint m1
box 32 5 32 5
label "_Y" right m1
box 31 5 32 8
paint m1
box 32 6 32 6
label "_Y" right m1
box 23 14 27 15
paint m1
box 24 15 24 15
label "GND" right m1
box 23 15 24 18
paint m1
box 24 16 24 16
label "GND" right m1
box 12 16 13 19
paint m1
box 13 17 13 17
label "_Y" right m1
box 23 23 24 26
paint m1
box 24 24 24 24
label "_Y" right m1
box 12 31 13 34
paint m1
box 13 32 13 32
label "Vdd" right m1
box 12 44 13 47
paint m1
box 13 45 13 45
label "A" right m1
port class input
port make
box 9 16 12 19
paint m1
box 10 17 10 17
label "_Y" right m1
box 20 23 23 26
paint m1
box 21 24 21 24
label "_Y" right m1
box 9 31 12 34
paint m1
box 10 32 10 32
label "Vdd" right m1
box 9 44 12 47
paint m1
box 10 45 10 45
label "A" right m1
port class input
port make
box 8 4 27 7
paint m1
box 9 5 9 5
label "GND" right m1
box 8 7 12 8
paint m1
box 9 8 9 8
label "GND" right m1
box 8 15 13 16
paint m1
box 9 16 9 16
label "_Y" right m1
box 8 16 9 19
paint m1
box 9 17 9 17
label "_Y" right m1
box 8 19 13 22
paint m1
box 9 20 9 20
label "_Y" right m1
box 8 22 24 23
paint m1
box 9 23 9 23
label "_Y" right m1
box 8 23 20 26
paint m1
box 9 24 9 24
label "_Y" right m1
box 8 30 13 31
paint m1
box 9 31 9 31
label "Vdd" right m1
box 8 31 9 34
paint m1
box 9 32 9 32
label "Vdd" right m1
box 8 34 13 36
paint m1
box 9 35 9 35
label "Vdd" right m1
box 8 36 28 39
paint m1
box 9 37 9 37
label "Vdd" right m1
box 8 43 13 44
paint m1
box 9 44 9 44
label "A" right m1
port class input
port make
box 8 44 9 47
paint m1
box 9 45 9 45
label "A" right m1
port class input
port make
box 8 47 13 48
paint m1
box 9 48 9 48
label "A" right m1
port class input
port make
box 8 48 12 52
paint m1
box 9 49 9 49
label "A" right m1
port class input
port make
box 32 9 35 12
paint mcon
box 33 10 33 10
label "_Y" right mcon
box 20 23 23 26
paint mcon
box 21 24 21 24
label "_Y" right mcon
box 35 9 36 12
paint m2
box 36 10 36 10
label "_Y" right m2
box 32 9 35 12
paint m2
box 33 10 33 10
label "_Y" right m2
box 31 8 36 9
paint m2
box 32 9 32 9
label "_Y" right m2
box 31 9 32 12
paint m2
box 32 10 32 10
label "_Y" right m2
box 31 12 36 22
paint m2
box 32 13 32 13
label "_Y" right m2
box 23 23 36 26
paint m2
box 24 24 24 24
label "_Y" right m2
box 20 23 23 26
paint m2
box 21 24 21 24
label "_Y" right m2
box 19 22 36 23
paint m2
box 20 23 20 23
label "_Y" right m2
box 19 23 20 26
paint m2
box 20 24 20 24
label "_Y" right m2
box 19 26 36 27
paint m2
box 20 27 20 27
label "_Y" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
