INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_microblaze_0_0/sim/AXI_bd_0_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_bd_0_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_dlmb_bram_if_cntlr_0/sim/AXI_bd_0_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_bd_0_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_ilmb_bram_if_cntlr_0/sim/AXI_bd_0_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_bd_0_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_gpio_0_0/sim/AXI_bd_0_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_bd_0_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_gpio_1_0/sim/AXI_bd_0_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_bd_0_axi_gpio_1_0'
