#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0283a338 .scope module, "sramTop" "sramTop" 2 3;
 .timescale 0 0;
v028783a0_0 .net "addr", 10 0, v02878088_0;  1 drivers
v02878240_0 .net "clock", 0 0, v028788c8_0;  1 drivers
RS_028490bc .resolv tri, L_028787c0, L_02878500;
v028781e8_0 .net8 "data", 15 0, RS_028490bc;  2 drivers
RS_028490d4 .resolv tri, L_028784a8, L_02878ad8;
v02878348_0 .net8 "mdrSRAM", 15 0, RS_028490d4;  2 drivers
v028783f8_0 .net "nOutput", 0 0, v02878608_0;  1 drivers
v02878558_0 .net "nWrite", 0 0, v02878190_0;  1 drivers
v028786b8_0 .net "sramAddr", 10 0, v028341c8_0;  1 drivers
S_010ee1c8 .scope module, "tMAR" "MAR" 2 11, 3 90 0, S_0283a338;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "outAdd"
    .port_info 1 /INPUT 11 "inAdd"
    .port_info 2 /INPUT 1 "clock"
v02834748_0 .net "clock", 0 0, v028788c8_0;  alias, 1 drivers
v02834170_0 .net "inAdd", 10 0, v02878088_0;  alias, 1 drivers
v028341c8_0 .var "outAdd", 10 0;
E_0283d4f0 .event posedge, v02834748_0;
S_010ee298 .scope module, "tMDR" "MDR" 2 10, 3 59 0, S_0283a338;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INOUT 16 "memory"
    .port_info 2 /INPUT 1 "nOutput"
    .port_info 3 /INPUT 1 "nWrite"
    .port_info 4 /INPUT 1 "clock"
L_02835158 .functor NOT 1, v02878608_0, C4<0>, C4<0>, C4<0>;
L_02834e88 .functor AND 1, L_02835158, v02878190_0, C4<1>, C4<1>;
v028347a0_0 .net *"_s0", 0 0, L_02835158;  1 drivers
v02834220_0 .net *"_s2", 0 0, L_02834e88;  1 drivers
o02849074 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02834640_0 name=_s4
o0284908c .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02834538_0 name=_s8
v028345e8_0 .var "aRegister", 15 0;
v028347f8_0 .net "clock", 0 0, v028788c8_0;  alias, 1 drivers
v028340c0_0 .net8 "data", 15 0, RS_028490bc;  alias, 2 drivers
v02834278_0 .net8 "memory", 15 0, RS_028490d4;  alias, 2 drivers
v028342d0_0 .net "nOutput", 0 0, v02878608_0;  alias, 1 drivers
v02834118_0 .net "nWrite", 0 0, v02878190_0;  alias, 1 drivers
L_028787c0 .functor MUXZ 16, o02849074, v028345e8_0, L_02834e88, C4<>;
L_02878ad8 .functor MUXZ 16, v028345e8_0, o0284908c, v02878190_0, C4<>;
S_010ec2e8 .scope module, "tSRAM" "SRAM" 2 9, 3 21 0, S_0283a338;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /INPUT 1 "nWrite"
    .port_info 3 /INPUT 1 "clock"
v02834328_0 .net *"_s0", 15 0, L_02878450;  1 drivers
v028343d8_0 .net *"_s2", 12 0, L_02878768;  1 drivers
L_02879010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v02834430_0 .net *"_s5", 1 0, L_02879010;  1 drivers
o028491dc .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02834488_0 name=_s6
v028344e0_0 .net "addr", 10 0, v028341c8_0;  alias, 1 drivers
v02834698_0 .net "clock", 0 0, v028788c8_0;  alias, 1 drivers
v028780e0_0 .net8 "data", 15 0, RS_028490d4;  alias, 2 drivers
v02878030 .array "memory", 0 2047, 15 0;
v02878a80_0 .net "nWrite", 0 0, v02878190_0;  alias, 1 drivers
L_02878450 .array/port v02878030, L_02878768;
L_02878768 .concat [ 11 2 0 0], v028341c8_0, L_02879010;
L_028784a8 .functor MUXZ 16, o028491dc, L_02878450, v02878190_0, C4<>;
S_010ec3b8 .scope module, "test" "tester" 2 12, 2 23 0, S_0283a338;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
    .port_info 1 /INOUT 16 "data"
    .port_info 2 /OUTPUT 11 "addr"
    .port_info 3 /OUTPUT 1 "nOutput"
    .port_info 4 /OUTPUT 1 "nWrite"
    .port_info 5 /INPUT 16 "mdrSRAM"
    .port_info 6 /INPUT 11 "sramAddr"
P_0283d518 .param/l "delay" 0 2 35, +C4<00000000000000000000000011001000>;
o02849254 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02878298_0 name=_s0
v02878088_0 .var "addr", 10 0;
v028788c8_0 .var "clock", 0 0;
v028785b0_0 .net8 "data", 15 0, RS_028490bc;  alias, 2 drivers
v028782f0_0 .var/i "i", 31 0;
v02878138_0 .net8 "mdrSRAM", 15 0, RS_028490d4;  alias, 2 drivers
v02878608_0 .var "nOutput", 0 0;
v02878190_0 .var "nWrite", 0 0;
v02878818_0 .net "sramAddr", 10 0, v028341c8_0;  alias, 1 drivers
v02878710_0 .var "writeData", 15 0;
L_02878500 .functor MUXZ 16, o02849254, v02878710_0, v02878608_0, C4<>;
    .scope S_010ec2e8;
T_0 ;
    %wait E_0283d4f0;
    %load/vec4 v02878a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v028780e0_0;
    %load/vec4 v028344e0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02878030, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_010ee298;
T_1 ;
    %wait E_0283d4f0;
    %load/vec4 v02834118_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v02834278_0;
    %assign/vec4 v028345e8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v028340c0_0;
    %assign/vec4 v028345e8_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_010ee1c8;
T_2 ;
    %wait E_0283d4f0;
    %load/vec4 v02834170_0;
    %assign/vec4 v028341c8_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_010ec3b8;
T_3 ;
    %vpi_call 2 39 "$display", "\011\011 clock \011 nOutput \011 nWrite \011 data \011 mdrSRAM \011 addr \011 sramAddr \011 time" {0 0 0};
    %vpi_call 2 40 "$monitor", "\011\011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %g", v028788c8_0, v02878608_0, v02878190_0, v028785b0_0, v02878138_0, v02878088_0, v02878818_0, $time {0 0 0};
    %end;
    .thread T_3;
    .scope S_010ec3b8;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028788c8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v028782f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %load/vec4 v028782f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v028782f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02878608_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02878190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v02878088_0, 0, 11;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v02878710_0, 0, 16;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v028782f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v028782f0_0;
    %pad/s 16;
    %store/vec4 v02878710_0, 0, 16;
    %delay 1, 0;
    %load/vec4 v028782f0_0;
    %pad/s 11;
    %store/vec4 v02878088_0, 0, 11;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %load/vec4 v028782f0_0;
    %addi 1, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
T_4.4 ;
    %load/vec4 v028782f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %load/vec4 v028782f0_0;
    %addi 1, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02878608_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02878190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
T_4.6 ;
    %load/vec4 v028782f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.7, 5;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v028782f0_0;
    %pad/s 11;
    %store/vec4 v02878088_0, 0, 11;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %load/vec4 v028782f0_0;
    %addi 1, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
T_4.8 ;
    %load/vec4 v028782f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.9, 5;
    %delay 200, 0;
    %load/vec4 v028788c8_0;
    %inv;
    %store/vec4 v028788c8_0, 0, 1;
    %load/vec4 v028782f0_0;
    %addi 1, 0, 32;
    %store/vec4 v028782f0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
    .thread T_4;
    .scope S_0283a338;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "SRAM.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000001, S_010ec3b8 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sramTop.v";
    "./SRAM.v";
