# Cortex-R4 Core Configuration
# Real-time processor with 8-stage pipeline

name = "cortex-r4"

[pipeline]
stages = 8
pipeline_type = "inorder"

[cache.instruction_cache]
size_kb = 32
line_size_bytes = 32
associativity = 4
replacement_policy = "PLRU"
hit_latency = 1
miss_latency = 12

[cache.data_cache]
size_kb = 32
line_size_bytes = 32
associativity = 4
replacement_policy = "PLRU"
hit_latency = 1
miss_latency = 12

[memory]
load_buffer_size = 8
store_buffer_size = 8

[memory.memory_latency]
type = "variable"
min = 5
max = 15
