Leopold Haller , Satnam Singh, Relieving capacity limits on FPGA-based SAT-solvers, Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design, October 20-23, 2010, Lugano, Switzerland
