library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity contador is
    port (
        clock   : in  std_logic;									
        clear   : in  std_logic;									
        enable  : in  std_logic;							
        Q       : out std_logic_vector(3 downto 0);		
        RCO     : out std_logic									
    );
end contador;

architecture exemplo of contador is
signal IQ: unsigned (3 downto 0);
begin

	process (clock, clear, enable, IQ)
	begin
		if clear = '1' then
			IQ <= (others => '0');	
		elsif clock'event and clock = '1' then
			if enable = '1' then 
				IQ <= IQ + 1;
			end if;
		end if;
		Q <= std_logic_vector(IQ);     
	end process;
	
	RCO <= '1' when (IQ = 15) else '0';
end exemplo;
