
check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001240  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800134c  0800134c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001370  08001370  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001370  08001370  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001370  08001370  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001370  08001370  00011370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001374  08001374  00011374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001378  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  2000000c  08001384  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08001384  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005857  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011f5  00000000  00000000  0002588c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005e8  00000000  00000000  00026a88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000540  00000000  00000000  00027070  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00012a64  00000000  00000000  000275b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005178  00000000  00000000  0003a014  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00066de1  00000000  00000000  0003f18c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a5f6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016c0  00000000  00000000  000a5fe8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001334 	.word	0x08001334

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001334 	.word	0x08001334

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f980 	bl	8000454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f805 	bl	8000162 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f880 	bl	800025c <MX_GPIO_Init>
  MX_USB_PCD_Init();
 800015c:	f000 f85c 	bl	8000218 <MX_USB_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000160:	e7fe      	b.n	8000160 <main+0x14>

08000162 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000162:	b580      	push	{r7, lr}
 8000164:	b094      	sub	sp, #80	; 0x50
 8000166:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000168:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800016c:	2228      	movs	r2, #40	; 0x28
 800016e:	2100      	movs	r1, #0
 8000170:	4618      	mov	r0, r3
 8000172:	f001 f8d7 	bl	8001324 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000176:	f107 0314 	add.w	r3, r7, #20
 800017a:	2200      	movs	r2, #0
 800017c:	601a      	str	r2, [r3, #0]
 800017e:	605a      	str	r2, [r3, #4]
 8000180:	609a      	str	r2, [r3, #8]
 8000182:	60da      	str	r2, [r3, #12]
 8000184:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000186:	1d3b      	adds	r3, r7, #4
 8000188:	2200      	movs	r2, #0
 800018a:	601a      	str	r2, [r3, #0]
 800018c:	605a      	str	r2, [r3, #4]
 800018e:	609a      	str	r2, [r3, #8]
 8000190:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000192:	2301      	movs	r3, #1
 8000194:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000196:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800019a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800019c:	2300      	movs	r3, #0
 800019e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a0:	2301      	movs	r3, #1
 80001a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001a4:	2302      	movs	r3, #2
 80001a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80001ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80001b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001b8:	4618      	mov	r0, r3
 80001ba:	f000 fb71 	bl	80008a0 <HAL_RCC_OscConfig>
 80001be:	4603      	mov	r3, r0
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d001      	beq.n	80001c8 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80001c4:	f000 f86c 	bl	80002a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001c8:	230f      	movs	r3, #15
 80001ca:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001cc:	2302      	movs	r3, #2
 80001ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d0:	2300      	movs	r3, #0
 80001d2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001d8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001da:	2300      	movs	r3, #0
 80001dc:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80001de:	f107 0314 	add.w	r3, r7, #20
 80001e2:	2101      	movs	r1, #1
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 fddb 	bl	8000da0 <HAL_RCC_ClockConfig>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d001      	beq.n	80001f4 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80001f0:	f000 f856 	bl	80002a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80001f4:	2310      	movs	r3, #16
 80001f6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80001f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80001fc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	4618      	mov	r0, r3
 8000202:	f000 ff37 	bl	8001074 <HAL_RCCEx_PeriphCLKConfig>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800020c:	f000 f848 	bl	80002a0 <Error_Handler>
  }
}
 8000210:	bf00      	nop
 8000212:	3750      	adds	r7, #80	; 0x50
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}

08000218 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800021c:	4b0d      	ldr	r3, [pc, #52]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 800021e:	4a0e      	ldr	r2, [pc, #56]	; (8000258 <MX_USB_PCD_Init+0x40>)
 8000220:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000222:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 8000224:	2208      	movs	r2, #8
 8000226:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000228:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 800022a:	2202      	movs	r2, #2
 800022c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800022e:	4b09      	ldr	r3, [pc, #36]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 8000230:	2200      	movs	r2, #0
 8000232:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000234:	4b07      	ldr	r3, [pc, #28]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 8000236:	2200      	movs	r2, #0
 8000238:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800023a:	4b06      	ldr	r3, [pc, #24]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 800023c:	2200      	movs	r2, #0
 800023e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <MX_USB_PCD_Init+0x3c>)
 8000242:	f000 fa4c 	bl	80006de <HAL_PCD_Init>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 800024c:	f000 f828 	bl	80002a0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000250:	bf00      	nop
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000028 	.word	0x20000028
 8000258:	40005c00 	.word	0x40005c00

0800025c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000262:	4b0e      	ldr	r3, [pc, #56]	; (800029c <MX_GPIO_Init+0x40>)
 8000264:	699b      	ldr	r3, [r3, #24]
 8000266:	4a0d      	ldr	r2, [pc, #52]	; (800029c <MX_GPIO_Init+0x40>)
 8000268:	f043 0320 	orr.w	r3, r3, #32
 800026c:	6193      	str	r3, [r2, #24]
 800026e:	4b0b      	ldr	r3, [pc, #44]	; (800029c <MX_GPIO_Init+0x40>)
 8000270:	699b      	ldr	r3, [r3, #24]
 8000272:	f003 0320 	and.w	r3, r3, #32
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027a:	4b08      	ldr	r3, [pc, #32]	; (800029c <MX_GPIO_Init+0x40>)
 800027c:	699b      	ldr	r3, [r3, #24]
 800027e:	4a07      	ldr	r2, [pc, #28]	; (800029c <MX_GPIO_Init+0x40>)
 8000280:	f043 0304 	orr.w	r3, r3, #4
 8000284:	6193      	str	r3, [r2, #24]
 8000286:	4b05      	ldr	r3, [pc, #20]	; (800029c <MX_GPIO_Init+0x40>)
 8000288:	699b      	ldr	r3, [r3, #24]
 800028a:	f003 0304 	and.w	r3, r3, #4
 800028e:	603b      	str	r3, [r7, #0]
 8000290:	683b      	ldr	r3, [r7, #0]

}
 8000292:	bf00      	nop
 8000294:	370c      	adds	r7, #12
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr
 800029c:	40021000 	.word	0x40021000

080002a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80002a4:	bf00      	nop
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bc80      	pop	{r7}
 80002aa:	4770      	bx	lr

080002ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002b2:	4b15      	ldr	r3, [pc, #84]	; (8000308 <HAL_MspInit+0x5c>)
 80002b4:	699b      	ldr	r3, [r3, #24]
 80002b6:	4a14      	ldr	r2, [pc, #80]	; (8000308 <HAL_MspInit+0x5c>)
 80002b8:	f043 0301 	orr.w	r3, r3, #1
 80002bc:	6193      	str	r3, [r2, #24]
 80002be:	4b12      	ldr	r3, [pc, #72]	; (8000308 <HAL_MspInit+0x5c>)
 80002c0:	699b      	ldr	r3, [r3, #24]
 80002c2:	f003 0301 	and.w	r3, r3, #1
 80002c6:	60bb      	str	r3, [r7, #8]
 80002c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ca:	4b0f      	ldr	r3, [pc, #60]	; (8000308 <HAL_MspInit+0x5c>)
 80002cc:	69db      	ldr	r3, [r3, #28]
 80002ce:	4a0e      	ldr	r2, [pc, #56]	; (8000308 <HAL_MspInit+0x5c>)
 80002d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002d4:	61d3      	str	r3, [r2, #28]
 80002d6:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <HAL_MspInit+0x5c>)
 80002d8:	69db      	ldr	r3, [r3, #28]
 80002da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80002e2:	4b0a      	ldr	r3, [pc, #40]	; (800030c <HAL_MspInit+0x60>)
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	60fb      	str	r3, [r7, #12]
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002ee:	60fb      	str	r3, [r7, #12]
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80002f6:	60fb      	str	r3, [r7, #12]
 80002f8:	4a04      	ldr	r2, [pc, #16]	; (800030c <HAL_MspInit+0x60>)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002fe:	bf00      	nop
 8000300:	3714      	adds	r7, #20
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000
 800030c:	40010000 	.word	0x40010000

08000310 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a09      	ldr	r2, [pc, #36]	; (8000344 <HAL_PCD_MspInit+0x34>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d10b      	bne.n	800033a <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000322:	4b09      	ldr	r3, [pc, #36]	; (8000348 <HAL_PCD_MspInit+0x38>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	4a08      	ldr	r2, [pc, #32]	; (8000348 <HAL_PCD_MspInit+0x38>)
 8000328:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800032c:	61d3      	str	r3, [r2, #28]
 800032e:	4b06      	ldr	r3, [pc, #24]	; (8000348 <HAL_PCD_MspInit+0x38>)
 8000330:	69db      	ldr	r3, [r3, #28]
 8000332:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800033a:	bf00      	nop
 800033c:	3714      	adds	r7, #20
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr
 8000344:	40005c00 	.word	0x40005c00
 8000348:	40021000 	.word	0x40021000

0800034c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr

08000358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800035c:	e7fe      	b.n	800035c <HardFault_Handler+0x4>

0800035e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800035e:	b480      	push	{r7}
 8000360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000362:	e7fe      	b.n	8000362 <MemManage_Handler+0x4>

08000364 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000368:	e7fe      	b.n	8000368 <BusFault_Handler+0x4>

0800036a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800036e:	e7fe      	b.n	800036e <UsageFault_Handler+0x4>

08000370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr

0800037c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr

08000388 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr

08000394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000398:	f000 f8a2 	bl	80004e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800039c:	bf00      	nop
 800039e:	bd80      	pop	{r7, pc}

080003a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003a4:	4b15      	ldr	r3, [pc, #84]	; (80003fc <SystemInit+0x5c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a14      	ldr	r2, [pc, #80]	; (80003fc <SystemInit+0x5c>)
 80003aa:	f043 0301 	orr.w	r3, r3, #1
 80003ae:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003b0:	4b12      	ldr	r3, [pc, #72]	; (80003fc <SystemInit+0x5c>)
 80003b2:	685a      	ldr	r2, [r3, #4]
 80003b4:	4911      	ldr	r1, [pc, #68]	; (80003fc <SystemInit+0x5c>)
 80003b6:	4b12      	ldr	r3, [pc, #72]	; (8000400 <SystemInit+0x60>)
 80003b8:	4013      	ands	r3, r2
 80003ba:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x5c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <SystemInit+0x5c>)
 80003c2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003ca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003cc:	4b0b      	ldr	r3, [pc, #44]	; (80003fc <SystemInit+0x5c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a0a      	ldr	r2, [pc, #40]	; (80003fc <SystemInit+0x5c>)
 80003d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003d6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <SystemInit+0x5c>)
 80003da:	685b      	ldr	r3, [r3, #4]
 80003dc:	4a07      	ldr	r2, [pc, #28]	; (80003fc <SystemInit+0x5c>)
 80003de:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003e2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80003e4:	4b05      	ldr	r3, [pc, #20]	; (80003fc <SystemInit+0x5c>)
 80003e6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003ea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003ec:	4b05      	ldr	r3, [pc, #20]	; (8000404 <SystemInit+0x64>)
 80003ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003f2:	609a      	str	r2, [r3, #8]
#endif 
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	40021000 	.word	0x40021000
 8000400:	f8ff0000 	.word	0xf8ff0000
 8000404:	e000ed00 	.word	0xe000ed00

08000408 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000408:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800040a:	e003      	b.n	8000414 <LoopCopyDataInit>

0800040c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800040c:	4b0b      	ldr	r3, [pc, #44]	; (800043c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800040e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000410:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000412:	3104      	adds	r1, #4

08000414 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000414:	480a      	ldr	r0, [pc, #40]	; (8000440 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000418:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800041a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800041c:	d3f6      	bcc.n	800040c <CopyDataInit>
  ldr r2, =_sbss
 800041e:	4a0a      	ldr	r2, [pc, #40]	; (8000448 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000420:	e002      	b.n	8000428 <LoopFillZerobss>

08000422 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000422:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000424:	f842 3b04 	str.w	r3, [r2], #4

08000428 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000428:	4b08      	ldr	r3, [pc, #32]	; (800044c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800042a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800042c:	d3f9      	bcc.n	8000422 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800042e:	f7ff ffb7 	bl	80003a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000432:	f000 ff53 	bl	80012dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000436:	f7ff fe89 	bl	800014c <main>
  bx lr
 800043a:	4770      	bx	lr
  ldr r3, =_sidata
 800043c:	08001378 	.word	0x08001378
  ldr r0, =_sdata
 8000440:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000444:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000448:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800044c:	20000298 	.word	0x20000298

08000450 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000450:	e7fe      	b.n	8000450 <ADC1_2_IRQHandler>
	...

08000454 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000458:	4b08      	ldr	r3, [pc, #32]	; (800047c <HAL_Init+0x28>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a07      	ldr	r2, [pc, #28]	; (800047c <HAL_Init+0x28>)
 800045e:	f043 0310 	orr.w	r3, r3, #16
 8000462:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000464:	2003      	movs	r0, #3
 8000466:	f000 f907 	bl	8000678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800046a:	2000      	movs	r0, #0
 800046c:	f000 f808 	bl	8000480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000470:	f7ff ff1c 	bl	80002ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000474:	2300      	movs	r3, #0
}
 8000476:	4618      	mov	r0, r3
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40022000 	.word	0x40022000

08000480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000488:	4b12      	ldr	r3, [pc, #72]	; (80004d4 <HAL_InitTick+0x54>)
 800048a:	681a      	ldr	r2, [r3, #0]
 800048c:	4b12      	ldr	r3, [pc, #72]	; (80004d8 <HAL_InitTick+0x58>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	4619      	mov	r1, r3
 8000492:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000496:	fbb3 f3f1 	udiv	r3, r3, r1
 800049a:	fbb2 f3f3 	udiv	r3, r2, r3
 800049e:	4618      	mov	r0, r3
 80004a0:	f000 f911 	bl	80006c6 <HAL_SYSTICK_Config>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004aa:	2301      	movs	r3, #1
 80004ac:	e00e      	b.n	80004cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2b0f      	cmp	r3, #15
 80004b2:	d80a      	bhi.n	80004ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004b4:	2200      	movs	r2, #0
 80004b6:	6879      	ldr	r1, [r7, #4]
 80004b8:	f04f 30ff 	mov.w	r0, #4294967295
 80004bc:	f000 f8e7 	bl	800068e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004c0:	4a06      	ldr	r2, [pc, #24]	; (80004dc <HAL_InitTick+0x5c>)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004c6:	2300      	movs	r3, #0
 80004c8:	e000      	b.n	80004cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004ca:	2301      	movs	r3, #1
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000000 	.word	0x20000000
 80004d8:	20000008 	.word	0x20000008
 80004dc:	20000004 	.word	0x20000004

080004e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004e4:	4b05      	ldr	r3, [pc, #20]	; (80004fc <HAL_IncTick+0x1c>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	461a      	mov	r2, r3
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <HAL_IncTick+0x20>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	4413      	add	r3, r2
 80004f0:	4a03      	ldr	r2, [pc, #12]	; (8000500 <HAL_IncTick+0x20>)
 80004f2:	6013      	str	r3, [r2, #0]
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr
 80004fc:	20000008 	.word	0x20000008
 8000500:	20000294 	.word	0x20000294

08000504 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  return uwTick;
 8000508:	4b02      	ldr	r3, [pc, #8]	; (8000514 <HAL_GetTick+0x10>)
 800050a:	681b      	ldr	r3, [r3, #0]
}
 800050c:	4618      	mov	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	20000294 	.word	0x20000294

08000518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f003 0307 	and.w	r3, r3, #7
 8000526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <__NVIC_SetPriorityGrouping+0x44>)
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000534:	4013      	ands	r3, r2
 8000536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000540:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000544:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800054a:	4a04      	ldr	r2, [pc, #16]	; (800055c <__NVIC_SetPriorityGrouping+0x44>)
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	60d3      	str	r3, [r2, #12]
}
 8000550:	bf00      	nop
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	e000ed00 	.word	0xe000ed00

08000560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <__NVIC_GetPriorityGrouping+0x18>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	0a1b      	lsrs	r3, r3, #8
 800056a:	f003 0307 	and.w	r3, r3, #7
}
 800056e:	4618      	mov	r0, r3
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058c:	2b00      	cmp	r3, #0
 800058e:	db0a      	blt.n	80005a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	b2da      	uxtb	r2, r3
 8000594:	490c      	ldr	r1, [pc, #48]	; (80005c8 <__NVIC_SetPriority+0x4c>)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	0112      	lsls	r2, r2, #4
 800059c:	b2d2      	uxtb	r2, r2
 800059e:	440b      	add	r3, r1
 80005a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a4:	e00a      	b.n	80005bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	4908      	ldr	r1, [pc, #32]	; (80005cc <__NVIC_SetPriority+0x50>)
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	f003 030f 	and.w	r3, r3, #15
 80005b2:	3b04      	subs	r3, #4
 80005b4:	0112      	lsls	r2, r2, #4
 80005b6:	b2d2      	uxtb	r2, r2
 80005b8:	440b      	add	r3, r1
 80005ba:	761a      	strb	r2, [r3, #24]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	e000e100 	.word	0xe000e100
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	; 0x24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	f003 0307 	and.w	r3, r3, #7
 80005e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005e4:	69fb      	ldr	r3, [r7, #28]
 80005e6:	f1c3 0307 	rsb	r3, r3, #7
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	bf28      	it	cs
 80005ee:	2304      	movcs	r3, #4
 80005f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	3304      	adds	r3, #4
 80005f6:	2b06      	cmp	r3, #6
 80005f8:	d902      	bls.n	8000600 <NVIC_EncodePriority+0x30>
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	3b03      	subs	r3, #3
 80005fe:	e000      	b.n	8000602 <NVIC_EncodePriority+0x32>
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000604:	f04f 32ff 	mov.w	r2, #4294967295
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	43da      	mvns	r2, r3
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	401a      	ands	r2, r3
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000618:	f04f 31ff 	mov.w	r1, #4294967295
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	fa01 f303 	lsl.w	r3, r1, r3
 8000622:	43d9      	mvns	r1, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000628:	4313      	orrs	r3, r2
         );
}
 800062a:	4618      	mov	r0, r3
 800062c:	3724      	adds	r7, #36	; 0x24
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr

08000634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3b01      	subs	r3, #1
 8000640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000644:	d301      	bcc.n	800064a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000646:	2301      	movs	r3, #1
 8000648:	e00f      	b.n	800066a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800064a:	4a0a      	ldr	r2, [pc, #40]	; (8000674 <SysTick_Config+0x40>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	3b01      	subs	r3, #1
 8000650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000652:	210f      	movs	r1, #15
 8000654:	f04f 30ff 	mov.w	r0, #4294967295
 8000658:	f7ff ff90 	bl	800057c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <SysTick_Config+0x40>)
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000662:	4b04      	ldr	r3, [pc, #16]	; (8000674 <SysTick_Config+0x40>)
 8000664:	2207      	movs	r2, #7
 8000666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000668:	2300      	movs	r3, #0
}
 800066a:	4618      	mov	r0, r3
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	e000e010 	.word	0xe000e010

08000678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f7ff ff49 	bl	8000518 <__NVIC_SetPriorityGrouping>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800068e:	b580      	push	{r7, lr}
 8000690:	b086      	sub	sp, #24
 8000692:	af00      	add	r7, sp, #0
 8000694:	4603      	mov	r3, r0
 8000696:	60b9      	str	r1, [r7, #8]
 8000698:	607a      	str	r2, [r7, #4]
 800069a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006a0:	f7ff ff5e 	bl	8000560 <__NVIC_GetPriorityGrouping>
 80006a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	68b9      	ldr	r1, [r7, #8]
 80006aa:	6978      	ldr	r0, [r7, #20]
 80006ac:	f7ff ff90 	bl	80005d0 <NVIC_EncodePriority>
 80006b0:	4602      	mov	r2, r0
 80006b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006b6:	4611      	mov	r1, r2
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ff5f 	bl	800057c <__NVIC_SetPriority>
}
 80006be:	bf00      	nop
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b082      	sub	sp, #8
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff ffb0 	bl	8000634 <SysTick_Config>
 80006d4:	4603      	mov	r3, r0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80006de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006e0:	b08b      	sub	sp, #44	; 0x2c
 80006e2:	af06      	add	r7, sp, #24
 80006e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d101      	bne.n	80006f0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80006ec:	2301      	movs	r3, #1
 80006ee:	e0d3      	b.n	8000898 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d106      	bne.n	800070a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2200      	movs	r2, #0
 8000700:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff fe03 	bl	8000310 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2203      	movs	r2, #3
 800070e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4618      	mov	r0, r3
 8000718:	f000 fd89 	bl	800122e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	687e      	ldr	r6, [r7, #4]
 8000724:	466d      	mov	r5, sp
 8000726:	f106 0410 	add.w	r4, r6, #16
 800072a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800072c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800072e:	6823      	ldr	r3, [r4, #0]
 8000730:	602b      	str	r3, [r5, #0]
 8000732:	1d33      	adds	r3, r6, #4
 8000734:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000736:	6838      	ldr	r0, [r7, #0]
 8000738:	f000 fd52 	bl	80011e0 <USB_CoreInit>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d005      	beq.n	800074e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2202      	movs	r2, #2
 8000746:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	e0a4      	b.n	8000898 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	2100      	movs	r1, #0
 8000754:	4618      	mov	r0, r3
 8000756:	f000 fd86 	bl	8001266 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800075a:	2300      	movs	r3, #0
 800075c:	73fb      	strb	r3, [r7, #15]
 800075e:	e035      	b.n	80007cc <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000760:	7bfb      	ldrb	r3, [r7, #15]
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	015b      	lsls	r3, r3, #5
 8000766:	4413      	add	r3, r2
 8000768:	3329      	adds	r3, #41	; 0x29
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	015b      	lsls	r3, r3, #5
 8000774:	4413      	add	r3, r2
 8000776:	3328      	adds	r3, #40	; 0x28
 8000778:	7bfa      	ldrb	r2, [r7, #15]
 800077a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	7bfa      	ldrb	r2, [r7, #15]
 8000780:	b291      	uxth	r1, r2
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	015b      	lsls	r3, r3, #5
 8000786:	4413      	add	r3, r2
 8000788:	3336      	adds	r3, #54	; 0x36
 800078a:	460a      	mov	r2, r1
 800078c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	015b      	lsls	r3, r3, #5
 8000794:	4413      	add	r3, r2
 8000796:	332b      	adds	r3, #43	; 0x2b
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	015b      	lsls	r3, r3, #5
 80007a2:	4413      	add	r3, r2
 80007a4:	3338      	adds	r3, #56	; 0x38
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	015b      	lsls	r3, r3, #5
 80007b0:	4413      	add	r3, r2
 80007b2:	333c      	adds	r3, #60	; 0x3c
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	3302      	adds	r3, #2
 80007be:	015b      	lsls	r3, r3, #5
 80007c0:	4413      	add	r3, r2
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80007c6:	7bfb      	ldrb	r3, [r7, #15]
 80007c8:	3301      	adds	r3, #1
 80007ca:	73fb      	strb	r3, [r7, #15]
 80007cc:	7bfa      	ldrb	r2, [r7, #15]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3c4      	bcc.n	8000760 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80007d6:	2300      	movs	r3, #0
 80007d8:	73fb      	strb	r3, [r7, #15]
 80007da:	e031      	b.n	8000840 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	015b      	lsls	r3, r3, #5
 80007e2:	4413      	add	r3, r2
 80007e4:	f203 1329 	addw	r3, r3, #297	; 0x129
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	015b      	lsls	r3, r3, #5
 80007f2:	4413      	add	r3, r2
 80007f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80007f8:	7bfa      	ldrb	r2, [r7, #15]
 80007fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80007fc:	7bfb      	ldrb	r3, [r7, #15]
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	015b      	lsls	r3, r3, #5
 8000802:	4413      	add	r3, r2
 8000804:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800080c:	7bfb      	ldrb	r3, [r7, #15]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	015b      	lsls	r3, r3, #5
 8000812:	4413      	add	r3, r2
 8000814:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	015b      	lsls	r3, r3, #5
 8000822:	4413      	add	r3, r2
 8000824:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	330a      	adds	r3, #10
 8000832:	015b      	lsls	r3, r3, #5
 8000834:	4413      	add	r3, r2
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	3301      	adds	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	7bfa      	ldrb	r2, [r7, #15]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	429a      	cmp	r2, r3
 8000848:	d3c8      	bcc.n	80007dc <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	687e      	ldr	r6, [r7, #4]
 8000852:	466d      	mov	r5, sp
 8000854:	f106 0410 	add.w	r4, r6, #16
 8000858:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800085a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800085c:	6823      	ldr	r3, [r4, #0]
 800085e:	602b      	str	r3, [r5, #0]
 8000860:	1d33      	adds	r3, r6, #4
 8000862:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000864:	6838      	ldr	r0, [r7, #0]
 8000866:	f000 fd0a 	bl	800127e <USB_DevInit>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d005      	beq.n	800087c <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2202      	movs	r2, #2
 8000874:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8000878:	2301      	movs	r3, #1
 800087a:	e00d      	b.n	8000898 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2200      	movs	r2, #0
 8000880:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4618      	mov	r0, r3
 8000892:	f000 fd18 	bl	80012c6 <USB_DevDisconnect>

  return HAL_OK;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	3714      	adds	r7, #20
 800089c:	46bd      	mov	sp, r7
 800089e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080008a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d101      	bne.n	80008b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
 80008b0:	e26c      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f000 8087 	beq.w	80009ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80008c0:	4b92      	ldr	r3, [pc, #584]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 030c 	and.w	r3, r3, #12
 80008c8:	2b04      	cmp	r3, #4
 80008ca:	d00c      	beq.n	80008e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008cc:	4b8f      	ldr	r3, [pc, #572]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	f003 030c 	and.w	r3, r3, #12
 80008d4:	2b08      	cmp	r3, #8
 80008d6:	d112      	bne.n	80008fe <HAL_RCC_OscConfig+0x5e>
 80008d8:	4b8c      	ldr	r3, [pc, #560]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008e4:	d10b      	bne.n	80008fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008e6:	4b89      	ldr	r3, [pc, #548]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d06c      	beq.n	80009cc <HAL_RCC_OscConfig+0x12c>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d168      	bne.n	80009cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e246      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000906:	d106      	bne.n	8000916 <HAL_RCC_OscConfig+0x76>
 8000908:	4b80      	ldr	r3, [pc, #512]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a7f      	ldr	r2, [pc, #508]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800090e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000912:	6013      	str	r3, [r2, #0]
 8000914:	e02e      	b.n	8000974 <HAL_RCC_OscConfig+0xd4>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d10c      	bne.n	8000938 <HAL_RCC_OscConfig+0x98>
 800091e:	4b7b      	ldr	r3, [pc, #492]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a7a      	ldr	r2, [pc, #488]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000924:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000928:	6013      	str	r3, [r2, #0]
 800092a:	4b78      	ldr	r3, [pc, #480]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a77      	ldr	r2, [pc, #476]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000930:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000934:	6013      	str	r3, [r2, #0]
 8000936:	e01d      	b.n	8000974 <HAL_RCC_OscConfig+0xd4>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000940:	d10c      	bne.n	800095c <HAL_RCC_OscConfig+0xbc>
 8000942:	4b72      	ldr	r3, [pc, #456]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a71      	ldr	r2, [pc, #452]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000948:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	4b6f      	ldr	r3, [pc, #444]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a6e      	ldr	r2, [pc, #440]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e00b      	b.n	8000974 <HAL_RCC_OscConfig+0xd4>
 800095c:	4b6b      	ldr	r3, [pc, #428]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a6a      	ldr	r2, [pc, #424]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000962:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000966:	6013      	str	r3, [r2, #0]
 8000968:	4b68      	ldr	r3, [pc, #416]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a67      	ldr	r2, [pc, #412]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 800096e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000972:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d013      	beq.n	80009a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800097c:	f7ff fdc2 	bl	8000504 <HAL_GetTick>
 8000980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000982:	e008      	b.n	8000996 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000984:	f7ff fdbe 	bl	8000504 <HAL_GetTick>
 8000988:	4602      	mov	r2, r0
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	2b64      	cmp	r3, #100	; 0x64
 8000990:	d901      	bls.n	8000996 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000992:	2303      	movs	r3, #3
 8000994:	e1fa      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000996:	4b5d      	ldr	r3, [pc, #372]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d0f0      	beq.n	8000984 <HAL_RCC_OscConfig+0xe4>
 80009a2:	e014      	b.n	80009ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009a4:	f7ff fdae 	bl	8000504 <HAL_GetTick>
 80009a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009aa:	e008      	b.n	80009be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009ac:	f7ff fdaa 	bl	8000504 <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b64      	cmp	r3, #100	; 0x64
 80009b8:	d901      	bls.n	80009be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80009ba:	2303      	movs	r3, #3
 80009bc:	e1e6      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009be:	4b53      	ldr	r3, [pc, #332]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1f0      	bne.n	80009ac <HAL_RCC_OscConfig+0x10c>
 80009ca:	e000      	b.n	80009ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d063      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80009da:	4b4c      	ldr	r3, [pc, #304]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f003 030c 	and.w	r3, r3, #12
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d00b      	beq.n	80009fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80009e6:	4b49      	ldr	r3, [pc, #292]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f003 030c 	and.w	r3, r3, #12
 80009ee:	2b08      	cmp	r3, #8
 80009f0:	d11c      	bne.n	8000a2c <HAL_RCC_OscConfig+0x18c>
 80009f2:	4b46      	ldr	r3, [pc, #280]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d116      	bne.n	8000a2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009fe:	4b43      	ldr	r3, [pc, #268]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d005      	beq.n	8000a16 <HAL_RCC_OscConfig+0x176>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	691b      	ldr	r3, [r3, #16]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d001      	beq.n	8000a16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e1ba      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a16:	4b3d      	ldr	r3, [pc, #244]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	695b      	ldr	r3, [r3, #20]
 8000a22:	00db      	lsls	r3, r3, #3
 8000a24:	4939      	ldr	r1, [pc, #228]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a26:	4313      	orrs	r3, r2
 8000a28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a2a:	e03a      	b.n	8000aa2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	691b      	ldr	r3, [r3, #16]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d020      	beq.n	8000a76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a34:	4b36      	ldr	r3, [pc, #216]	; (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a3a:	f7ff fd63 	bl	8000504 <HAL_GetTick>
 8000a3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a40:	e008      	b.n	8000a54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a42:	f7ff fd5f 	bl	8000504 <HAL_GetTick>
 8000a46:	4602      	mov	r2, r0
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d901      	bls.n	8000a54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000a50:	2303      	movs	r3, #3
 8000a52:	e19b      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a54:	4b2d      	ldr	r3, [pc, #180]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 0302 	and.w	r3, r3, #2
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d0f0      	beq.n	8000a42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a60:	4b2a      	ldr	r3, [pc, #168]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	695b      	ldr	r3, [r3, #20]
 8000a6c:	00db      	lsls	r3, r3, #3
 8000a6e:	4927      	ldr	r1, [pc, #156]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a70:	4313      	orrs	r3, r2
 8000a72:	600b      	str	r3, [r1, #0]
 8000a74:	e015      	b.n	8000aa2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a76:	4b26      	ldr	r3, [pc, #152]	; (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a7c:	f7ff fd42 	bl	8000504 <HAL_GetTick>
 8000a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a82:	e008      	b.n	8000a96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a84:	f7ff fd3e 	bl	8000504 <HAL_GetTick>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d901      	bls.n	8000a96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000a92:	2303      	movs	r3, #3
 8000a94:	e17a      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d1f0      	bne.n	8000a84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f003 0308 	and.w	r3, r3, #8
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d03a      	beq.n	8000b24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d019      	beq.n	8000aea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ab6:	4b17      	ldr	r3, [pc, #92]	; (8000b14 <HAL_RCC_OscConfig+0x274>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000abc:	f7ff fd22 	bl	8000504 <HAL_GetTick>
 8000ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ac2:	e008      	b.n	8000ad6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ac4:	f7ff fd1e 	bl	8000504 <HAL_GetTick>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d901      	bls.n	8000ad6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	e15a      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0f0      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f000 faa8 	bl	8001038 <RCC_Delay>
 8000ae8:	e01c      	b.n	8000b24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <HAL_RCC_OscConfig+0x274>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000af0:	f7ff fd08 	bl	8000504 <HAL_GetTick>
 8000af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000af6:	e00f      	b.n	8000b18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000af8:	f7ff fd04 	bl	8000504 <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d908      	bls.n	8000b18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e140      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	42420000 	.word	0x42420000
 8000b14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b18:	4b9e      	ldr	r3, [pc, #632]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1e9      	bne.n	8000af8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	f000 80a6 	beq.w	8000c7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b32:	2300      	movs	r3, #0
 8000b34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b36:	4b97      	ldr	r3, [pc, #604]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10d      	bne.n	8000b5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b42:	4b94      	ldr	r3, [pc, #592]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	4a93      	ldr	r2, [pc, #588]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	61d3      	str	r3, [r2, #28]
 8000b4e:	4b91      	ldr	r3, [pc, #580]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b5e:	4b8e      	ldr	r3, [pc, #568]	; (8000d98 <HAL_RCC_OscConfig+0x4f8>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d118      	bne.n	8000b9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b6a:	4b8b      	ldr	r3, [pc, #556]	; (8000d98 <HAL_RCC_OscConfig+0x4f8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a8a      	ldr	r2, [pc, #552]	; (8000d98 <HAL_RCC_OscConfig+0x4f8>)
 8000b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b76:	f7ff fcc5 	bl	8000504 <HAL_GetTick>
 8000b7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b7c:	e008      	b.n	8000b90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b7e:	f7ff fcc1 	bl	8000504 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	2b64      	cmp	r3, #100	; 0x64
 8000b8a:	d901      	bls.n	8000b90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e0fd      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b90:	4b81      	ldr	r3, [pc, #516]	; (8000d98 <HAL_RCC_OscConfig+0x4f8>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0f0      	beq.n	8000b7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d106      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x312>
 8000ba4:	4b7b      	ldr	r3, [pc, #492]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000ba6:	6a1b      	ldr	r3, [r3, #32]
 8000ba8:	4a7a      	ldr	r2, [pc, #488]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	6213      	str	r3, [r2, #32]
 8000bb0:	e02d      	b.n	8000c0e <HAL_RCC_OscConfig+0x36e>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d10c      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x334>
 8000bba:	4b76      	ldr	r3, [pc, #472]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bbc:	6a1b      	ldr	r3, [r3, #32]
 8000bbe:	4a75      	ldr	r2, [pc, #468]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bc0:	f023 0301 	bic.w	r3, r3, #1
 8000bc4:	6213      	str	r3, [r2, #32]
 8000bc6:	4b73      	ldr	r3, [pc, #460]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bc8:	6a1b      	ldr	r3, [r3, #32]
 8000bca:	4a72      	ldr	r2, [pc, #456]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bcc:	f023 0304 	bic.w	r3, r3, #4
 8000bd0:	6213      	str	r3, [r2, #32]
 8000bd2:	e01c      	b.n	8000c0e <HAL_RCC_OscConfig+0x36e>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	2b05      	cmp	r3, #5
 8000bda:	d10c      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x356>
 8000bdc:	4b6d      	ldr	r3, [pc, #436]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bde:	6a1b      	ldr	r3, [r3, #32]
 8000be0:	4a6c      	ldr	r2, [pc, #432]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000be2:	f043 0304 	orr.w	r3, r3, #4
 8000be6:	6213      	str	r3, [r2, #32]
 8000be8:	4b6a      	ldr	r3, [pc, #424]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bea:	6a1b      	ldr	r3, [r3, #32]
 8000bec:	4a69      	ldr	r2, [pc, #420]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bee:	f043 0301 	orr.w	r3, r3, #1
 8000bf2:	6213      	str	r3, [r2, #32]
 8000bf4:	e00b      	b.n	8000c0e <HAL_RCC_OscConfig+0x36e>
 8000bf6:	4b67      	ldr	r3, [pc, #412]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bf8:	6a1b      	ldr	r3, [r3, #32]
 8000bfa:	4a66      	ldr	r2, [pc, #408]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000bfc:	f023 0301 	bic.w	r3, r3, #1
 8000c00:	6213      	str	r3, [r2, #32]
 8000c02:	4b64      	ldr	r3, [pc, #400]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c04:	6a1b      	ldr	r3, [r3, #32]
 8000c06:	4a63      	ldr	r2, [pc, #396]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c08:	f023 0304 	bic.w	r3, r3, #4
 8000c0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d015      	beq.n	8000c42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c16:	f7ff fc75 	bl	8000504 <HAL_GetTick>
 8000c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c1c:	e00a      	b.n	8000c34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c1e:	f7ff fc71 	bl	8000504 <HAL_GetTick>
 8000c22:	4602      	mov	r2, r0
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d901      	bls.n	8000c34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000c30:	2303      	movs	r3, #3
 8000c32:	e0ab      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c34:	4b57      	ldr	r3, [pc, #348]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c36:	6a1b      	ldr	r3, [r3, #32]
 8000c38:	f003 0302 	and.w	r3, r3, #2
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0ee      	beq.n	8000c1e <HAL_RCC_OscConfig+0x37e>
 8000c40:	e014      	b.n	8000c6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c42:	f7ff fc5f 	bl	8000504 <HAL_GetTick>
 8000c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c48:	e00a      	b.n	8000c60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c4a:	f7ff fc5b 	bl	8000504 <HAL_GetTick>
 8000c4e:	4602      	mov	r2, r0
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d901      	bls.n	8000c60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	e095      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c60:	4b4c      	ldr	r3, [pc, #304]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c62:	6a1b      	ldr	r3, [r3, #32]
 8000c64:	f003 0302 	and.w	r3, r3, #2
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1ee      	bne.n	8000c4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000c6c:	7dfb      	ldrb	r3, [r7, #23]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d105      	bne.n	8000c7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c72:	4b48      	ldr	r3, [pc, #288]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	4a47      	ldr	r2, [pc, #284]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f000 8081 	beq.w	8000d8a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c88:	4b42      	ldr	r3, [pc, #264]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f003 030c 	and.w	r3, r3, #12
 8000c90:	2b08      	cmp	r3, #8
 8000c92:	d061      	beq.n	8000d58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	69db      	ldr	r3, [r3, #28]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d146      	bne.n	8000d2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c9c:	4b3f      	ldr	r3, [pc, #252]	; (8000d9c <HAL_RCC_OscConfig+0x4fc>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca2:	f7ff fc2f 	bl	8000504 <HAL_GetTick>
 8000ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca8:	e008      	b.n	8000cbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000caa:	f7ff fc2b 	bl	8000504 <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d901      	bls.n	8000cbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e067      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cbc:	4b35      	ldr	r3, [pc, #212]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d1f0      	bne.n	8000caa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a1b      	ldr	r3, [r3, #32]
 8000ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd0:	d108      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000cd2:	4b30      	ldr	r3, [pc, #192]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	492d      	ldr	r1, [pc, #180]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ce4:	4b2b      	ldr	r3, [pc, #172]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a19      	ldr	r1, [r3, #32]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf4:	430b      	orrs	r3, r1
 8000cf6:	4927      	ldr	r1, [pc, #156]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000cfc:	4b27      	ldr	r3, [pc, #156]	; (8000d9c <HAL_RCC_OscConfig+0x4fc>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d02:	f7ff fbff 	bl	8000504 <HAL_GetTick>
 8000d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d08:	e008      	b.n	8000d1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d0a:	f7ff fbfb 	bl	8000504 <HAL_GetTick>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	1ad3      	subs	r3, r2, r3
 8000d14:	2b02      	cmp	r3, #2
 8000d16:	d901      	bls.n	8000d1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	e037      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d0f0      	beq.n	8000d0a <HAL_RCC_OscConfig+0x46a>
 8000d28:	e02f      	b.n	8000d8a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d2a:	4b1c      	ldr	r3, [pc, #112]	; (8000d9c <HAL_RCC_OscConfig+0x4fc>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d30:	f7ff fbe8 	bl	8000504 <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d36:	e008      	b.n	8000d4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d38:	f7ff fbe4 	bl	8000504 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e020      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d4a:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d1f0      	bne.n	8000d38 <HAL_RCC_OscConfig+0x498>
 8000d56:	e018      	b.n	8000d8a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	69db      	ldr	r3, [r3, #28]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d101      	bne.n	8000d64 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e013      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000d64:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <HAL_RCC_OscConfig+0x4f4>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d106      	bne.n	8000d86 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d001      	beq.n	8000d8a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e000      	b.n	8000d8c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000d8a:	2300      	movs	r3, #0
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40007000 	.word	0x40007000
 8000d9c:	42420060 	.word	0x42420060

08000da0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e0d0      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000db4:	4b6a      	ldr	r3, [pc, #424]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f003 0307 	and.w	r3, r3, #7
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d910      	bls.n	8000de4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dc2:	4b67      	ldr	r3, [pc, #412]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f023 0207 	bic.w	r2, r3, #7
 8000dca:	4965      	ldr	r1, [pc, #404]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dd2:	4b63      	ldr	r3, [pc, #396]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d001      	beq.n	8000de4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e0b8      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d020      	beq.n	8000e32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0304 	and.w	r3, r3, #4
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d005      	beq.n	8000e08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000dfc:	4b59      	ldr	r3, [pc, #356]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	4a58      	ldr	r2, [pc, #352]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d005      	beq.n	8000e20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e14:	4b53      	ldr	r3, [pc, #332]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	4a52      	ldr	r2, [pc, #328]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000e1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e20:	4b50      	ldr	r3, [pc, #320]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	494d      	ldr	r1, [pc, #308]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d040      	beq.n	8000ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d107      	bne.n	8000e56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e46:	4b47      	ldr	r3, [pc, #284]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d115      	bne.n	8000e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e07f      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d107      	bne.n	8000e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e5e:	4b41      	ldr	r3, [pc, #260]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d109      	bne.n	8000e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e073      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e6e:	4b3d      	ldr	r3, [pc, #244]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e06b      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e7e:	4b39      	ldr	r3, [pc, #228]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f023 0203 	bic.w	r2, r3, #3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	4936      	ldr	r1, [pc, #216]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e90:	f7ff fb38 	bl	8000504 <HAL_GetTick>
 8000e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e96:	e00a      	b.n	8000eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e98:	f7ff fb34 	bl	8000504 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d901      	bls.n	8000eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e053      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000eae:	4b2d      	ldr	r3, [pc, #180]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 020c 	and.w	r2, r3, #12
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d1eb      	bne.n	8000e98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000ec0:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	683a      	ldr	r2, [r7, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d210      	bcs.n	8000ef0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ece:	4b24      	ldr	r3, [pc, #144]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f023 0207 	bic.w	r2, r3, #7
 8000ed6:	4922      	ldr	r1, [pc, #136]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ede:	4b20      	ldr	r3, [pc, #128]	; (8000f60 <HAL_RCC_ClockConfig+0x1c0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0307 	and.w	r3, r3, #7
 8000ee6:	683a      	ldr	r2, [r7, #0]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d001      	beq.n	8000ef0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e032      	b.n	8000f56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f003 0304 	and.w	r3, r3, #4
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d008      	beq.n	8000f0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000efc:	4b19      	ldr	r3, [pc, #100]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	4916      	ldr	r1, [pc, #88]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0308 	and.w	r3, r3, #8
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d009      	beq.n	8000f2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	691b      	ldr	r3, [r3, #16]
 8000f26:	00db      	lsls	r3, r3, #3
 8000f28:	490e      	ldr	r1, [pc, #56]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000f2e:	f000 f821 	bl	8000f74 <HAL_RCC_GetSysClockFreq>
 8000f32:	4601      	mov	r1, r0
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_RCC_ClockConfig+0x1c4>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	091b      	lsrs	r3, r3, #4
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <HAL_RCC_ClockConfig+0x1c8>)
 8000f40:	5cd3      	ldrb	r3, [r2, r3]
 8000f42:	fa21 f303 	lsr.w	r3, r1, r3
 8000f46:	4a09      	ldr	r2, [pc, #36]	; (8000f6c <HAL_RCC_ClockConfig+0x1cc>)
 8000f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000f4a:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <HAL_RCC_ClockConfig+0x1d0>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fa96 	bl	8000480 <HAL_InitTick>

  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40022000 	.word	0x40022000
 8000f64:	40021000 	.word	0x40021000
 8000f68:	08001360 	.word	0x08001360
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000004 	.word	0x20000004

08000f74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f74:	b490      	push	{r4, r7}
 8000f76:	b08a      	sub	sp, #40	; 0x28
 8000f78:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	; (8001024 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000f7c:	1d3c      	adds	r4, r7, #4
 8000f7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f84:	4b28      	ldr	r3, [pc, #160]	; (8001028 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61fb      	str	r3, [r7, #28]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
 8000f92:	2300      	movs	r3, #0
 8000f94:	627b      	str	r3, [r7, #36]	; 0x24
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000f9e:	4b23      	ldr	r3, [pc, #140]	; (800102c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f003 030c 	and.w	r3, r3, #12
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d002      	beq.n	8000fb4 <HAL_RCC_GetSysClockFreq+0x40>
 8000fae:	2b08      	cmp	r3, #8
 8000fb0:	d003      	beq.n	8000fba <HAL_RCC_GetSysClockFreq+0x46>
 8000fb2:	e02d      	b.n	8001010 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fb4:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000fb6:	623b      	str	r3, [r7, #32]
      break;
 8000fb8:	e02d      	b.n	8001016 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	0c9b      	lsrs	r3, r3, #18
 8000fbe:	f003 030f 	and.w	r3, r3, #15
 8000fc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fc6:	4413      	add	r3, r2
 8000fc8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000fcc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d013      	beq.n	8001000 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000fd8:	4b14      	ldr	r3, [pc, #80]	; (800102c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	0c5b      	lsrs	r3, r3, #17
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fe6:	4413      	add	r3, r2
 8000fe8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000fec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	4a0f      	ldr	r2, [pc, #60]	; (8001030 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ff2:	fb02 f203 	mul.w	r2, r2, r3
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8000ffe:	e004      	b.n	800100a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	4a0c      	ldr	r2, [pc, #48]	; (8001034 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001004:	fb02 f303 	mul.w	r3, r2, r3
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800100a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100c:	623b      	str	r3, [r7, #32]
      break;
 800100e:	e002      	b.n	8001016 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001010:	4b07      	ldr	r3, [pc, #28]	; (8001030 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001012:	623b      	str	r3, [r7, #32]
      break;
 8001014:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001016:	6a3b      	ldr	r3, [r7, #32]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3728      	adds	r7, #40	; 0x28
 800101c:	46bd      	mov	sp, r7
 800101e:	bc90      	pop	{r4, r7}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	0800134c 	.word	0x0800134c
 8001028:	0800135c 	.word	0x0800135c
 800102c:	40021000 	.word	0x40021000
 8001030:	007a1200 	.word	0x007a1200
 8001034:	003d0900 	.word	0x003d0900

08001038 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001040:	4b0a      	ldr	r3, [pc, #40]	; (800106c <RCC_Delay+0x34>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <RCC_Delay+0x38>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	0a5b      	lsrs	r3, r3, #9
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	fb02 f303 	mul.w	r3, r2, r3
 8001052:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001054:	bf00      	nop
  }
  while (Delay --);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	1e5a      	subs	r2, r3, #1
 800105a:	60fa      	str	r2, [r7, #12]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1f9      	bne.n	8001054 <RCC_Delay+0x1c>
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	20000000 	.word	0x20000000
 8001070:	10624dd3 	.word	0x10624dd3

08001074 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	2b00      	cmp	r3, #0
 800108e:	d07d      	beq.n	800118c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001090:	2300      	movs	r3, #0
 8001092:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001094:	4b4f      	ldr	r3, [pc, #316]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001096:	69db      	ldr	r3, [r3, #28]
 8001098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10d      	bne.n	80010bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	4b4c      	ldr	r3, [pc, #304]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80010a2:	69db      	ldr	r3, [r3, #28]
 80010a4:	4a4b      	ldr	r2, [pc, #300]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80010a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010aa:	61d3      	str	r3, [r2, #28]
 80010ac:	4b49      	ldr	r3, [pc, #292]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010b8:	2301      	movs	r3, #1
 80010ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010bc:	4b46      	ldr	r3, [pc, #280]	; (80011d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d118      	bne.n	80010fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010c8:	4b43      	ldr	r3, [pc, #268]	; (80011d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a42      	ldr	r2, [pc, #264]	; (80011d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80010ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d4:	f7ff fa16 	bl	8000504 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010da:	e008      	b.n	80010ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010dc:	f7ff fa12 	bl	8000504 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b64      	cmp	r3, #100	; 0x64
 80010e8:	d901      	bls.n	80010ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e06d      	b.n	80011ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ee:	4b3a      	ldr	r3, [pc, #232]	; (80011d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d0f0      	beq.n	80010dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010fa:	4b36      	ldr	r3, [pc, #216]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001102:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d02e      	beq.n	8001168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d027      	beq.n	8001168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001118:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001120:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001122:	4b2e      	ldr	r3, [pc, #184]	; (80011dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001128:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800112e:	4a29      	ldr	r2, [pc, #164]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b00      	cmp	r3, #0
 800113c:	d014      	beq.n	8001168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff f9e1 	bl	8000504 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001144:	e00a      	b.n	800115c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001146:	f7ff f9dd 	bl	8000504 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	; 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e036      	b.n	80011ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0ee      	beq.n	8001146 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001168:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	4917      	ldr	r1, [pc, #92]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001176:	4313      	orrs	r3, r2
 8001178:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800117a:	7dfb      	ldrb	r3, [r7, #23]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d105      	bne.n	800118c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	4a13      	ldr	r2, [pc, #76]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800118a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001198:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	490b      	ldr	r1, [pc, #44]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0310 	and.w	r3, r3, #16
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d008      	beq.n	80011c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80011b6:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	4904      	ldr	r1, [pc, #16]	; (80011d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40007000 	.word	0x40007000
 80011dc:	42420440 	.word	0x42420440

080011e0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80011e0:	b084      	sub	sp, #16
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	f107 0014 	add.w	r0, r7, #20
 80011ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	b004      	add	sp, #16
 80011fe:	4770      	bx	lr

08001200 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8001208:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800120c:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001214:	b29a      	uxth	r2, r3
 8001216:	89fb      	ldrh	r3, [r7, #14]
 8001218:	4313      	orrs	r3, r2
 800121a:	b29a      	uxth	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr

0800122e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800122e:	b480      	push	{r7}
 8001230:	b085      	sub	sp, #20
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8001236:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800123a:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001242:	b29b      	uxth	r3, r3
 8001244:	b21a      	sxth	r2, r3
 8001246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800124a:	43db      	mvns	r3, r3
 800124c:	b21b      	sxth	r3, r3
 800124e:	4013      	ands	r3, r2
 8001250:	b21b      	sxth	r3, r3
 8001252:	b29a      	uxth	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	3714      	adds	r7, #20
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	460b      	mov	r3, r1
 8001270:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr

0800127e <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800127e:	b084      	sub	sp, #16
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	f107 0014 	add.w	r0, r7, #20
 800128c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2201      	movs	r2, #1
 8001294:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff ffa5 	bl	8001200 <USB_EnableGlobalInt>

  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012c2:	b004      	add	sp, #16
 80012c4:	4770      	bx	lr

080012c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
	...

080012dc <__libc_init_array>:
 80012dc:	b570      	push	{r4, r5, r6, lr}
 80012de:	2500      	movs	r5, #0
 80012e0:	4e0c      	ldr	r6, [pc, #48]	; (8001314 <__libc_init_array+0x38>)
 80012e2:	4c0d      	ldr	r4, [pc, #52]	; (8001318 <__libc_init_array+0x3c>)
 80012e4:	1ba4      	subs	r4, r4, r6
 80012e6:	10a4      	asrs	r4, r4, #2
 80012e8:	42a5      	cmp	r5, r4
 80012ea:	d109      	bne.n	8001300 <__libc_init_array+0x24>
 80012ec:	f000 f822 	bl	8001334 <_init>
 80012f0:	2500      	movs	r5, #0
 80012f2:	4e0a      	ldr	r6, [pc, #40]	; (800131c <__libc_init_array+0x40>)
 80012f4:	4c0a      	ldr	r4, [pc, #40]	; (8001320 <__libc_init_array+0x44>)
 80012f6:	1ba4      	subs	r4, r4, r6
 80012f8:	10a4      	asrs	r4, r4, #2
 80012fa:	42a5      	cmp	r5, r4
 80012fc:	d105      	bne.n	800130a <__libc_init_array+0x2e>
 80012fe:	bd70      	pop	{r4, r5, r6, pc}
 8001300:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001304:	4798      	blx	r3
 8001306:	3501      	adds	r5, #1
 8001308:	e7ee      	b.n	80012e8 <__libc_init_array+0xc>
 800130a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800130e:	4798      	blx	r3
 8001310:	3501      	adds	r5, #1
 8001312:	e7f2      	b.n	80012fa <__libc_init_array+0x1e>
 8001314:	08001370 	.word	0x08001370
 8001318:	08001370 	.word	0x08001370
 800131c:	08001370 	.word	0x08001370
 8001320:	08001374 	.word	0x08001374

08001324 <memset>:
 8001324:	4603      	mov	r3, r0
 8001326:	4402      	add	r2, r0
 8001328:	4293      	cmp	r3, r2
 800132a:	d100      	bne.n	800132e <memset+0xa>
 800132c:	4770      	bx	lr
 800132e:	f803 1b01 	strb.w	r1, [r3], #1
 8001332:	e7f9      	b.n	8001328 <memset+0x4>

08001334 <_init>:
 8001334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001336:	bf00      	nop
 8001338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800133a:	bc08      	pop	{r3}
 800133c:	469e      	mov	lr, r3
 800133e:	4770      	bx	lr

08001340 <_fini>:
 8001340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001342:	bf00      	nop
 8001344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001346:	bc08      	pop	{r3}
 8001348:	469e      	mov	lr, r3
 800134a:	4770      	bx	lr
