# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_clock_divider_0_0/DebUART_clock_divider_0_0.xci
# IP: The module: 'DebUART_clock_divider_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_clock_divider_0_0/src/Nexys4_Master.xdc
# XDC: The top module name and the constraint reference have the same name: 'DebUART_clock_divider_0_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_clock_divider_0_0/DebUART_clock_divider_0_0.xci
# IP: The module: 'DebUART_clock_divider_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_clock_divider_0_0/src/Nexys4_Master.xdc
# XDC: The top module name and the constraint reference have the same name: 'DebUART_clock_divider_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
