Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Nov 20 22:36:19 2017
| Host             : Berna running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.117 |
| Dynamic (W)              | 0.013 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.7  |
| Junction Temperature (C) | 26.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |      403 |       --- |             --- |
|   LUT as Logic           |     0.002 |      111 |     17600 |            0.63 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   CARRY4                 |    <0.001 |       25 |      4400 |            0.57 |
|   Register               |    <0.001 |      154 |     35200 |            0.44 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |     0.002 |      305 |       --- |             --- |
| Block RAM                |     0.007 |        3 |        60 |            5.00 |
| I/O                      |    <0.001 |        9 |       100 |            9.00 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.117 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.012 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| Main                                                          |     0.013 |
|   proccesor                                                   |     0.004 |
|     active_interrupt_lut                                      |    <0.001 |
|     address_loop[0].output_data.pc_vector_mux_lut             |    <0.001 |
|     address_loop[10].output_data.pc_vector_mux_lut            |    <0.001 |
|     address_loop[2].output_data.pc_vector_mux_lut             |    <0.001 |
|     address_loop[4].output_data.pc_vector_mux_lut             |    <0.001 |
|     address_loop[6].output_data.pc_vector_mux_lut             |    <0.001 |
|     address_loop[8].output_data.pc_vector_mux_lut             |    <0.001 |
|     alu_decode0_lut                                           |    <0.001 |
|     alu_decode1_lut                                           |    <0.001 |
|     alu_decode2_lut                                           |    <0.001 |
|     carry_flag_lut                                            |    <0.001 |
|     data_path_loop[0].arith_logical_lut                       |    <0.001 |
|     data_path_loop[0].lsb_shift_rotate.shift_rotate_lut       |    <0.001 |
|     data_path_loop[0].output_data.sy_kk_mux_lut               |    <0.001 |
|     data_path_loop[0].second_operand.out_port_lut             |    <0.001 |
|     data_path_loop[0].small_spm.small_spm_ram.spm_ram         |    <0.001 |
|     data_path_loop[1].arith_logical_lut                       |    <0.001 |
|     data_path_loop[2].arith_logical_lut                       |    <0.001 |
|     data_path_loop[2].mid_shift_rotate.shift_rotate_lut       |    <0.001 |
|     data_path_loop[2].output_data.sy_kk_mux_lut               |    <0.001 |
|     data_path_loop[2].second_operand.out_port_lut             |    <0.001 |
|     data_path_loop[3].arith_logical_lut                       |    <0.001 |
|     data_path_loop[4].arith_logical_lut                       |    <0.001 |
|     data_path_loop[4].mid_shift_rotate.shift_rotate_lut       |    <0.001 |
|     data_path_loop[4].output_data.sy_kk_mux_lut               |    <0.001 |
|     data_path_loop[4].small_spm.small_spm_ram.spm_ram         |    <0.001 |
|     data_path_loop[5].arith_logical_lut                       |    <0.001 |
|     data_path_loop[6].arith_logical_lut                       |    <0.001 |
|     data_path_loop[6].msb_shift_rotate.shift_rotate_lut       |    <0.001 |
|     data_path_loop[6].output_data.sy_kk_mux_lut               |    <0.001 |
|     data_path_loop[7].arith_logical_lut                       |    <0.001 |
|     int_enable_type_lut                                       |    <0.001 |
|     lower_reg_banks                                           |    <0.001 |
|     move_type_lut                                             |    <0.001 |
|     pc_mode1_lut                                              |    <0.001 |
|     push_pop_lut                                              |    <0.001 |
|     register_enable_lut                                       |    <0.001 |
|     register_enable_type_lut                                  |    <0.001 |
|     reset_lut                                                 |    <0.001 |
|     stack_ram_high                                            |    <0.001 |
|     stack_ram_low                                             |    <0.001 |
|     t_state_lut                                               |    <0.001 |
|     upper_reg_banks                                           |    <0.001 |
|     use_zero_flag_lut                                         |    <0.001 |
|   program_rom                                                 |    <0.001 |
|   program_rom1                                                |     0.008 |
|     U0                                                        |     0.008 |
|       inst_blk_mem_gen                                        |     0.008 |
|         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.008 |
|           valid.cstr                                          |     0.008 |
|             has_mux_b.B                                       |     0.000 |
|             ramloop[0].ram.r                                  |     0.003 |
|               prim_noinit.ram                                 |     0.003 |
|             ramloop[4].ram.r                                  |     0.003 |
|               prim_noinit.ram                                 |     0.003 |
|             ramloop[8].ram.r                                  |     0.002 |
|               prim_noinit.ram                                 |     0.002 |
+---------------------------------------------------------------+-----------+


