// Seed: 1689449527
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output uwire id_3,
    output tri1 id_4
);
  wire id_6 = id_2;
  assign id_3 = 1;
  assign id_3 = -1;
  uwire id_7;
  parameter id_8 = 1;
  parameter id_9 = -1;
  assign id_7 = id_7 !=? -1;
  assign id_3 = id_8 == id_0 + -1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_21 = 32'd40
) (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7
    , id_23, id_24,
    input tri1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    output logic id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wor id_14,
    output wor id_15,
    input supply0 id_16,
    input wor id_17,
    output wor id_18,
    output wire id_19,
    input tri0 id_20,
    input wand _id_21
);
  logic [1 : ""] id_25;
  wire id_26;
  wire [1 : -1] id_27;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_4,
      id_9,
      id_5
  );
  logic id_28;
  assign id_6 = -1;
  assign id_24[id_21&&1'b0] = 1;
  logic [7:0][1 : 1]
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  logic id_44;
  ;
  assign id_15 = id_31;
  wire id_45;
  ;
  always id_11 = id_4;
  assign id_5 = -1;
  assign id_34[1] = -1 < !{-1'd0, (id_28), id_4};
endmodule
