module RegisterFile(
input [7:0] wd3,
input [2:0] wa3, ra1, ra2, 
input we3, clk,
output [7:0] rd1, rd2
);
//
reg [7:0] [7:0] memoria; 
always@(posedge clk)
begin
	if (we3)
	begin
	memoria[wa3] = wd3
	end
end


endmodule
