# ğŸ’« About Me:
ğŸ”­ Iâ€™m currently working on ASIC Design<br>ğŸ‘¯ Iâ€™m looking to collaborate on RTL Design<br>ğŸ¤ Iâ€™m looking for help with to uderstanding Physical design<br>ğŸŒ± Iâ€™m currently learning System Verilog ,C<br>ğŸ’¬ Ask me about  digital design<br>âš¡ Fun fact I am lazy but smart


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/manmohan-verma-712477222/) [![X](https://img.shields.io/badge/X-black.svg?logo=X&logoColor=white)](https://x.com/@MANMOHA36896780) 

# ğŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=plastic&logo=c&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=manmohanverma1234&theme=highcontrast&hide_border=false&include_all_commits=false&count_private=true)<br/>
![](https://github-readme-streak-stats.herokuapp.com/?user=manmohanverma1234&theme=highcontrast&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=manmohanverma1234&theme=highcontrast&hide_border=false&include_all_commits=false&count_private=true&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=manmohanverma1234&limit=5&theme=dark&combine_all_yearly_contributions=true)



---
[![](https://visitcount.itsvg.in/api?id=manmohanverma1234&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
