<div id="pf30d" class="pf w0 h0" data-page-no="30d"><div class="pc pc30d w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg30d.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">41.3.2<span class="_ _b"> </span>Port Set Output Register (FGPIO<span class="ff7 ws24e">x</span>_PSOR)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This register configures whether to set the fields of the PDOR.</div><div class="t m0 x9 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 4h offset</div><div class="t m0 x2c h1d y3373 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y33a8 ff2 fsd fc0 sc0 ls2ad">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x89 h71 y1c43 ff2 fsd fc0 sc0 ls2ae">W<span class="fs4 ls0 v11">PTSO</span></div><div class="t m0 x11d h73 y4440 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x17 h9 y4441 ff1 fs2 fc0 sc0 ls0 ws20b">FGPIO<span class="ff7">x</span><span class="ws0">_PSOR field descriptions</span></div><div class="t m0 x12c h10 y4442 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y4443 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x95 h7 y4444 ff2 fs4 fc0 sc0 ls0">PTSO</div><div class="t m0 x83 h7 y4443 ff2 fs4 fc0 sc0 ls0 ws0">Port Set Output</div><div class="t m0 x83 h7 y4445 ff2 fs4 fc0 sc0 ls0 ws0">Writing to this register will update the contents of the corresponding bit in the PDOR as follows:</div><div class="t m0 x83 h7 y4446 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Corresponding bit in PDORn does not change.</div><div class="t m0 x83 h7 y4447 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Corresponding bit in PDORn is set to logic 1.</div><div class="t m0 x9 h1b y4448 ff1 fsc fc0 sc0 ls0 ws0">41.3.3<span class="_ _b"> </span>Port Clear Output Register (FGPIO<span class="ff7 ws24e">x</span>_PCOR)</div><div class="t m0 x9 hf y2772 ff3 fs5 fc0 sc0 ls0 ws0">This register configures whether to clear the fields of PDOR.</div><div class="t m0 x9 h7 ya9f ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 8h offset</div><div class="t m0 x2c h1d y1c34 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1c35 ff2 fsd fc0 sc0 ls2ad">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x89 h71 y1c36 ff2 fsd fc0 sc0 ls2af">W<span class="fs4 ls0 v11">PTCO</span></div><div class="t m0 x11d h73 y1c37 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x1c h9 y1c38 ff1 fs2 fc0 sc0 ls0 ws20b">FGPIO<span class="ff7">x</span><span class="ws0">_PCOR field descriptions</span></div><div class="t m0 x12c h10 y1c39 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y1c1d ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x95 h7 y138a ff2 fs4 fc0 sc0 ls0">PTCO</div><div class="t m0 x83 h7 y1c1d ff2 fs4 fc0 sc0 ls0 ws0">Port Clear Output</div><div class="t m0 x83 h7 y3c57 ff2 fs4 fc0 sc0 ls0 ws0">Writing to this register will update the contents of the corresponding bit in the Port Data Output Register</div><div class="t m0 x83 h7 y1c0e ff2 fs4 fc0 sc0 ls0 ws0">(PDOR) as follows:</div><div class="t m0 x83 h7 y138d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Corresponding bit in PDORn does not change.</div><div class="t m0 x83 h7 y2fe7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Corresponding bit in PDORn is cleared to logic 0.</div><div class="t m0 x71 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 41 General-Purpose Input/Output (GPIO)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>781</div><a class="l" href="#pf30d" data-dest-detail='[781,"XYZ",null,519.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.383000px;bottom:585.450000px;width:24.507000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30d" data-dest-detail='[781,"XYZ",null,229.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.135000px;bottom:295.050000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
