# Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
autoidx 61213
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD 25
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:563.27-563.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:564.28-564.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:565.11-565.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:567.27-567.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:570.30-570.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:568.27-568.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:569.11-569.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:572.27-572.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:573.28-573.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:574.11-574.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:560.11-560.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:561.11-561.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:576.27-576.33"
  wire width 11 input 13 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:579.30-579.34"
  wire width 2 input 16 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:577.27-577.33"
  wire width 18 input 14 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:578.11-578.15"
  wire input 15 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CFG_ENABLE_F 2
  parameter \CFG_ENABLE_H 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:137.27-137.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:138.28-138.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:139.11-139.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:141.27-141.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:144.30-144.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:142.27-142.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:143.11-143.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:146.27-146.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:147.28-147.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:148.11-148.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:132.11-132.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:133.11-133.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:134.11-134.15"
  wire input 13 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:135.11-135.15"
  wire input 14 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:150.27-150.33"
  wire width 11 input 15 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:153.30-153.34"
  wire width 2 input 18 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:151.27-151.33"
  wire width 18 input 16 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:152.11-152.15"
  wire input 17 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:155.27-155.33"
  wire width 11 input 19 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:156.28-156.34"
  wire width 18 output 20 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:157.11-157.15"
  wire input 21 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:159.27-159.33"
  wire width 11 input 22 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:162.30-162.34"
  wire width 2 input 25 \F1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:160.27-160.33"
  wire width 18 input 23 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:161.11-161.15"
  wire input 24 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:164.27-164.33"
  wire width 11 input 26 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:165.28-165.34"
  wire width 18 output 27 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:166.11-166.15"
  wire input 28 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:168.27-168.33"
  wire width 11 input 29 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:171.30-171.34"
  wire width 2 input 32 \H1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:169.27-169.33"
  wire width 18 input 30 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:170.11-170.15"
  wire input 31 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.15-306.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:305.15-305.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.16-307.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:320.15-320.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.20-325.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.15-321.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.15-346.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:341.15-341.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.22-344.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.15-340.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.16-347.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10"
module \I_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.15-360.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.15-380.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:383.15-383.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:384.16-384.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:386.16-386.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.16-388.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:387.16-387.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:381.15-381.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.15-390.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.15-389.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:385.28-385.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1045.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1041.9-1041.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1042.9-1042.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043.10-1043.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.1-1058.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1054.9-1054.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1055.9-1055.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1056.10-1056.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1102.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1097.9-1097.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.9-1098.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.10-1099.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.9-1100.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.1-1117.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.9-1112.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.9-1113.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1114.10-1114.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.9-1115.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067.1-1073.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1068.9-1068.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1069.9-1069.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1070.10-1070.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1071.9-1071.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1087.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1082.9-1082.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1083.9-1083.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084.10-1084.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.9-1085.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.15-405.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.16-406.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.21-421.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.16-422.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-440.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.21-437.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.16-438.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.1-456.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.21-453.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.16-454.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.1-472.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.21-469.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.16-470.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.1-488.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:485.21-485.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.16-486.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.1-574.10"
module \O_BUF
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:570.15-570.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.16-572.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-553.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.15-548.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:551.16-551.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:549.15-549.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-532.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:525.15-525.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:530.16-530.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.16-528.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:526.15-526.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-510.10"
module \O_BUF_DS
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-592.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:585.21-585.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.14-590.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.15-586.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.1-614.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.15-611.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.15-608.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.15-606.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:609.22-609.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.15-605.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.16-612.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.1-628.10"
module \O_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.15-625.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:626.16-626.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:657.1-674.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:669.15-669.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:670.16-670.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.15-665.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.27-661.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.15-663.25"
  wire input 3 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.15-666.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.16-667.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:672.15-672.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:671.15-671.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:668.16-668.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.15-662.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.1-647.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.15-642.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.14-643.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.1-702.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.15-694.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.16-695.23"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:696.16-696.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.16-697.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:698.16-698.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:699.16-699.24"
  wire output 7 \FAST_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700.16-700.20"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.15-692.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.1-726.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.22-714.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.21-715.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.15-724.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.21-716.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:721.23-721.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.16-722.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.15-713.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:723.16-723.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:717.21-717.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.21-718.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:719.22-719.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:720.15-720.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.1-753.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.23-738.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.15-751.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.16-740.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.22-742.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.22-743.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.15-741.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.16-737.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.16-745.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.22-746.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.22-747.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.22-748.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.23-749.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.16-750.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.1-802.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.22-764.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.21-765.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:766.21-766.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.16-800.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.21-767.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768.21-768.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.15-769.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:770.21-770.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:771.16-771.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.21-772.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.15-773.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.22-774.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.21-775.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.21-776.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.21-777.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.21-778.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.15-779.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.16-781.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.22-784.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.15-785.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.22-786.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.16-787.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.23-788.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.22-789.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.16-790.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.15-791.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.22-792.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.16-793.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.22-794.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.15-795.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.16-796.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.21-797.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.15-798.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.1-851.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.15-848.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.22-813.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.21-814.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:815.21-815.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:849.16-849.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.21-816.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:817.21-817.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:818.15-818.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:819.21-819.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:820.16-820.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:821.21-821.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.15-822.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823.22-823.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.21-824.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825.21-825.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.21-826.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.15-828.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.21-829.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.16-830.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:831.21-831.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.15-832.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:833.22-833.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:834.15-834.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:835.22-835.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:836.16-836.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:837.23-837.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.22-838.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:839.16-839.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:840.15-840.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.22-841.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.16-842.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.15-844.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.16-845.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.21-846.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:847.15-847.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.1-867.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.22-863.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.21-862.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:865.15-865.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.1-883.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.15-880.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.15-881.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.23-879.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.22-878.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:899.15-899.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.15-894.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:895.14-895.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.15-896.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:897.14-897.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.14-898.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-919.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.14-917.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.20-915.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.14-916.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.1-984.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.22-973.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.22-954.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.22-974.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.21-951.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:971.21-971.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.21-952.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.21-972.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.15-948.21"
  wire input 5 \CLK_A1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.15-950.21"
  wire input 6 \CLK_B1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.21-959.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.21-979.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.21-961.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.15-945.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.20-960.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.20-980.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.20-962.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.22-955.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.22-957.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.15-943.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:963.15-963.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.15-944.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:964.15-964.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.21-956.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.21-976.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.21-958.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.1-1023.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.22-1012.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1013.22-1013.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1010.21-1010.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1011.21-1011.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.15-1007.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1009.15-1009.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.21-1018.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.21-1020.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.15-1004.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.15-1005.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.20-1019.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1021.20-1021.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1014.22-1014.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.22-1016.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002.15-1002.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.15-1003.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015.21-1015.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.21-1017.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:998.27-998.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:995.11-995.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:993.11-993.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:999.28-999.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1000.11-1000.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:996.11-996.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1002.27-1002.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:994.11-994.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1003.27-1003.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1004.30-1004.35"
  wire width 4 input 10 \WR_EN
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:58.1-322.10"
module \aes_inv_cipher_top
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire $0\sa00[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 1 $0\sa00[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 2 $0\sa00[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 3 $0\sa00[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 4 $0\sa00[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 5 $0\sa00[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 6 $0\sa00[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:145.1-145.84"
  wire offset 7 $0\sa00[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire $0\sa01[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 1 $0\sa01[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 2 $0\sa01[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 3 $0\sa01[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 4 $0\sa01[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 5 $0\sa01[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 6 $0\sa01[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:141.1-141.84"
  wire offset 7 $0\sa01[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire $0\sa02[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 1 $0\sa02[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 2 $0\sa02[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 3 $0\sa02[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 4 $0\sa02[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 5 $0\sa02[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 6 $0\sa02[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:137.1-137.84"
  wire offset 7 $0\sa02[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire $0\sa03[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 1 $0\sa03[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 2 $0\sa03[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 3 $0\sa03[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 4 $0\sa03[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 5 $0\sa03[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 6 $0\sa03[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:133.1-133.84"
  wire offset 7 $0\sa03[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire $0\sa10[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 1 $0\sa10[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 2 $0\sa10[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 3 $0\sa10[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 4 $0\sa10[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 5 $0\sa10[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 6 $0\sa10[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:144.1-144.84"
  wire offset 7 $0\sa10[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire $0\sa11[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 1 $0\sa11[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 2 $0\sa11[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 3 $0\sa11[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 4 $0\sa11[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 5 $0\sa11[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 6 $0\sa11[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:140.1-140.84"
  wire offset 7 $0\sa11[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire $0\sa12[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 1 $0\sa12[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 2 $0\sa12[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 3 $0\sa12[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 4 $0\sa12[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 5 $0\sa12[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 6 $0\sa12[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:136.1-136.84"
  wire offset 7 $0\sa12[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire $0\sa13[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 1 $0\sa13[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 2 $0\sa13[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 3 $0\sa13[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 4 $0\sa13[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 5 $0\sa13[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 6 $0\sa13[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:132.1-132.84"
  wire offset 7 $0\sa13[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire $0\sa20[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 1 $0\sa20[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 2 $0\sa20[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 3 $0\sa20[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 4 $0\sa20[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 5 $0\sa20[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 6 $0\sa20[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:143.1-143.84"
  wire offset 7 $0\sa20[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire $0\sa21[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 1 $0\sa21[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 2 $0\sa21[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 3 $0\sa21[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 4 $0\sa21[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 5 $0\sa21[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 6 $0\sa21[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:139.1-139.84"
  wire offset 7 $0\sa21[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire $0\sa22[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 1 $0\sa22[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 2 $0\sa22[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 3 $0\sa22[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 4 $0\sa22[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 5 $0\sa22[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 6 $0\sa22[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:135.1-135.84"
  wire offset 7 $0\sa22[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire $0\sa23[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 1 $0\sa23[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 2 $0\sa23[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 3 $0\sa23[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 4 $0\sa23[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 5 $0\sa23[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 6 $0\sa23[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:131.1-131.84"
  wire offset 7 $0\sa23[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire $0\sa30[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 1 $0\sa30[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 2 $0\sa30[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 3 $0\sa30[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 4 $0\sa30[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 5 $0\sa30[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 6 $0\sa30[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:142.1-142.84"
  wire offset 7 $0\sa30[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire $0\sa31[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 1 $0\sa31[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 2 $0\sa31[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 3 $0\sa31[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 4 $0\sa31[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 5 $0\sa31[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 6 $0\sa31[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:138.1-138.84"
  wire offset 7 $0\sa31[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire $0\sa32[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 1 $0\sa32[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 2 $0\sa32[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 3 $0\sa32[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 4 $0\sa32[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 5 $0\sa32[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 6 $0\sa32[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:134.1-134.84"
  wire offset 7 $0\sa32[7:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire $0\sa33[7:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 1 $0\sa33[7:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 2 $0\sa33[7:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 3 $0\sa33[7:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 4 $0\sa33[7:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 5 $0\sa33[7:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 6 $0\sa33[7:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:130.1-130.84"
  wire offset 7 $0\sa33[7:0][7]
  wire $abc$12155$abc$9007$auto_2127
  wire $abc$12164$abc$8976$auto_1820
  wire $abc$12179$abc$8955$auto_2136
  wire $abc$12179$abc$8993$auto_2124
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:75.1-75.88"
  wire $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][9]
  wire $abc$15007$li000_li000
  wire $abc$15007$li002_li002
  wire $abc$15007$li003_li003
  wire $abc$15007$li004_li004
  wire $abc$15007$li005_li005
  wire $abc$15007$li006_li006
  wire $abc$15007$li007_li007
  wire $abc$15007$li008_li008
  wire $abc$15007$li009_li009
  wire $abc$15007$li010_li010
  wire $abc$15007$li011_li011
  wire $abc$15007$li012_li012
  wire $abc$15007$li013_li013
  wire $abc$15007$li014_li014
  wire $abc$15007$li015_li015
  wire $abc$15007$li016_li016
  wire $abc$15007$li017_li017
  wire $abc$15007$li018_li018
  wire $abc$15007$li019_li019
  wire $abc$15007$li020_li020
  wire $abc$15007$li021_li021
  wire $abc$15007$li022_li022
  wire $abc$15007$li023_li023
  wire $abc$15007$li024_li024
  wire $abc$15007$li025_li025
  wire $abc$15007$li026_li026
  wire $abc$15007$li027_li027
  wire $abc$15007$li028_li028
  wire $abc$15007$li029_li029
  wire $abc$15007$li030_li030
  wire $abc$15007$li031_li031
  wire $abc$15007$li032_li032
  wire $abc$15007$li033_li033
  wire $abc$15007$li034_li034
  wire $abc$15007$li035_li035
  wire $abc$15007$li036_li036
  wire $abc$15007$li037_li037
  wire $abc$15007$li038_li038
  wire $abc$15007$li039_li039
  wire $abc$15007$li040_li040
  wire $abc$15007$li041_li041
  wire $abc$15007$li042_li042
  wire $abc$15007$li043_li043
  wire $abc$15007$li044_li044
  wire $abc$15007$li045_li045
  wire $abc$15007$li046_li046
  wire $abc$15007$li047_li047
  wire $abc$15007$li048_li048
  wire $abc$15007$li049_li049
  wire $abc$15007$li050_li050
  wire $abc$15007$li051_li051
  wire $abc$15007$li052_li052
  wire $abc$15007$li053_li053
  wire $abc$15007$li054_li054
  wire $abc$15007$li055_li055
  wire $abc$15007$li056_li056
  wire $abc$15007$li057_li057
  wire $abc$15007$li058_li058
  wire $abc$15007$li059_li059
  wire $abc$15007$li060_li060
  wire $abc$15007$li061_li061
  wire $abc$15007$li062_li062
  wire $abc$15007$li063_li063
  wire $abc$15007$li064_li064
  wire $abc$15007$li065_li065
  wire $abc$15007$li066_li066
  wire $abc$15007$li067_li067
  wire $abc$15007$li068_li068
  wire $abc$15007$li069_li069
  wire $abc$15007$li070_li070
  wire $abc$15007$li071_li071
  wire $abc$15007$li072_li072
  wire $abc$15007$li073_li073
  wire $abc$15007$li074_li074
  wire $abc$15007$li075_li075
  wire $abc$15007$li076_li076
  wire $abc$15007$li077_li077
  wire $abc$15007$li078_li078
  wire $abc$15007$li079_li079
  wire $abc$15007$li080_li080
  wire $abc$15007$li081_li081
  wire $abc$15007$li082_li082
  wire $abc$15007$li083_li083
  wire $abc$15007$li084_li084
  wire $abc$15007$li085_li085
  wire $abc$15007$li086_li086
  wire $abc$15007$li087_li087
  wire $abc$15007$li088_li088
  wire $abc$15007$li089_li089
  wire $abc$15007$li090_li090
  wire $abc$15007$li091_li091
  wire $abc$15007$li092_li092
  wire $abc$15007$li093_li093
  wire $abc$15007$li094_li094
  wire $abc$15007$li095_li095
  wire $abc$15007$li096_li096
  wire $abc$15007$li097_li097
  wire $abc$15007$li098_li098
  wire $abc$15007$li099_li099
  wire $abc$15007$li100_li100
  wire $abc$15007$li101_li101
  wire $abc$15007$li102_li102
  wire $abc$15007$li103_li103
  wire $abc$15007$li104_li104
  wire $abc$15007$li105_li105
  wire $abc$15007$li106_li106
  wire $abc$15007$li107_li107
  wire $abc$15007$li108_li108
  wire $abc$15007$li109_li109
  wire $abc$15007$li110_li110
  wire $abc$15007$li111_li111
  wire $abc$15007$li112_li112
  wire $abc$15007$li113_li113
  wire $abc$15007$li114_li114
  wire $abc$15007$li115_li115
  wire $abc$15007$li116_li116
  wire $abc$15007$li117_li117
  wire $abc$15007$li118_li118
  wire $abc$15007$li119_li119
  wire $abc$15007$li120_li120
  wire $abc$15007$li121_li121
  wire $abc$15007$li122_li122
  wire $abc$15007$li123_li123
  wire $abc$15007$li124_li124
  wire $abc$15007$li125_li125
  wire $abc$15007$li126_li126
  wire $abc$15007$li127_li127
  wire $abc$15007$li128_li128
  wire $abc$15007$li129_li129
  wire $abc$15007$li130_li130
  wire $abc$15007$li131_li131
  wire $abc$15007$li132_li132
  wire $abc$15007$li133_li133
  wire $abc$15007$li134_li134
  wire $abc$15007$li135_li135
  wire $abc$15007$li136_li136
  wire $abc$15007$li137_li137
  wire $abc$15007$li138_li138
  wire $abc$15007$li139_li139
  wire $abc$15007$li140_li140
  wire $abc$15007$li141_li141
  wire $abc$15007$li142_li142
  wire $abc$15007$li143_li143
  wire $abc$15007$li144_li144
  wire $abc$15007$li145_li145
  wire $abc$15007$li146_li146
  wire $abc$15007$li147_li147
  wire $abc$15007$li148_li148
  wire $abc$15007$li149_li149
  wire $abc$15007$li150_li150
  wire $abc$15007$li151_li151
  wire $abc$15007$li152_li152
  wire $abc$15007$li153_li153
  wire $abc$15007$li154_li154
  wire $abc$15007$li155_li155
  wire $abc$15007$li156_li156
  wire $abc$15007$li157_li157
  wire $abc$15007$li158_li158
  wire $abc$15007$li159_li159
  wire $abc$15007$li160_li160
  wire $abc$15007$li161_li161
  wire $abc$15007$li162_li162
  wire $abc$15007$li163_li163
  wire $abc$15007$li164_li164
  wire $abc$15007$li165_li165
  wire $abc$15007$li166_li166
  wire $abc$15007$li167_li167
  wire $abc$15007$li168_li168
  wire $abc$15007$li169_li169
  wire $abc$15007$li170_li170
  wire $abc$15007$li171_li171
  wire $abc$15007$li172_li172
  wire $abc$15007$li173_li173
  wire $abc$15007$li174_li174
  wire $abc$15007$li175_li175
  wire $abc$15007$li176_li176
  wire $abc$15007$li177_li177
  wire $abc$15007$li178_li178
  wire $abc$15007$li179_li179
  wire $abc$15007$li180_li180
  wire $abc$15007$li181_li181
  wire $abc$15007$li182_li182
  wire $abc$15007$li183_li183
  wire $abc$15007$li184_li184
  wire $abc$15007$li185_li185
  wire $abc$15007$li186_li186
  wire $abc$15007$li187_li187
  wire $abc$15007$li188_li188
  wire $abc$15007$li189_li189
  wire $abc$15007$li190_li190
  wire $abc$15007$li191_li191
  wire $abc$15007$li192_li192
  wire $abc$15007$li193_li193
  wire $abc$15007$li194_li194
  wire $abc$15007$li195_li195
  wire $abc$15007$li196_li196
  wire $abc$15007$li197_li197
  wire $abc$15007$li198_li198
  wire $abc$15007$li199_li199
  wire $abc$15007$li200_li200
  wire $abc$15007$li201_li201
  wire $abc$15007$li202_li202
  wire $abc$15007$li203_li203
  wire $abc$15007$li204_li204
  wire $abc$15007$li205_li205
  wire $abc$15007$li206_li206
  wire $abc$15007$li207_li207
  wire $abc$15007$li208_li208
  wire $abc$15007$li209_li209
  wire $abc$15007$li210_li210
  wire $abc$15007$li211_li211
  wire $abc$15007$li212_li212
  wire $abc$15007$li213_li213
  wire $abc$15007$li214_li214
  wire $abc$15007$li215_li215
  wire $abc$15007$li216_li216
  wire $abc$15007$li217_li217
  wire $abc$15007$li218_li218
  wire $abc$15007$li219_li219
  wire $abc$15007$li220_li220
  wire $abc$15007$li221_li221
  wire $abc$15007$li222_li222
  wire $abc$15007$li223_li223
  wire $abc$15007$li224_li224
  wire $abc$15007$li225_li225
  wire $abc$15007$li226_li226
  wire $abc$15007$li227_li227
  wire $abc$15007$li228_li228
  wire $abc$15007$li229_li229
  wire $abc$17740$li0_li0
  wire $abc$17740$li1_li1
  wire $abc$17740$li2_li2
  wire $abc$17740$li3_li3
  wire $abc$17762$li0_li0
  wire $abc$17762$li1_li1
  wire $abc$17762$li2_li2
  wire $abc$17779$li0_li0
  wire $abc$17788$li0_li0
  wire $abc$17796$li0_li0
  wire $abc$58630$auto_32055
  wire $abc$58630$auto_32057
  wire $abc$58630$auto_32059
  wire $abc$58630$auto_32061
  wire $abc$58630$auto_32063
  wire $abc$58630$auto_32065
  wire $abc$58630$auto_32067
  wire $abc$58630$auto_32069
  wire $abc$58630$new_new_n1134__
  wire $abc$58630$new_new_n1136__
  wire $abc$58630$new_new_n1138__
  wire $abc$58630$new_new_n1140__
  wire $abc$58630$new_new_n1142__
  wire $abc$58630$new_new_n1144__
  wire $abc$58630$new_new_n1146__
  wire $abc$58630$new_new_n1148__
  wire $abc$58630$new_new_n1244__
  wire $abc$58630$new_new_n1245__
  wire $abc$58630$new_new_n1249__
  wire $abc$58630$new_new_n1252__
  wire $abc$58630$new_new_n1253__
  wire $abc$58630$new_new_n1255__
  wire $abc$58630$new_new_n1259__
  wire $abc$58630$new_new_n1261__
  wire $abc$58630$new_new_n1262__
  wire $abc$58630$new_new_n1263__
  wire $abc$58630$new_new_n1264__
  wire $abc$58630$new_new_n1268__
  wire $abc$58630$new_new_n1269__
  wire $abc$58630$new_new_n1270__
  wire $abc$58630$new_new_n1272__
  wire $abc$58630$new_new_n1277__
  wire $abc$58630$new_new_n1278__
  wire $abc$58630$new_new_n1279__
  wire $abc$58630$new_new_n1280__
  wire $abc$58630$new_new_n1281__
  wire $abc$58630$new_new_n1282__
  wire $abc$58630$new_new_n1286__
  wire $abc$58630$new_new_n1290__
  wire $abc$58630$new_new_n1293__
  wire $abc$58630$new_new_n1294__
  wire $abc$58630$new_new_n1295__
  wire $abc$58630$new_new_n1296__
  wire $abc$58630$new_new_n1299__
  wire $abc$58630$new_new_n1300__
  wire $abc$58630$new_new_n1303__
  wire $abc$58630$new_new_n1308__
  wire $abc$58630$new_new_n1309__
  wire $abc$58630$new_new_n1310__
  wire $abc$58630$new_new_n1311__
  wire $abc$58630$new_new_n1313__
  wire $abc$58630$new_new_n1314__
  wire $abc$58630$new_new_n1315__
  wire $abc$58630$new_new_n1316__
  wire $abc$58630$new_new_n1317__
  wire $abc$58630$new_new_n1318__
  wire $abc$58630$new_new_n1324__
  wire $abc$58630$new_new_n1325__
  wire $abc$58630$new_new_n1326__
  wire $abc$58630$new_new_n1327__
  wire $abc$58630$new_new_n1329__
  wire $abc$58630$new_new_n1330__
  wire $abc$58630$new_new_n1332__
  wire $abc$58630$new_new_n1333__
  wire $abc$58630$new_new_n1334__
  wire $abc$58630$new_new_n1335__
  wire $abc$58630$new_new_n1336__
  wire $abc$58630$new_new_n1337__
  wire $abc$58630$new_new_n1339__
  wire $abc$58630$new_new_n1342__
  wire $abc$58630$new_new_n1344__
  wire $abc$58630$new_new_n1345__
  wire $abc$58630$new_new_n1346__
  wire $abc$58630$new_new_n1347__
  wire $abc$58630$new_new_n1351__
  wire $abc$58630$new_new_n1352__
  wire $abc$58630$new_new_n1353__
  wire $abc$58630$new_new_n1357__
  wire $abc$58630$new_new_n1358__
  wire $abc$58630$new_new_n1361__
  wire $abc$58630$new_new_n1363__
  wire $abc$58630$new_new_n1369__
  wire $abc$58630$new_new_n1371__
  wire $abc$58630$new_new_n1372__
  wire $abc$58630$new_new_n1376__
  wire $abc$58630$new_new_n1379__
  wire $abc$58630$new_new_n1382__
  wire $abc$58630$new_new_n1383__
  wire $abc$58630$new_new_n1384__
  wire $abc$58630$new_new_n1387__
  wire $abc$58630$new_new_n1388__
  wire $abc$58630$new_new_n1390__
  wire $abc$58630$new_new_n1391__
  wire $abc$58630$new_new_n1393__
  wire $abc$58630$new_new_n1394__
  wire $abc$58630$new_new_n1396__
  wire $abc$58630$new_new_n1398__
  wire $abc$58630$new_new_n1400__
  wire $abc$58630$new_new_n1402__
  wire $abc$58630$new_new_n1403__
  wire $abc$58630$new_new_n1405__
  wire $abc$58630$new_new_n1408__
  wire $abc$58630$new_new_n1410__
  wire $abc$58630$new_new_n1411__
  wire $abc$58630$new_new_n1413__
  wire $abc$58630$new_new_n1414__
  wire $abc$58630$new_new_n1416__
  wire $abc$58630$new_new_n1418__
  wire $abc$58630$new_new_n1420__
  wire $abc$58630$new_new_n1422__
  wire $abc$58630$new_new_n1424__
  wire $abc$58630$new_new_n1426__
  wire $abc$58630$new_new_n1428__
  wire $abc$58630$new_new_n1429__
  wire $abc$58630$new_new_n1431__
  wire $abc$58630$new_new_n1433__
  wire $abc$58630$new_new_n1434__
  wire $abc$58630$new_new_n1436__
  wire $abc$58630$new_new_n1438__
  wire $abc$58630$new_new_n1442__
  wire $abc$58630$new_new_n1443__
  wire $abc$58630$new_new_n1446__
  wire $abc$58630$new_new_n1447__
  wire $abc$58630$new_new_n1451__
  wire $abc$58630$new_new_n1452__
  wire $abc$58630$new_new_n1453__
  wire $abc$58630$new_new_n1456__
  wire $abc$58630$new_new_n1457__
  wire $abc$58630$new_new_n1459__
  wire $abc$58630$new_new_n1461__
  wire $abc$58630$new_new_n1462__
  wire $abc$58630$new_new_n1464__
  wire $abc$58630$new_new_n1468__
  wire $abc$58630$new_new_n1470__
  wire $abc$58630$new_new_n1471__
  wire $abc$58630$new_new_n1474__
  wire $abc$58630$new_new_n1477__
  wire $abc$58630$new_new_n1478__
  wire $abc$58630$new_new_n1481__
  wire $abc$58630$new_new_n1482__
  wire $abc$58630$new_new_n1483__
  wire $abc$58630$new_new_n1484__
  wire $abc$58630$new_new_n1485__
  wire $abc$58630$new_new_n1489__
  wire $abc$58630$new_new_n1490__
  wire $abc$58630$new_new_n1491__
  wire $abc$58630$new_new_n1492__
  wire $abc$58630$new_new_n1494__
  wire $abc$58630$new_new_n1495__
  wire $abc$58630$new_new_n1500__
  wire $abc$58630$new_new_n1501__
  wire $abc$58630$new_new_n1502__
  wire $abc$58630$new_new_n1505__
  wire $abc$58630$new_new_n1506__
  wire $abc$58630$new_new_n1508__
  wire $abc$58630$new_new_n1509__
  wire $abc$58630$new_new_n1510__
  wire $abc$58630$new_new_n1512__
  wire $abc$58630$new_new_n1513__
  wire $abc$58630$new_new_n1515__
  wire $abc$58630$new_new_n1516__
  wire $abc$58630$new_new_n1517__
  wire $abc$58630$new_new_n1518__
  wire $abc$58630$new_new_n1521__
  wire $abc$58630$new_new_n1522__
  wire $abc$58630$new_new_n1523__
  wire $abc$58630$new_new_n1525__
  wire $abc$58630$new_new_n1526__
  wire $abc$58630$new_new_n1528__
  wire $abc$58630$new_new_n1529__
  wire $abc$58630$new_new_n1531__
  wire $abc$58630$new_new_n1534__
  wire $abc$58630$new_new_n1535__
  wire $abc$58630$new_new_n1537__
  wire $abc$58630$new_new_n1539__
  wire $abc$58630$new_new_n1542__
  wire $abc$58630$new_new_n1543__
  wire $abc$58630$new_new_n1545__
  wire $abc$58630$new_new_n1546__
  wire $abc$58630$new_new_n1548__
  wire $abc$58630$new_new_n1549__
  wire $abc$58630$new_new_n1551__
  wire $abc$58630$new_new_n1554__
  wire $abc$58630$new_new_n1556__
  wire $abc$58630$new_new_n1559__
  wire $abc$58630$new_new_n1560__
  wire $abc$58630$new_new_n1562__
  wire $abc$58630$new_new_n1566__
  wire $abc$58630$new_new_n1568__
  wire $abc$58630$new_new_n1570__
  wire $abc$58630$new_new_n1571__
  wire $abc$58630$new_new_n1574__
  wire $abc$58630$new_new_n1576__
  wire $abc$58630$new_new_n1578__
  wire $abc$58630$new_new_n1579__
  wire $abc$58630$new_new_n1580__
  wire $abc$58630$new_new_n1581__
  wire $abc$58630$new_new_n1584__
  wire $abc$58630$new_new_n1590__
  wire $abc$58630$new_new_n1591__
  wire $abc$58630$new_new_n1592__
  wire $abc$58630$new_new_n1595__
  wire $abc$58630$new_new_n1596__
  wire $abc$58630$new_new_n1598__
  wire $abc$58630$new_new_n1601__
  wire $abc$58630$new_new_n1602__
  wire $abc$58630$new_new_n1603__
  wire $abc$58630$new_new_n1604__
  wire $abc$58630$new_new_n1606__
  wire $abc$58630$new_new_n1607__
  wire $abc$58630$new_new_n1608__
  wire $abc$58630$new_new_n1611__
  wire $abc$58630$new_new_n1612__
  wire $abc$58630$new_new_n1614__
  wire $abc$58630$new_new_n1616__
  wire $abc$58630$new_new_n1617__
  wire $abc$58630$new_new_n1618__
  wire $abc$58630$new_new_n1619__
  wire $abc$58630$new_new_n1622__
  wire $abc$58630$new_new_n1623__
  wire $abc$58630$new_new_n1624__
  wire $abc$58630$new_new_n1625__
  wire $abc$58630$new_new_n1628__
  wire $abc$58630$new_new_n1629__
  wire $abc$58630$new_new_n1635__
  wire $abc$58630$new_new_n1636__
  wire $abc$58630$new_new_n1638__
  wire $abc$58630$new_new_n1639__
  wire $abc$58630$new_new_n1641__
  wire $abc$58630$new_new_n1642__
  wire $abc$58630$new_new_n1649__
  wire $abc$58630$new_new_n1650__
  wire $abc$58630$new_new_n1652__
  wire $abc$58630$new_new_n1653__
  wire $abc$58630$new_new_n1655__
  wire $abc$58630$new_new_n1656__
  wire $abc$58630$new_new_n1658__
  wire $abc$58630$new_new_n1659__
  wire $abc$58630$new_new_n1660__
  wire $abc$58630$new_new_n1661__
  wire $abc$58630$new_new_n1663__
  wire $abc$58630$new_new_n1664__
  wire $abc$58630$new_new_n1665__
  wire $abc$58630$new_new_n1666__
  wire $abc$58630$new_new_n1668__
  wire $abc$58630$new_new_n1669__
  wire $abc$58630$new_new_n1671__
  wire $abc$58630$new_new_n1672__
  wire $abc$58630$new_new_n1674__
  wire $abc$58630$new_new_n1676__
  wire $abc$58630$new_new_n1678__
  wire $abc$58630$new_new_n1680__
  wire $abc$58630$new_new_n1683__
  wire $abc$58630$new_new_n1684__
  wire $abc$58630$new_new_n1686__
  wire $abc$58630$new_new_n1688__
  wire $abc$58630$new_new_n1692__
  wire $abc$58630$new_new_n1694__
  wire $abc$58630$new_new_n1695__
  wire $abc$58630$new_new_n1697__
  wire $abc$58630$new_new_n1700__
  wire $abc$58630$new_new_n1703__
  wire $abc$58630$new_new_n1705__
  wire $abc$58630$new_new_n1707__
  wire $abc$58630$new_new_n1711__
  wire $abc$58630$new_new_n1715__
  wire $abc$58630$new_new_n1716__
  wire $abc$58630$new_new_n1718__
  wire $abc$58630$new_new_n1719__
  wire $abc$58630$new_new_n1720__
  wire $abc$58630$new_new_n1723__
  wire $abc$58630$new_new_n1725__
  wire $abc$58630$new_new_n1726__
  wire $abc$58630$new_new_n1728__
  wire $abc$58630$new_new_n1729__
  wire $abc$58630$new_new_n1730__
  wire $abc$58630$new_new_n1731__
  wire $abc$58630$new_new_n1733__
  wire $abc$58630$new_new_n1734__
  wire $abc$58630$new_new_n1737__
  wire $abc$58630$new_new_n1739__
  wire $abc$58630$new_new_n1740__
  wire $abc$58630$new_new_n1744__
  wire $abc$58630$new_new_n1746__
  wire $abc$58630$new_new_n1748__
  wire $abc$58630$new_new_n1749__
  wire $abc$58630$new_new_n1750__
  wire $abc$58630$new_new_n1752__
  wire $abc$58630$new_new_n1753__
  wire $abc$58630$new_new_n1755__
  wire $abc$58630$new_new_n1757__
  wire $abc$58630$new_new_n1759__
  wire $abc$58630$new_new_n1760__
  wire $abc$58630$new_new_n1762__
  wire $abc$58630$new_new_n1764__
  wire $abc$58630$new_new_n1766__
  wire $abc$58630$new_new_n1768__
  wire $abc$58630$new_new_n1769__
  wire $abc$58630$new_new_n1772__
  wire $abc$58630$new_new_n1773__
  wire $abc$58630$new_new_n1775__
  wire $abc$58630$new_new_n1777__
  wire $abc$58630$new_new_n1778__
  wire $abc$58630$new_new_n1780__
  wire $abc$58630$new_new_n1782__
  wire $abc$58630$new_new_n1785__
  wire $abc$58630$new_new_n1787__
  wire $abc$58630$new_new_n1789__
  wire $abc$58630$new_new_n1800__
  wire $abc$58630$new_new_n1802__
  wire $abc$58630$new_new_n1804__
  wire $abc$58630$new_new_n1806__
  wire $abc$58630$new_new_n1808__
  wire $abc$58630$new_new_n1810__
  wire $abc$58630$new_new_n1812__
  wire $abc$58630$new_new_n1814__
  wire $abc$58630$new_new_n1816__
  wire $abc$58630$new_new_n1818__
  wire $abc$58630$new_new_n1820__
  wire $abc$58630$new_new_n1822__
  wire $abc$58630$new_new_n1824__
  wire $abc$58630$new_new_n1826__
  wire $abc$58630$new_new_n1828__
  wire $abc$58630$new_new_n1830__
  wire $abc$58630$new_new_n1832__
  wire $abc$58630$new_new_n1834__
  wire $abc$58630$new_new_n1836__
  wire $abc$58630$new_new_n1838__
  wire $abc$58630$new_new_n1840__
  wire $abc$58630$new_new_n1842__
  wire $abc$58630$new_new_n1844__
  wire $abc$58630$new_new_n1846__
  attribute \keep 1
  wire $abc$8863$lo0
  wire $clk_buf_$ibuf_clk
  wire $delete_wire$60492
  wire $delete_wire$60493
  wire $delete_wire$60494
  wire $delete_wire$60495
  wire $delete_wire$60496
  wire $delete_wire$60497
  wire $delete_wire$60498
  wire $delete_wire$60499
  wire $delete_wire$60500
  wire $delete_wire$60501
  wire $delete_wire$60502
  wire $delete_wire$60503
  wire $delete_wire$60504
  wire $delete_wire$60505
  wire $delete_wire$60506
  wire $delete_wire$60507
  wire $delete_wire$60508
  wire $delete_wire$60509
  wire $delete_wire$60510
  wire $delete_wire$60511
  wire $delete_wire$60512
  wire $delete_wire$60513
  wire $delete_wire$60514
  wire $delete_wire$60515
  wire $delete_wire$60516
  wire $delete_wire$60517
  wire $delete_wire$60518
  wire $delete_wire$60519
  wire $delete_wire$60520
  wire $delete_wire$60521
  wire $delete_wire$60522
  wire $delete_wire$60523
  wire $delete_wire$60524
  wire $delete_wire$60525
  wire $delete_wire$60526
  wire $delete_wire$60527
  wire $delete_wire$60528
  wire $delete_wire$60529
  wire $delete_wire$60530
  wire $delete_wire$60531
  wire $delete_wire$60532
  wire $delete_wire$60533
  wire $delete_wire$60534
  wire $delete_wire$60535
  wire $delete_wire$60536
  wire $delete_wire$60537
  wire $delete_wire$60538
  wire $delete_wire$60539
  wire $delete_wire$60540
  wire $delete_wire$60541
  wire $delete_wire$60542
  wire $delete_wire$60543
  wire $delete_wire$60544
  wire $delete_wire$60545
  wire $delete_wire$60546
  wire $delete_wire$60547
  wire $delete_wire$60548
  wire $delete_wire$60549
  wire $delete_wire$60550
  wire $delete_wire$60551
  wire $delete_wire$60552
  wire $delete_wire$60553
  wire $delete_wire$60554
  wire $delete_wire$60555
  wire $delete_wire$60556
  wire $delete_wire$60557
  wire $delete_wire$60558
  wire $delete_wire$60559
  wire $delete_wire$60560
  wire $delete_wire$60561
  wire $delete_wire$60562
  wire $delete_wire$60563
  wire $delete_wire$60564
  wire $delete_wire$60565
  wire $delete_wire$60566
  wire $delete_wire$60567
  wire $delete_wire$60568
  wire $delete_wire$60569
  wire $delete_wire$60570
  wire $delete_wire$60571
  wire $delete_wire$60572
  wire $delete_wire$60573
  wire $delete_wire$60574
  wire $delete_wire$60575
  wire $delete_wire$60576
  wire $delete_wire$60577
  wire $delete_wire$60578
  wire $delete_wire$60579
  wire $delete_wire$60580
  wire $delete_wire$60581
  wire $delete_wire$60582
  wire $delete_wire$60583
  wire $delete_wire$60584
  wire $delete_wire$60585
  wire $delete_wire$60586
  wire $delete_wire$60587
  wire $delete_wire$60588
  wire $delete_wire$60589
  wire $delete_wire$60590
  wire $delete_wire$60591
  wire $delete_wire$60592
  wire $delete_wire$60593
  wire $delete_wire$60594
  wire $delete_wire$60595
  wire $delete_wire$60596
  wire $delete_wire$60597
  wire $delete_wire$60598
  wire $delete_wire$60599
  wire $delete_wire$60600
  wire $delete_wire$60601
  wire $delete_wire$60602
  wire $delete_wire$60603
  wire $delete_wire$60604
  wire $delete_wire$60605
  wire $delete_wire$60606
  wire $delete_wire$60607
  wire $delete_wire$60608
  wire $delete_wire$60609
  wire $delete_wire$60610
  wire $delete_wire$60611
  wire $delete_wire$60612
  wire $delete_wire$60613
  wire $delete_wire$60614
  wire $delete_wire$60615
  wire $delete_wire$60616
  wire $delete_wire$60617
  wire $delete_wire$60618
  wire $delete_wire$60619
  wire $delete_wire$60620
  wire $delete_wire$60621
  wire $delete_wire$60622
  wire $delete_wire$60623
  wire $delete_wire$60624
  wire $delete_wire$60625
  wire $delete_wire$60626
  wire $delete_wire$60627
  wire $delete_wire$60628
  wire $delete_wire$60629
  wire $delete_wire$60630
  wire $delete_wire$60631
  wire $delete_wire$60632
  wire $delete_wire$60633
  wire $delete_wire$60634
  wire $delete_wire$60635
  wire $delete_wire$60636
  wire $delete_wire$60637
  wire $delete_wire$60638
  wire $delete_wire$60639
  wire $delete_wire$60640
  wire $delete_wire$60641
  wire $delete_wire$60642
  wire $delete_wire$60643
  wire $delete_wire$60644
  wire $delete_wire$60645
  wire $delete_wire$60646
  wire $delete_wire$60647
  wire $delete_wire$60648
  wire $delete_wire$60649
  wire $delete_wire$60650
  wire $delete_wire$60651
  wire $delete_wire$60652
  wire $delete_wire$60653
  wire $delete_wire$60654
  wire $delete_wire$60655
  wire $delete_wire$60656
  wire $delete_wire$60657
  wire $delete_wire$60658
  wire $delete_wire$60659
  wire $delete_wire$60660
  wire $delete_wire$60661
  wire $delete_wire$60662
  wire $delete_wire$60663
  wire $delete_wire$60664
  wire $delete_wire$60665
  wire $delete_wire$60666
  wire $delete_wire$60667
  wire $delete_wire$60668
  wire $delete_wire$60669
  wire $delete_wire$60670
  wire $delete_wire$60671
  wire $delete_wire$60672
  wire $delete_wire$60673
  wire $delete_wire$60674
  wire $delete_wire$60675
  wire $delete_wire$60676
  wire $delete_wire$60677
  wire $delete_wire$60678
  wire $delete_wire$60679
  wire $delete_wire$60680
  wire $delete_wire$60681
  wire $delete_wire$60682
  wire $delete_wire$60683
  wire $delete_wire$60684
  wire $delete_wire$60685
  wire $delete_wire$60686
  wire $delete_wire$60687
  wire $delete_wire$60688
  wire $delete_wire$60689
  wire $delete_wire$60690
  wire $delete_wire$60691
  wire $delete_wire$60692
  wire $delete_wire$60693
  wire $delete_wire$60694
  wire $delete_wire$60695
  wire $delete_wire$60696
  wire $delete_wire$60697
  wire $delete_wire$60698
  wire $delete_wire$60699
  wire $delete_wire$60700
  wire $delete_wire$60701
  wire $delete_wire$60702
  wire $delete_wire$60703
  wire $delete_wire$60704
  wire $delete_wire$60705
  wire $delete_wire$60706
  wire $delete_wire$60707
  wire $delete_wire$60708
  wire $delete_wire$60709
  wire $delete_wire$60710
  wire $delete_wire$60711
  wire $delete_wire$60712
  wire $delete_wire$60713
  wire $delete_wire$60714
  wire $delete_wire$60715
  wire $delete_wire$60716
  wire $delete_wire$60717
  wire $delete_wire$60718
  wire $delete_wire$60719
  wire $delete_wire$60720
  wire $delete_wire$60721
  wire $delete_wire$60722
  wire $delete_wire$60723
  wire $delete_wire$60724
  wire $delete_wire$60725
  wire $delete_wire$60726
  wire $delete_wire$60727
  wire $delete_wire$60728
  wire $delete_wire$60729
  wire $delete_wire$60730
  wire $delete_wire$60731
  wire $delete_wire$60732
  wire $delete_wire$60733
  wire $delete_wire$60734
  wire $delete_wire$60735
  wire $delete_wire$60736
  wire $delete_wire$60737
  wire $delete_wire$60738
  wire $delete_wire$60739
  wire $delete_wire$60740
  wire $delete_wire$60741
  wire $delete_wire$60742
  wire $delete_wire$60743
  wire $delete_wire$60744
  wire $delete_wire$60745
  wire $delete_wire$60746
  wire $delete_wire$60747
  wire $delete_wire$60748
  wire $delete_wire$60749
  wire $delete_wire$60750
  wire $delete_wire$60751
  wire $delete_wire$60752
  wire $delete_wire$60753
  wire $delete_wire$60754
  wire $delete_wire$60755
  wire $delete_wire$60756
  wire $delete_wire$60757
  wire $delete_wire$60758
  wire $delete_wire$60759
  wire $delete_wire$60760
  wire $delete_wire$60761
  wire $delete_wire$60762
  wire $delete_wire$60763
  wire $delete_wire$60764
  wire $delete_wire$60765
  wire $delete_wire$60766
  wire $delete_wire$60767
  wire $delete_wire$60768
  wire $delete_wire$60769
  wire $delete_wire$60770
  wire $delete_wire$60771
  wire $delete_wire$60772
  wire $delete_wire$60773
  wire $delete_wire$60774
  wire $delete_wire$60775
  wire $delete_wire$60776
  wire $delete_wire$60777
  wire $delete_wire$60778
  wire $delete_wire$60779
  wire $delete_wire$60780
  wire $delete_wire$60781
  wire $delete_wire$60782
  wire $delete_wire$60783
  wire $delete_wire$60784
  wire $delete_wire$60785
  wire $delete_wire$60786
  wire $delete_wire$60787
  wire $delete_wire$60788
  wire $delete_wire$60789
  wire $delete_wire$60790
  wire $delete_wire$60791
  wire $delete_wire$60792
  wire $delete_wire$60793
  wire $delete_wire$60794
  wire $delete_wire$60795
  wire $delete_wire$60796
  wire $delete_wire$60797
  wire $delete_wire$60798
  wire $delete_wire$60799
  wire $delete_wire$60800
  wire $delete_wire$60801
  wire $delete_wire$60802
  wire $delete_wire$60803
  wire $delete_wire$60804
  wire $delete_wire$60805
  wire $delete_wire$60806
  wire $delete_wire$60807
  wire $delete_wire$60808
  wire $delete_wire$60809
  wire $delete_wire$60810
  wire $delete_wire$60811
  wire $delete_wire$60812
  wire $delete_wire$60813
  wire $delete_wire$60814
  wire $delete_wire$60815
  wire $delete_wire$60816
  wire $delete_wire$60817
  wire $delete_wire$60818
  wire $delete_wire$60819
  wire $delete_wire$60820
  wire $delete_wire$60821
  wire $delete_wire$60822
  wire $delete_wire$60823
  wire $delete_wire$60824
  wire $delete_wire$60825
  wire $delete_wire$60826
  wire $delete_wire$60827
  wire $delete_wire$60828
  wire $delete_wire$60829
  wire $delete_wire$60830
  wire $delete_wire$60831
  wire $delete_wire$60832
  wire $delete_wire$60833
  wire $delete_wire$60834
  wire $delete_wire$60835
  wire $delete_wire$60836
  wire $delete_wire$60837
  wire $delete_wire$60838
  wire $delete_wire$60839
  wire $delete_wire$60840
  wire $delete_wire$60841
  wire $delete_wire$60842
  wire $delete_wire$60843
  wire $delete_wire$60844
  wire $delete_wire$60845
  wire $delete_wire$60846
  wire $delete_wire$60847
  wire $delete_wire$60848
  wire $delete_wire$60849
  wire $delete_wire$60850
  wire $delete_wire$60851
  wire $delete_wire$60852
  wire $delete_wire$60853
  wire $delete_wire$60854
  wire $delete_wire$60855
  wire $delete_wire$60856
  wire $delete_wire$60857
  wire $delete_wire$60858
  wire $delete_wire$60859
  wire $delete_wire$60860
  wire $delete_wire$60861
  wire $delete_wire$60862
  wire $delete_wire$60863
  wire $delete_wire$60864
  wire $delete_wire$60865
  wire $delete_wire$60866
  wire $delete_wire$60867
  wire $delete_wire$60868
  wire $delete_wire$60869
  wire $delete_wire$60870
  wire $delete_wire$60871
  wire $delete_wire$60872
  wire $delete_wire$60873
  wire $delete_wire$60874
  wire $delete_wire$60875
  wire $delete_wire$60876
  wire $delete_wire$60877
  wire $delete_wire$60878
  wire $delete_wire$60879
  wire $delete_wire$60880
  wire $delete_wire$60881
  wire $delete_wire$60882
  wire $delete_wire$60883
  wire $delete_wire$60884
  wire $delete_wire$60885
  wire $delete_wire$60886
  wire $delete_wire$60887
  wire $delete_wire$60888
  wire $delete_wire$60889
  wire $delete_wire$60890
  wire $delete_wire$60891
  wire $delete_wire$60892
  wire $delete_wire$60893
  wire $delete_wire$60894
  wire $delete_wire$60895
  wire $delete_wire$60896
  wire $delete_wire$60897
  wire $delete_wire$60898
  wire $delete_wire$60899
  wire $delete_wire$60900
  wire $delete_wire$60901
  wire $delete_wire$60902
  wire $delete_wire$60903
  wire $delete_wire$60904
  wire $delete_wire$60905
  wire $delete_wire$60906
  wire $delete_wire$60907
  wire $delete_wire$60908
  wire $delete_wire$60909
  wire $delete_wire$60910
  wire $delete_wire$60911
  wire $delete_wire$60912
  wire $delete_wire$60913
  wire $delete_wire$60914
  wire $delete_wire$60915
  wire $delete_wire$60916
  wire $delete_wire$60917
  wire $delete_wire$60918
  wire $delete_wire$60919
  wire $delete_wire$60920
  wire $delete_wire$60921
  wire $delete_wire$60922
  wire $delete_wire$60923
  wire $delete_wire$60924
  wire $delete_wire$60925
  wire $delete_wire$60926
  wire $delete_wire$60927
  wire $delete_wire$60928
  wire $delete_wire$60929
  wire $delete_wire$60930
  wire $delete_wire$60931
  wire $delete_wire$60932
  wire $delete_wire$60933
  wire $delete_wire$60934
  wire $delete_wire$60935
  wire $delete_wire$60936
  wire $delete_wire$60937
  wire $delete_wire$60938
  wire $delete_wire$60939
  wire $delete_wire$60940
  wire $delete_wire$60941
  wire $delete_wire$60942
  wire $delete_wire$60943
  wire $delete_wire$60944
  wire $delete_wire$60945
  wire $delete_wire$60946
  wire $delete_wire$60947
  wire $delete_wire$60948
  wire $delete_wire$60949
  wire $delete_wire$60950
  wire $delete_wire$60951
  wire $delete_wire$60952
  wire $delete_wire$60953
  wire $delete_wire$60954
  wire $delete_wire$60955
  wire $delete_wire$60956
  wire $delete_wire$60957
  wire $delete_wire$60958
  wire $delete_wire$60959
  wire $delete_wire$60960
  wire $delete_wire$60961
  wire $delete_wire$60962
  wire $delete_wire$60963
  wire $delete_wire$60964
  wire $delete_wire$60965
  wire $delete_wire$60966
  wire $delete_wire$60967
  wire $delete_wire$60968
  wire $delete_wire$60969
  wire $delete_wire$60970
  wire $delete_wire$60971
  wire $delete_wire$60972
  wire $delete_wire$60973
  wire $delete_wire$60974
  wire $delete_wire$60975
  wire $delete_wire$60976
  wire $delete_wire$60977
  wire $delete_wire$60978
  wire $delete_wire$60979
  wire $delete_wire$60980
  wire $delete_wire$60981
  wire $delete_wire$60982
  wire $delete_wire$60983
  wire $delete_wire$60984
  wire $delete_wire$60985
  wire $delete_wire$60986
  wire $delete_wire$60987
  wire $delete_wire$60988
  wire $delete_wire$60989
  wire $delete_wire$60990
  wire $delete_wire$60991
  wire $delete_wire$60992
  wire $delete_wire$60993
  wire $delete_wire$60994
  wire $delete_wire$60995
  wire $delete_wire$60996
  wire $delete_wire$60997
  wire $delete_wire$60998
  wire $delete_wire$60999
  wire $delete_wire$61000
  wire $delete_wire$61001
  wire $delete_wire$61002
  wire $delete_wire$61003
  wire $delete_wire$61004
  wire $delete_wire$61005
  wire $delete_wire$61006
  wire $delete_wire$61007
  wire $delete_wire$61008
  wire $delete_wire$61009
  wire $delete_wire$61010
  wire $delete_wire$61011
  wire $delete_wire$61012
  wire $delete_wire$61013
  wire $delete_wire$61014
  wire $delete_wire$61015
  wire $delete_wire$61016
  wire $delete_wire$61017
  wire $delete_wire$61018
  wire $delete_wire$61019
  wire $delete_wire$61020
  wire $delete_wire$61021
  wire $delete_wire$61022
  wire $delete_wire$61023
  wire $delete_wire$61024
  wire $delete_wire$61025
  wire $delete_wire$61026
  wire $delete_wire$61027
  wire $delete_wire$61028
  wire $delete_wire$61029
  wire $delete_wire$61030
  wire $delete_wire$61031
  wire $delete_wire$61032
  wire $delete_wire$61033
  wire $delete_wire$61034
  wire $delete_wire$61035
  wire $delete_wire$61036
  wire $delete_wire$61037
  wire $delete_wire$61038
  wire $delete_wire$61039
  wire $delete_wire$61040
  wire $delete_wire$61041
  wire $delete_wire$61042
  wire $delete_wire$61043
  wire $delete_wire$61044
  wire $delete_wire$61045
  wire $delete_wire$61046
  wire $delete_wire$61047
  wire $delete_wire$61048
  wire $delete_wire$61049
  wire $delete_wire$61050
  wire $delete_wire$61051
  wire $delete_wire$61052
  wire $delete_wire$61053
  wire $delete_wire$61054
  wire $delete_wire$61055
  wire $delete_wire$61056
  wire $delete_wire$61057
  wire $delete_wire$61058
  wire $delete_wire$61059
  wire $delete_wire$61060
  wire $delete_wire$61061
  wire $delete_wire$61062
  wire $delete_wire$61063
  wire $delete_wire$61064
  wire $delete_wire$61065
  wire $delete_wire$61066
  wire $delete_wire$61067
  wire $delete_wire$61068
  wire $delete_wire$61069
  wire $delete_wire$61070
  wire $delete_wire$61071
  wire $delete_wire$61072
  wire $delete_wire$61073
  wire $delete_wire$61074
  wire $delete_wire$61075
  wire $delete_wire$61076
  wire $delete_wire$61077
  wire $delete_wire$61078
  wire $delete_wire$61079
  wire $delete_wire$61080
  wire $delete_wire$61081
  wire $delete_wire$61082
  wire $delete_wire$61083
  wire $delete_wire$61084
  wire $delete_wire$61085
  wire $delete_wire$61086
  wire $delete_wire$61087
  wire $delete_wire$61088
  wire $delete_wire$61089
  wire $delete_wire$61090
  wire $delete_wire$61091
  wire $delete_wire$61092
  wire $delete_wire$61093
  wire $delete_wire$61094
  wire $delete_wire$61095
  wire $delete_wire$61096
  wire $delete_wire$61097
  wire $delete_wire$61098
  wire $delete_wire$61099
  wire $delete_wire$61100
  wire $delete_wire$61101
  wire $delete_wire$61102
  wire $delete_wire$61103
  wire $delete_wire$61104
  wire $delete_wire$61105
  wire $delete_wire$61106
  wire $delete_wire$61107
  wire $delete_wire$61108
  wire $delete_wire$61109
  wire $delete_wire$61110
  wire $delete_wire$61111
  wire $delete_wire$61112
  wire $delete_wire$61113
  wire $delete_wire$61114
  wire $delete_wire$61115
  wire $delete_wire$61116
  wire $delete_wire$61117
  wire $delete_wire$61118
  wire $delete_wire$61119
  wire $delete_wire$61120
  wire $delete_wire$61121
  wire $delete_wire$61122
  wire $delete_wire$61123
  wire $delete_wire$61124
  wire $delete_wire$61125
  wire $delete_wire$61126
  wire $delete_wire$61127
  wire $delete_wire$61128
  wire $delete_wire$61129
  wire $delete_wire$61130
  wire $delete_wire$61131
  wire $delete_wire$61132
  wire $delete_wire$61133
  wire $delete_wire$61134
  wire $delete_wire$61135
  wire $delete_wire$61136
  wire $delete_wire$61137
  wire $delete_wire$61138
  wire $delete_wire$61139
  wire $delete_wire$61140
  wire $delete_wire$61141
  wire $delete_wire$61142
  wire $delete_wire$61143
  wire $delete_wire$61144
  wire $delete_wire$61145
  wire $delete_wire$61146
  wire $delete_wire$61147
  wire $delete_wire$61148
  wire $delete_wire$61149
  wire $delete_wire$61150
  wire $delete_wire$61151
  wire $delete_wire$61152
  wire $delete_wire$61153
  wire $delete_wire$61154
  wire $delete_wire$61155
  wire $delete_wire$61156
  wire $delete_wire$61157
  wire $delete_wire$61158
  wire $delete_wire$61159
  wire $delete_wire$61160
  wire $delete_wire$61161
  wire $delete_wire$61162
  wire $delete_wire$61163
  wire $delete_wire$61164
  wire $delete_wire$61165
  wire $delete_wire$61166
  wire $delete_wire$61167
  wire $delete_wire$61168
  wire $delete_wire$61169
  wire $delete_wire$61170
  wire $delete_wire$61171
  wire $delete_wire$61172
  wire $delete_wire$61173
  wire $delete_wire$61174
  wire $delete_wire$61175
  wire $delete_wire$61176
  wire $delete_wire$61177
  wire $delete_wire$61178
  wire $delete_wire$61179
  wire $delete_wire$61180
  wire $delete_wire$61181
  wire $delete_wire$61182
  wire $delete_wire$61183
  wire $delete_wire$61184
  wire $delete_wire$61185
  wire $delete_wire$61186
  wire $delete_wire$61187
  wire $delete_wire$61188
  wire $delete_wire$61189
  wire $delete_wire$61190
  wire $delete_wire$61191
  wire $delete_wire$61192
  wire $delete_wire$61193
  wire $delete_wire$61194
  wire $delete_wire$61195
  wire $delete_wire$61196
  wire $delete_wire$61197
  wire $delete_wire$61198
  wire $delete_wire$61199
  wire $delete_wire$61200
  wire $delete_wire$61201
  wire $delete_wire$61202
  wire $delete_wire$61203
  wire $delete_wire$61204
  wire $delete_wire$61205
  wire $delete_wire$61206
  wire $delete_wire$61207
  wire $delete_wire$61208
  wire $delete_wire$61209
  wire $delete_wire$61210
  wire $delete_wire$61211
  wire $delete_wire$61212
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire $ibuf_key[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 100 $ibuf_key[100]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 101 $ibuf_key[101]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 102 $ibuf_key[102]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 103 $ibuf_key[103]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 104 $ibuf_key[104]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 105 $ibuf_key[105]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 106 $ibuf_key[106]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 107 $ibuf_key[107]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 108 $ibuf_key[108]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 109 $ibuf_key[109]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 10 $ibuf_key[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 110 $ibuf_key[110]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 111 $ibuf_key[111]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 112 $ibuf_key[112]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 113 $ibuf_key[113]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 114 $ibuf_key[114]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 115 $ibuf_key[115]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 116 $ibuf_key[116]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 117 $ibuf_key[117]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 118 $ibuf_key[118]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 119 $ibuf_key[119]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 11 $ibuf_key[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 120 $ibuf_key[120]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 121 $ibuf_key[121]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 122 $ibuf_key[122]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 123 $ibuf_key[123]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 124 $ibuf_key[124]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 125 $ibuf_key[125]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 126 $ibuf_key[126]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 127 $ibuf_key[127]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 12 $ibuf_key[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 13 $ibuf_key[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 14 $ibuf_key[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 15 $ibuf_key[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 16 $ibuf_key[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 17 $ibuf_key[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 18 $ibuf_key[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 19 $ibuf_key[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 1 $ibuf_key[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 20 $ibuf_key[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 21 $ibuf_key[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 22 $ibuf_key[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 23 $ibuf_key[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 24 $ibuf_key[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 25 $ibuf_key[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 26 $ibuf_key[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 27 $ibuf_key[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 28 $ibuf_key[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 29 $ibuf_key[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 2 $ibuf_key[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 30 $ibuf_key[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 31 $ibuf_key[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 32 $ibuf_key[32]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 33 $ibuf_key[33]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 34 $ibuf_key[34]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 35 $ibuf_key[35]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 36 $ibuf_key[36]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 37 $ibuf_key[37]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 38 $ibuf_key[38]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 39 $ibuf_key[39]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 3 $ibuf_key[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 40 $ibuf_key[40]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 41 $ibuf_key[41]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 42 $ibuf_key[42]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 43 $ibuf_key[43]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 44 $ibuf_key[44]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 45 $ibuf_key[45]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 46 $ibuf_key[46]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 47 $ibuf_key[47]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 48 $ibuf_key[48]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 49 $ibuf_key[49]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 4 $ibuf_key[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 50 $ibuf_key[50]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 51 $ibuf_key[51]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 52 $ibuf_key[52]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 53 $ibuf_key[53]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 54 $ibuf_key[54]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 55 $ibuf_key[55]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 56 $ibuf_key[56]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 57 $ibuf_key[57]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 58 $ibuf_key[58]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 59 $ibuf_key[59]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 5 $ibuf_key[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 60 $ibuf_key[60]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 61 $ibuf_key[61]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 62 $ibuf_key[62]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 63 $ibuf_key[63]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 64 $ibuf_key[64]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 65 $ibuf_key[65]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 66 $ibuf_key[66]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 67 $ibuf_key[67]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 68 $ibuf_key[68]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 69 $ibuf_key[69]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 6 $ibuf_key[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 70 $ibuf_key[70]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 71 $ibuf_key[71]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 72 $ibuf_key[72]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 73 $ibuf_key[73]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 74 $ibuf_key[74]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 75 $ibuf_key[75]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 76 $ibuf_key[76]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 77 $ibuf_key[77]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 78 $ibuf_key[78]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 79 $ibuf_key[79]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 7 $ibuf_key[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 80 $ibuf_key[80]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 81 $ibuf_key[81]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 82 $ibuf_key[82]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 83 $ibuf_key[83]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 84 $ibuf_key[84]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 85 $ibuf_key[85]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 86 $ibuf_key[86]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 87 $ibuf_key[87]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 88 $ibuf_key[88]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 89 $ibuf_key[89]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 8 $ibuf_key[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 90 $ibuf_key[90]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 91 $ibuf_key[91]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 92 $ibuf_key[92]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 93 $ibuf_key[93]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 94 $ibuf_key[94]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 95 $ibuf_key[95]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 96 $ibuf_key[96]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 97 $ibuf_key[97]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 98 $ibuf_key[98]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 99 $ibuf_key[99]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire offset 9 $ibuf_key[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:60.8-60.11"
  wire $ibuf_kld
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:60.13-60.15"
  wire $ibuf_ld
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:59.13-59.16"
  wire $ibuf_rst
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire $ibuf_text_in[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 100 $ibuf_text_in[100]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 101 $ibuf_text_in[101]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 102 $ibuf_text_in[102]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 103 $ibuf_text_in[103]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 104 $ibuf_text_in[104]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 105 $ibuf_text_in[105]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 106 $ibuf_text_in[106]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 107 $ibuf_text_in[107]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 108 $ibuf_text_in[108]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 109 $ibuf_text_in[109]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 10 $ibuf_text_in[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 110 $ibuf_text_in[110]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 111 $ibuf_text_in[111]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 112 $ibuf_text_in[112]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 113 $ibuf_text_in[113]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 114 $ibuf_text_in[114]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 115 $ibuf_text_in[115]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 116 $ibuf_text_in[116]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 117 $ibuf_text_in[117]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 118 $ibuf_text_in[118]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 119 $ibuf_text_in[119]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 11 $ibuf_text_in[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 120 $ibuf_text_in[120]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 121 $ibuf_text_in[121]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 122 $ibuf_text_in[122]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 123 $ibuf_text_in[123]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 124 $ibuf_text_in[124]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 125 $ibuf_text_in[125]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 126 $ibuf_text_in[126]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 127 $ibuf_text_in[127]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 12 $ibuf_text_in[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 13 $ibuf_text_in[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 14 $ibuf_text_in[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 15 $ibuf_text_in[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 16 $ibuf_text_in[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 17 $ibuf_text_in[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 18 $ibuf_text_in[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 19 $ibuf_text_in[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 1 $ibuf_text_in[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 20 $ibuf_text_in[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 21 $ibuf_text_in[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 22 $ibuf_text_in[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 23 $ibuf_text_in[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 24 $ibuf_text_in[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 25 $ibuf_text_in[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 26 $ibuf_text_in[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 27 $ibuf_text_in[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 28 $ibuf_text_in[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 29 $ibuf_text_in[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 2 $ibuf_text_in[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 30 $ibuf_text_in[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 31 $ibuf_text_in[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 32 $ibuf_text_in[32]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 33 $ibuf_text_in[33]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 34 $ibuf_text_in[34]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 35 $ibuf_text_in[35]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 36 $ibuf_text_in[36]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 37 $ibuf_text_in[37]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 38 $ibuf_text_in[38]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 39 $ibuf_text_in[39]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 3 $ibuf_text_in[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 40 $ibuf_text_in[40]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 41 $ibuf_text_in[41]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 42 $ibuf_text_in[42]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 43 $ibuf_text_in[43]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 44 $ibuf_text_in[44]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 45 $ibuf_text_in[45]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 46 $ibuf_text_in[46]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 47 $ibuf_text_in[47]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 48 $ibuf_text_in[48]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 49 $ibuf_text_in[49]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 4 $ibuf_text_in[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 50 $ibuf_text_in[50]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 51 $ibuf_text_in[51]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 52 $ibuf_text_in[52]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 53 $ibuf_text_in[53]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 54 $ibuf_text_in[54]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 55 $ibuf_text_in[55]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 56 $ibuf_text_in[56]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 57 $ibuf_text_in[57]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 58 $ibuf_text_in[58]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 59 $ibuf_text_in[59]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 5 $ibuf_text_in[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 60 $ibuf_text_in[60]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 61 $ibuf_text_in[61]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 62 $ibuf_text_in[62]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 63 $ibuf_text_in[63]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 64 $ibuf_text_in[64]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 65 $ibuf_text_in[65]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 66 $ibuf_text_in[66]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 67 $ibuf_text_in[67]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 68 $ibuf_text_in[68]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 69 $ibuf_text_in[69]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 6 $ibuf_text_in[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 70 $ibuf_text_in[70]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 71 $ibuf_text_in[71]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 72 $ibuf_text_in[72]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 73 $ibuf_text_in[73]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 74 $ibuf_text_in[74]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 75 $ibuf_text_in[75]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 76 $ibuf_text_in[76]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 77 $ibuf_text_in[77]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 78 $ibuf_text_in[78]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 79 $ibuf_text_in[79]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 7 $ibuf_text_in[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 80 $ibuf_text_in[80]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 81 $ibuf_text_in[81]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 82 $ibuf_text_in[82]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 83 $ibuf_text_in[83]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 84 $ibuf_text_in[84]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 85 $ibuf_text_in[85]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 86 $ibuf_text_in[86]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 87 $ibuf_text_in[87]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 88 $ibuf_text_in[88]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 89 $ibuf_text_in[89]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 8 $ibuf_text_in[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 90 $ibuf_text_in[90]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 91 $ibuf_text_in[91]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 92 $ibuf_text_in[92]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 93 $ibuf_text_in[93]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 94 $ibuf_text_in[94]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 95 $ibuf_text_in[95]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 96 $ibuf_text_in[96]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 97 $ibuf_text_in[97]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 98 $ibuf_text_in[98]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 99 $ibuf_text_in[99]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire offset 9 $ibuf_text_in[9]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:61.9-61.13"
  wire $obuf_done
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire $obuf_text_out[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 100 $obuf_text_out[100]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 101 $obuf_text_out[101]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 102 $obuf_text_out[102]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 103 $obuf_text_out[103]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 104 $obuf_text_out[104]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 105 $obuf_text_out[105]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 106 $obuf_text_out[106]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 107 $obuf_text_out[107]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 108 $obuf_text_out[108]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 109 $obuf_text_out[109]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 10 $obuf_text_out[10]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 110 $obuf_text_out[110]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 111 $obuf_text_out[111]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 112 $obuf_text_out[112]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 113 $obuf_text_out[113]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 114 $obuf_text_out[114]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 115 $obuf_text_out[115]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 116 $obuf_text_out[116]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 117 $obuf_text_out[117]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 118 $obuf_text_out[118]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 119 $obuf_text_out[119]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 11 $obuf_text_out[11]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 120 $obuf_text_out[120]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 121 $obuf_text_out[121]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 122 $obuf_text_out[122]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 123 $obuf_text_out[123]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 124 $obuf_text_out[124]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 125 $obuf_text_out[125]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 126 $obuf_text_out[126]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 127 $obuf_text_out[127]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 12 $obuf_text_out[12]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 13 $obuf_text_out[13]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 14 $obuf_text_out[14]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 15 $obuf_text_out[15]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 16 $obuf_text_out[16]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 17 $obuf_text_out[17]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 18 $obuf_text_out[18]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 19 $obuf_text_out[19]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 1 $obuf_text_out[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 20 $obuf_text_out[20]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 21 $obuf_text_out[21]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 22 $obuf_text_out[22]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 23 $obuf_text_out[23]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 24 $obuf_text_out[24]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 25 $obuf_text_out[25]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 26 $obuf_text_out[26]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 27 $obuf_text_out[27]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 28 $obuf_text_out[28]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 29 $obuf_text_out[29]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 2 $obuf_text_out[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 30 $obuf_text_out[30]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 31 $obuf_text_out[31]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 32 $obuf_text_out[32]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 33 $obuf_text_out[33]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 34 $obuf_text_out[34]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 35 $obuf_text_out[35]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 36 $obuf_text_out[36]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 37 $obuf_text_out[37]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 38 $obuf_text_out[38]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 39 $obuf_text_out[39]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 3 $obuf_text_out[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 40 $obuf_text_out[40]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 41 $obuf_text_out[41]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 42 $obuf_text_out[42]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 43 $obuf_text_out[43]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 44 $obuf_text_out[44]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 45 $obuf_text_out[45]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 46 $obuf_text_out[46]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 47 $obuf_text_out[47]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 48 $obuf_text_out[48]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 49 $obuf_text_out[49]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 4 $obuf_text_out[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 50 $obuf_text_out[50]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 51 $obuf_text_out[51]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 52 $obuf_text_out[52]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 53 $obuf_text_out[53]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 54 $obuf_text_out[54]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 55 $obuf_text_out[55]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 56 $obuf_text_out[56]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 57 $obuf_text_out[57]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 58 $obuf_text_out[58]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 59 $obuf_text_out[59]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 5 $obuf_text_out[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 60 $obuf_text_out[60]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 61 $obuf_text_out[61]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 62 $obuf_text_out[62]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 63 $obuf_text_out[63]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 64 $obuf_text_out[64]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 65 $obuf_text_out[65]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 66 $obuf_text_out[66]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 67 $obuf_text_out[67]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 68 $obuf_text_out[68]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 69 $obuf_text_out[69]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 6 $obuf_text_out[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 70 $obuf_text_out[70]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 71 $obuf_text_out[71]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 72 $obuf_text_out[72]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 73 $obuf_text_out[73]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 74 $obuf_text_out[74]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 75 $obuf_text_out[75]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 76 $obuf_text_out[76]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 77 $obuf_text_out[77]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 78 $obuf_text_out[78]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 79 $obuf_text_out[79]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 7 $obuf_text_out[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 80 $obuf_text_out[80]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 81 $obuf_text_out[81]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 82 $obuf_text_out[82]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 83 $obuf_text_out[83]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 84 $obuf_text_out[84]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 85 $obuf_text_out[85]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 86 $obuf_text_out[86]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 87 $obuf_text_out[87]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 88 $obuf_text_out[88]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 89 $obuf_text_out[89]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 8 $obuf_text_out[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 90 $obuf_text_out[90]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 91 $obuf_text_out[91]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 92 $obuf_text_out[92]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 93 $obuf_text_out[93]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 94 $obuf_text_out[94]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 95 $obuf_text_out[95]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 96 $obuf_text_out[96]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 97 $obuf_text_out[97]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 98 $obuf_text_out[98]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 99 $obuf_text_out[99]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire offset 9 $obuf_text_out[9]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:59.8-59.11"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:96.11-96.15"
  wire \dcnt[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:96.11-96.15"
  wire offset 1 \dcnt[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:96.11-96.15"
  wire offset 2 \dcnt[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:96.11-96.15"
  wire offset 3 \dcnt[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:61.9-61.13"
  wire output 5 \done
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:95.12-95.14"
  wire \go
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:271.6-271.11"
  wire \kb_ld
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:269.11-269.15"
  wire \kcnt[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:269.11-269.15"
  wire offset 1 \kcnt[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:269.11-269.15"
  wire offset 2 \kcnt[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:269.11-269.15"
  wire offset 3 \kcnt[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:62.15-62.18"
  wire width 128 input 6 \key
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:60.8-60.11"
  wire input 3 \kld
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:60.13-60.15"
  wire input 4 \ld
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:95.6-95.10"
  wire \ld_r
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:59.13-59.16"
  wire input 2 \rst
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:63.15-63.22"
  wire width 128 input 7 \text_in
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire \text_in_r[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 100 \text_in_r[100]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 101 \text_in_r[101]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 102 \text_in_r[102]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 103 \text_in_r[103]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 104 \text_in_r[104]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 105 \text_in_r[105]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 106 \text_in_r[106]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 107 \text_in_r[107]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 108 \text_in_r[108]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 109 \text_in_r[109]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 10 \text_in_r[10]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 110 \text_in_r[110]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 111 \text_in_r[111]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 112 \text_in_r[112]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 113 \text_in_r[113]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 114 \text_in_r[114]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 115 \text_in_r[115]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 116 \text_in_r[116]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 117 \text_in_r[117]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 118 \text_in_r[118]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 119 \text_in_r[119]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 11 \text_in_r[11]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 120 \text_in_r[120]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 121 \text_in_r[121]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 122 \text_in_r[122]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 123 \text_in_r[123]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 124 \text_in_r[124]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 125 \text_in_r[125]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 126 \text_in_r[126]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 127 \text_in_r[127]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 12 \text_in_r[12]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 13 \text_in_r[13]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 14 \text_in_r[14]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 15 \text_in_r[15]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 16 \text_in_r[16]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 17 \text_in_r[17]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 18 \text_in_r[18]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 19 \text_in_r[19]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 1 \text_in_r[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 20 \text_in_r[20]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 21 \text_in_r[21]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 22 \text_in_r[22]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 23 \text_in_r[23]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 24 \text_in_r[24]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 25 \text_in_r[25]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 26 \text_in_r[26]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 27 \text_in_r[27]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 28 \text_in_r[28]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 29 \text_in_r[29]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 2 \text_in_r[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 30 \text_in_r[30]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 31 \text_in_r[31]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 32 \text_in_r[32]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 33 \text_in_r[33]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 34 \text_in_r[34]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 35 \text_in_r[35]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 36 \text_in_r[36]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 37 \text_in_r[37]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 38 \text_in_r[38]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 39 \text_in_r[39]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 3 \text_in_r[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 40 \text_in_r[40]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 41 \text_in_r[41]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 42 \text_in_r[42]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 43 \text_in_r[43]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 44 \text_in_r[44]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 45 \text_in_r[45]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 46 \text_in_r[46]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 47 \text_in_r[47]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 48 \text_in_r[48]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 49 \text_in_r[49]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 4 \text_in_r[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 50 \text_in_r[50]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 51 \text_in_r[51]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 52 \text_in_r[52]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 53 \text_in_r[53]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 54 \text_in_r[54]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 55 \text_in_r[55]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 56 \text_in_r[56]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 57 \text_in_r[57]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 58 \text_in_r[58]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 59 \text_in_r[59]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 5 \text_in_r[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 60 \text_in_r[60]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 61 \text_in_r[61]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 62 \text_in_r[62]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 63 \text_in_r[63]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 64 \text_in_r[64]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 65 \text_in_r[65]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 66 \text_in_r[66]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 67 \text_in_r[67]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 68 \text_in_r[68]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 69 \text_in_r[69]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 6 \text_in_r[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 70 \text_in_r[70]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 71 \text_in_r[71]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 72 \text_in_r[72]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 73 \text_in_r[73]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 74 \text_in_r[74]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 75 \text_in_r[75]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 76 \text_in_r[76]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 77 \text_in_r[77]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 78 \text_in_r[78]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 79 \text_in_r[79]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 7 \text_in_r[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 80 \text_in_r[80]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 81 \text_in_r[81]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 82 \text_in_r[82]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 83 \text_in_r[83]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 84 \text_in_r[84]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 85 \text_in_r[85]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 86 \text_in_r[86]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 87 \text_in_r[87]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 88 \text_in_r[88]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 89 \text_in_r[89]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 8 \text_in_r[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 90 \text_in_r[90]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 91 \text_in_r[91]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 92 \text_in_r[92]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 93 \text_in_r[93]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 94 \text_in_r[94]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 95 \text_in_r[95]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 96 \text_in_r[96]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 97 \text_in_r[97]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 98 \text_in_r[98]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 99 \text_in_r[99]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:73.13-73.22"
  wire offset 9 \text_in_r[9]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:64.16-64.24"
  wire width 128 output 8 \text_out
  attribute \hdlname "u0 clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:59.8-59.11"
  wire \u0.clk
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 25 \u0.r0.out[25]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 26 \u0.r0.out[26]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 27 \u0.r0.out[27]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 28 \u0.r0.out[28]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 29 \u0.r0.out[29]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 30 \u0.r0.out[30]
  attribute \hdlname "u0 r0 out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:61.15-61.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 31 \u0.r0.out[31]
  attribute \hdlname "u0 r0 rcnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:63.11-63.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire \u0.r0.rcnt[0]
  attribute \hdlname "u0 r0 rcnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:63.11-63.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 1 \u0.r0.rcnt[1]
  attribute \hdlname "u0 r0 rcnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:63.11-63.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 2 \u0.r0.rcnt[2]
  attribute \hdlname "u0 r0 rcnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_rcon.v:63.11-63.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:81.10-81.47"
  wire offset 3 \u0.r0.rcnt[3]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire \u0.subword[0]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 10 \u0.subword[10]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 11 \u0.subword[11]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 12 \u0.subword[12]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 13 \u0.subword[13]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 14 \u0.subword[14]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 15 \u0.subword[15]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 16 \u0.subword[16]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 17 \u0.subword[17]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 18 \u0.subword[18]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 19 \u0.subword[19]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 1 \u0.subword[1]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 20 \u0.subword[20]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 21 \u0.subword[21]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 22 \u0.subword[22]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 23 \u0.subword[23]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 24 \u0.subword[24]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 25 \u0.subword[25]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 26 \u0.subword[26]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 27 \u0.subword[27]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 28 \u0.subword[28]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 29 \u0.subword[29]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 2 \u0.subword[2]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 30 \u0.subword[30]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 31 \u0.subword[31]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 3 \u0.subword[3]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 4 \u0.subword[4]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 5 \u0.subword[5]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 6 \u0.subword[6]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 7 \u0.subword[7]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 8 \u0.subword[8]
  attribute \hdlname "u0 subword"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:65.13-65.20"
  wire offset 9 \u0.subword[9]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire \u0.w[0][0]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 10 \u0.w[0][10]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 11 \u0.w[0][11]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 12 \u0.w[0][12]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 13 \u0.w[0][13]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 14 \u0.w[0][14]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 15 \u0.w[0][15]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 16 \u0.w[0][16]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 17 \u0.w[0][17]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 18 \u0.w[0][18]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 19 \u0.w[0][19]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 1 \u0.w[0][1]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 20 \u0.w[0][20]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 21 \u0.w[0][21]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 22 \u0.w[0][22]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 23 \u0.w[0][23]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 24 \u0.w[0][24]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 25 \u0.w[0][25]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 26 \u0.w[0][26]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 27 \u0.w[0][27]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 28 \u0.w[0][28]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 29 \u0.w[0][29]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 2 \u0.w[0][2]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 30 \u0.w[0][30]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 31 \u0.w[0][31]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 3 \u0.w[0][3]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 4 \u0.w[0][4]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 5 \u0.w[0][5]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 6 \u0.w[0][6]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 7 \u0.w[0][7]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 8 \u0.w[0][8]
  attribute \hdlname "u0 w[0]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 9 \u0.w[0][9]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire \u0.w[1][0]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 10 \u0.w[1][10]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 11 \u0.w[1][11]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 12 \u0.w[1][12]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 13 \u0.w[1][13]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 14 \u0.w[1][14]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 15 \u0.w[1][15]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 16 \u0.w[1][16]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 17 \u0.w[1][17]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 18 \u0.w[1][18]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 19 \u0.w[1][19]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 1 \u0.w[1][1]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 20 \u0.w[1][20]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 21 \u0.w[1][21]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 22 \u0.w[1][22]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 23 \u0.w[1][23]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 24 \u0.w[1][24]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 25 \u0.w[1][25]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 26 \u0.w[1][26]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 27 \u0.w[1][27]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 28 \u0.w[1][28]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 29 \u0.w[1][29]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 2 \u0.w[1][2]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 30 \u0.w[1][30]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 31 \u0.w[1][31]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 3 \u0.w[1][3]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 4 \u0.w[1][4]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 5 \u0.w[1][5]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 6 \u0.w[1][6]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 7 \u0.w[1][7]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 8 \u0.w[1][8]
  attribute \hdlname "u0 w[1]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 9 \u0.w[1][9]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire \u0.w[2][0]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 10 \u0.w[2][10]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 11 \u0.w[2][11]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 12 \u0.w[2][12]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 13 \u0.w[2][13]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 14 \u0.w[2][14]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 15 \u0.w[2][15]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 16 \u0.w[2][16]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 17 \u0.w[2][17]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 18 \u0.w[2][18]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 19 \u0.w[2][19]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 1 \u0.w[2][1]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 20 \u0.w[2][20]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 21 \u0.w[2][21]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 22 \u0.w[2][22]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 23 \u0.w[2][23]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 24 \u0.w[2][24]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 25 \u0.w[2][25]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 26 \u0.w[2][26]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 27 \u0.w[2][27]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 28 \u0.w[2][28]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 29 \u0.w[2][29]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 2 \u0.w[2][2]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 30 \u0.w[2][30]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 31 \u0.w[2][31]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 3 \u0.w[2][3]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 4 \u0.w[2][4]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 5 \u0.w[2][5]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 6 \u0.w[2][6]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 7 \u0.w[2][7]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 8 \u0.w[2][8]
  attribute \hdlname "u0 w[2]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 9 \u0.w[2][9]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire \u0.w[3][0]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 10 \u0.w[3][10]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 11 \u0.w[3][11]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 12 \u0.w[3][12]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 13 \u0.w[3][13]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 14 \u0.w[3][14]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 15 \u0.w[3][15]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 16 \u0.w[3][16]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 17 \u0.w[3][17]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 18 \u0.w[3][18]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 19 \u0.w[3][19]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 1 \u0.w[3][1]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 20 \u0.w[3][20]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 21 \u0.w[3][21]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 22 \u0.w[3][22]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 23 \u0.w[3][23]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 24 \u0.w[3][24]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 25 \u0.w[3][25]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 26 \u0.w[3][26]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 27 \u0.w[3][27]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 28 \u0.w[3][28]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 29 \u0.w[3][29]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 2 \u0.w[3][2]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 30 \u0.w[3][30]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 31 \u0.w[3][31]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 3 \u0.w[3][3]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 4 \u0.w[3][4]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 5 \u0.w[3][5]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 6 \u0.w[3][6]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 7 \u0.w[3][7]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 8 \u0.w[3][8]
  attribute \hdlname "u0 w[3]"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:296.20-303.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_key_expand_128.v:63.12-63.13"
  wire offset 9 \u0.w[3][9]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us00.d[0]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us00.d[1]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us00.d[2]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us00.d[3]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us00.d[4]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us00.d[5]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us00.d[6]
  attribute \hdlname "us00 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:305.14-305.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us00.d[7]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us01.d[0]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us01.d[1]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us01.d[2]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us01.d[3]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us01.d[4]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us01.d[5]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us01.d[6]
  attribute \hdlname "us01 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:306.14-306.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us01.d[7]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us02.d[0]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us02.d[1]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us02.d[2]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us02.d[3]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us02.d[4]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us02.d[5]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us02.d[6]
  attribute \hdlname "us02 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:307.14-307.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us02.d[7]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us03.d[0]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us03.d[1]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us03.d[2]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us03.d[3]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us03.d[4]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us03.d[5]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us03.d[6]
  attribute \hdlname "us03 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:308.14-308.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us03.d[7]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us10.d[0]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us10.d[1]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us10.d[2]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us10.d[3]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us10.d[4]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us10.d[5]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us10.d[6]
  attribute \hdlname "us10 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:309.14-309.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us10.d[7]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us11.d[0]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us11.d[1]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us11.d[2]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us11.d[3]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us11.d[4]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us11.d[5]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us11.d[6]
  attribute \hdlname "us11 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:310.14-310.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us11.d[7]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us12.d[0]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us12.d[1]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us12.d[2]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us12.d[3]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us12.d[4]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us12.d[5]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us12.d[6]
  attribute \hdlname "us12 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:311.14-311.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us12.d[7]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us13.d[0]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us13.d[1]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us13.d[2]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us13.d[3]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us13.d[4]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us13.d[5]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us13.d[6]
  attribute \hdlname "us13 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:312.14-312.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us13.d[7]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us20.d[0]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us20.d[1]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us20.d[2]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us20.d[3]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us20.d[4]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us20.d[5]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us20.d[6]
  attribute \hdlname "us20 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:313.14-313.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us20.d[7]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us21.d[0]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us21.d[1]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us21.d[2]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us21.d[3]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us21.d[4]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us21.d[5]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us21.d[6]
  attribute \hdlname "us21 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:314.14-314.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us21.d[7]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us22.d[0]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us22.d[1]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us22.d[2]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us22.d[3]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us22.d[4]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us22.d[5]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us22.d[6]
  attribute \hdlname "us22 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:315.14-315.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us22.d[7]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us23.d[0]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us23.d[1]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us23.d[2]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us23.d[3]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us23.d[4]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us23.d[5]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us23.d[6]
  attribute \hdlname "us23 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:316.14-316.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us23.d[7]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us30.d[0]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us30.d[1]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us30.d[2]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us30.d[3]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us30.d[4]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us30.d[5]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us30.d[6]
  attribute \hdlname "us30 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:317.14-317.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us30.d[7]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us31.d[0]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us31.d[1]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us31.d[2]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us31.d[3]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us31.d[4]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us31.d[5]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us31.d[6]
  attribute \hdlname "us31 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:318.14-318.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us31.d[7]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us32.d[0]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us32.d[1]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us32.d[2]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us32.d[3]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us32.d[4]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us32.d[5]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us32.d[6]
  attribute \hdlname "us32 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:319.14-319.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us32.d[7]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire \us33.d[0]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 1 \us33.d[1]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 2 \us33.d[2]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 3 \us33.d[3]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 4 \us33.d[4]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 5 \us33.d[5]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 6 \us33.d[6]
  attribute \hdlname "us33 d"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:320.14-320.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_sbox.v:60.14-60.15"
  wire offset 7 \us33.d[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire \w0[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 10 \w0[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 11 \w0[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 12 \w0[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 13 \w0[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 14 \w0[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 15 \w0[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 16 \w0[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 17 \w0[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 18 \w0[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 19 \w0[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 1 \w0[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 20 \w0[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 21 \w0[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 22 \w0[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 23 \w0[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 24 \w0[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 25 \w0[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 26 \w0[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 27 \w0[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 28 \w0[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 29 \w0[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 2 \w0[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 30 \w0[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 31 \w0[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 3 \w0[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 4 \w0[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 5 \w0[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 6 \w0[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 7 \w0[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 8 \w0[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.12-72.14"
  wire offset 9 \w0[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire \w1[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 10 \w1[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 11 \w1[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 12 \w1[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 13 \w1[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 14 \w1[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 15 \w1[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 16 \w1[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 17 \w1[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 18 \w1[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 19 \w1[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 1 \w1[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 20 \w1[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 21 \w1[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 22 \w1[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 23 \w1[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 24 \w1[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 25 \w1[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 26 \w1[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 27 \w1[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 28 \w1[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 29 \w1[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 2 \w1[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 30 \w1[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 31 \w1[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 3 \w1[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 4 \w1[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 5 \w1[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 6 \w1[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 7 \w1[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 8 \w1[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.16-72.18"
  wire offset 9 \w1[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire \w2[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 10 \w2[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 11 \w2[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 12 \w2[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 13 \w2[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 14 \w2[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 15 \w2[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 16 \w2[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 17 \w2[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 18 \w2[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 19 \w2[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 1 \w2[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 20 \w2[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 21 \w2[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 22 \w2[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 23 \w2[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 24 \w2[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 25 \w2[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 26 \w2[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 27 \w2[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 28 \w2[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 29 \w2[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 2 \w2[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 30 \w2[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 31 \w2[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 3 \w2[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 4 \w2[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 5 \w2[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 6 \w2[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 7 \w2[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 8 \w2[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.20-72.22"
  wire offset 9 \w2[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire \w3[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 10 \w3[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 11 \w3[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 12 \w3[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 13 \w3[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 14 \w3[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 15 \w3[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 16 \w3[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 17 \w3[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 18 \w3[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 19 \w3[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 1 \w3[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 20 \w3[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 21 \w3[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 22 \w3[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 23 \w3[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 24 \w3[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 25 \w3[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 26 \w3[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 27 \w3[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 28 \w3[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 29 \w3[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 2 \w3[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 30 \w3[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 31 \w3[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 3 \w3[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 4 \w3[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 5 \w3[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 6 \w3[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 7 \w3[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 8 \w3[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes_core/jira/./rtl/aes_inv/aes_inv_cipher_top.v:72.24-72.26"
  wire offset 9 \w3[9]
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15008
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li000_li000
    connect \E 1'1
    connect \Q $obuf_done
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15009
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_ld
    connect \E 1'1
    connect \Q \ld_r
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15010
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li002_li002
    connect \E 1'1
    connect \Q $obuf_text_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15011
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li003_li003
    connect \E 1'1
    connect \Q $obuf_text_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15012
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li004_li004
    connect \E 1'1
    connect \Q $obuf_text_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15013
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li005_li005
    connect \E 1'1
    connect \Q $obuf_text_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15014
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li006_li006
    connect \E 1'1
    connect \Q $obuf_text_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15015
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li007_li007
    connect \E 1'1
    connect \Q $obuf_text_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15016
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li008_li008
    connect \E 1'1
    connect \Q $obuf_text_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15017
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li009_li009
    connect \E 1'1
    connect \Q $obuf_text_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15018
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li010_li010
    connect \E 1'1
    connect \Q $obuf_text_out[104]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15019
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li011_li011
    connect \E 1'1
    connect \Q $obuf_text_out[105]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15020
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li012_li012
    connect \E 1'1
    connect \Q $obuf_text_out[106]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15021
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li013_li013
    connect \E 1'1
    connect \Q $obuf_text_out[107]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15022
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li014_li014
    connect \E 1'1
    connect \Q $obuf_text_out[108]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15023
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li015_li015
    connect \E 1'1
    connect \Q $obuf_text_out[109]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15024
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li016_li016
    connect \E 1'1
    connect \Q $obuf_text_out[110]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15025
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li017_li017
    connect \E 1'1
    connect \Q $obuf_text_out[111]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15026
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li018_li018
    connect \E 1'1
    connect \Q $obuf_text_out[112]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15027
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li019_li019
    connect \E 1'1
    connect \Q $obuf_text_out[113]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15028
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li020_li020
    connect \E 1'1
    connect \Q $obuf_text_out[114]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15029
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li021_li021
    connect \E 1'1
    connect \Q $obuf_text_out[115]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15030
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li022_li022
    connect \E 1'1
    connect \Q $obuf_text_out[116]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15031
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li023_li023
    connect \E 1'1
    connect \Q $obuf_text_out[117]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15032
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li024_li024
    connect \E 1'1
    connect \Q $obuf_text_out[118]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15033
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li025_li025
    connect \E 1'1
    connect \Q $obuf_text_out[119]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15034
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li026_li026
    connect \E 1'1
    connect \Q $obuf_text_out[120]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15035
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li027_li027
    connect \E 1'1
    connect \Q $obuf_text_out[121]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15036
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li028_li028
    connect \E 1'1
    connect \Q $obuf_text_out[122]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15037
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li029_li029
    connect \E 1'1
    connect \Q $obuf_text_out[123]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15038
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li030_li030
    connect \E 1'1
    connect \Q $obuf_text_out[124]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15039
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li031_li031
    connect \E 1'1
    connect \Q $obuf_text_out[125]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15040
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li032_li032
    connect \E 1'1
    connect \Q $obuf_text_out[126]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15041
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li033_li033
    connect \E 1'1
    connect \Q $obuf_text_out[127]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15042
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li034_li034
    connect \E 1'1
    connect \Q $obuf_text_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15043
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li035_li035
    connect \E 1'1
    connect \Q $obuf_text_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15044
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li036_li036
    connect \E 1'1
    connect \Q $obuf_text_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15045
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li037_li037
    connect \E 1'1
    connect \Q $obuf_text_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15046
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li038_li038
    connect \E 1'1
    connect \Q $obuf_text_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15047
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li039_li039
    connect \E 1'1
    connect \Q $obuf_text_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15048
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li040_li040
    connect \E 1'1
    connect \Q $obuf_text_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15049
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li041_li041
    connect \E 1'1
    connect \Q $obuf_text_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15050
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li042_li042
    connect \E 1'1
    connect \Q $obuf_text_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15051
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li043_li043
    connect \E 1'1
    connect \Q $obuf_text_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15052
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li044_li044
    connect \E 1'1
    connect \Q $obuf_text_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15053
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li045_li045
    connect \E 1'1
    connect \Q $obuf_text_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15054
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li046_li046
    connect \E 1'1
    connect \Q $obuf_text_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15055
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li047_li047
    connect \E 1'1
    connect \Q $obuf_text_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15056
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li048_li048
    connect \E 1'1
    connect \Q $obuf_text_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15057
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li049_li049
    connect \E 1'1
    connect \Q $obuf_text_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15058
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li050_li050
    connect \E 1'1
    connect \Q $obuf_text_out[32]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15059
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li051_li051
    connect \E 1'1
    connect \Q $obuf_text_out[33]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15060
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li052_li052
    connect \E 1'1
    connect \Q $obuf_text_out[34]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15061
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li053_li053
    connect \E 1'1
    connect \Q $obuf_text_out[35]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15062
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li054_li054
    connect \E 1'1
    connect \Q $obuf_text_out[36]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15063
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li055_li055
    connect \E 1'1
    connect \Q $obuf_text_out[37]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15064
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li056_li056
    connect \E 1'1
    connect \Q $obuf_text_out[38]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15065
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li057_li057
    connect \E 1'1
    connect \Q $obuf_text_out[39]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15066
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li058_li058
    connect \E 1'1
    connect \Q $obuf_text_out[40]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15067
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li059_li059
    connect \E 1'1
    connect \Q $obuf_text_out[41]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15068
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li060_li060
    connect \E 1'1
    connect \Q $obuf_text_out[42]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15069
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li061_li061
    connect \E 1'1
    connect \Q $obuf_text_out[43]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15070
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li062_li062
    connect \E 1'1
    connect \Q $obuf_text_out[44]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15071
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li063_li063
    connect \E 1'1
    connect \Q $obuf_text_out[45]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15072
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li064_li064
    connect \E 1'1
    connect \Q $obuf_text_out[46]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15073
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li065_li065
    connect \E 1'1
    connect \Q $obuf_text_out[47]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15074
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li066_li066
    connect \E 1'1
    connect \Q $obuf_text_out[48]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15075
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li067_li067
    connect \E 1'1
    connect \Q $obuf_text_out[49]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15076
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li068_li068
    connect \E 1'1
    connect \Q $obuf_text_out[50]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15077
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li069_li069
    connect \E 1'1
    connect \Q $obuf_text_out[51]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15078
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li070_li070
    connect \E 1'1
    connect \Q $obuf_text_out[52]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15079
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li071_li071
    connect \E 1'1
    connect \Q $obuf_text_out[53]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15080
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li072_li072
    connect \E 1'1
    connect \Q $obuf_text_out[54]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15081
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li073_li073
    connect \E 1'1
    connect \Q $obuf_text_out[55]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15082
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li074_li074
    connect \E 1'1
    connect \Q $obuf_text_out[56]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15083
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li075_li075
    connect \E 1'1
    connect \Q $obuf_text_out[57]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15084
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li076_li076
    connect \E 1'1
    connect \Q $obuf_text_out[58]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15085
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li077_li077
    connect \E 1'1
    connect \Q $obuf_text_out[59]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15086
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li078_li078
    connect \E 1'1
    connect \Q $obuf_text_out[60]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15087
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li079_li079
    connect \E 1'1
    connect \Q $obuf_text_out[61]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15088
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li080_li080
    connect \E 1'1
    connect \Q $obuf_text_out[62]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15089
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li081_li081
    connect \E 1'1
    connect \Q $obuf_text_out[63]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15090
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li082_li082
    connect \E 1'1
    connect \Q $obuf_text_out[64]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15091
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li083_li083
    connect \E 1'1
    connect \Q $obuf_text_out[65]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15092
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li084_li084
    connect \E 1'1
    connect \Q $obuf_text_out[66]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15093
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li085_li085
    connect \E 1'1
    connect \Q $obuf_text_out[67]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15094
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li086_li086
    connect \E 1'1
    connect \Q $obuf_text_out[68]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15095
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li087_li087
    connect \E 1'1
    connect \Q $obuf_text_out[69]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15096
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li088_li088
    connect \E 1'1
    connect \Q $obuf_text_out[70]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15097
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li089_li089
    connect \E 1'1
    connect \Q $obuf_text_out[71]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15098
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li090_li090
    connect \E 1'1
    connect \Q $obuf_text_out[72]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15099
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li091_li091
    connect \E 1'1
    connect \Q $obuf_text_out[73]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15100
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li092_li092
    connect \E 1'1
    connect \Q $obuf_text_out[74]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15101
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li093_li093
    connect \E 1'1
    connect \Q $obuf_text_out[75]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15102
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li094_li094
    connect \E 1'1
    connect \Q $obuf_text_out[76]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15103
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li095_li095
    connect \E 1'1
    connect \Q $obuf_text_out[77]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15104
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li096_li096
    connect \E 1'1
    connect \Q $obuf_text_out[78]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15105
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li097_li097
    connect \E 1'1
    connect \Q $obuf_text_out[79]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15106
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li098_li098
    connect \E 1'1
    connect \Q $obuf_text_out[80]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15107
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li099_li099
    connect \E 1'1
    connect \Q $obuf_text_out[81]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15108
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li100_li100
    connect \E 1'1
    connect \Q $obuf_text_out[82]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15109
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li101_li101
    connect \E 1'1
    connect \Q $obuf_text_out[83]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15110
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li102_li102
    connect \E 1'1
    connect \Q $obuf_text_out[84]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15111
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li103_li103
    connect \E 1'1
    connect \Q $obuf_text_out[85]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15112
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li104_li104
    connect \E 1'1
    connect \Q $obuf_text_out[86]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15113
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li105_li105
    connect \E 1'1
    connect \Q $obuf_text_out[87]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15114
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li106_li106
    connect \E 1'1
    connect \Q $obuf_text_out[88]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15115
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li107_li107
    connect \E 1'1
    connect \Q $obuf_text_out[89]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15116
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li108_li108
    connect \E 1'1
    connect \Q $obuf_text_out[90]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15117
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li109_li109
    connect \E 1'1
    connect \Q $obuf_text_out[91]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15118
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li110_li110
    connect \E 1'1
    connect \Q $obuf_text_out[92]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15119
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li111_li111
    connect \E 1'1
    connect \Q $obuf_text_out[93]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15120
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li112_li112
    connect \E 1'1
    connect \Q $obuf_text_out[94]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15121
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li113_li113
    connect \E 1'1
    connect \Q $obuf_text_out[95]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15122
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li114_li114
    connect \E 1'1
    connect \Q $obuf_text_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15123
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li115_li115
    connect \E 1'1
    connect \Q $obuf_text_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15124
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li116_li116
    connect \E 1'1
    connect \Q $obuf_text_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15125
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li117_li117
    connect \E 1'1
    connect \Q $obuf_text_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15126
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li118_li118
    connect \E 1'1
    connect \Q $obuf_text_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15127
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li119_li119
    connect \E 1'1
    connect \Q $obuf_text_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15128
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li120_li120
    connect \E 1'1
    connect \Q $obuf_text_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15129
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li121_li121
    connect \E 1'1
    connect \Q $obuf_text_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15130
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li122_li122
    connect \E 1'1
    connect \Q $obuf_text_out[96]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15131
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li123_li123
    connect \E 1'1
    connect \Q $obuf_text_out[97]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15132
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li124_li124
    connect \E 1'1
    connect \Q $obuf_text_out[98]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15133
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li125_li125
    connect \E 1'1
    connect \Q $obuf_text_out[99]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15134
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li126_li126
    connect \E 1'1
    connect \Q $obuf_text_out[100]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15135
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li127_li127
    connect \E 1'1
    connect \Q $obuf_text_out[101]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15136
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li128_li128
    connect \E 1'1
    connect \Q $obuf_text_out[102]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15137
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li129_li129
    connect \E 1'1
    connect \Q $obuf_text_out[103]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15138
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li130_li130
    connect \E 1'1
    connect \Q \u0.r0.rcnt[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15139
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li131_li131
    connect \E 1'1
    connect \Q \u0.r0.rcnt[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15140
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li132_li132
    connect \E 1'1
    connect \Q \u0.r0.rcnt[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15141
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li133_li133
    connect \E 1'1
    connect \Q \u0.r0.rcnt[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15142
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li134_li134
    connect \E 1'1
    connect \Q \u0.w[0][0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15143
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li135_li135
    connect \E 1'1
    connect \Q \u0.w[0][1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15144
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li136_li136
    connect \E 1'1
    connect \Q \u0.w[0][2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15145
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li137_li137
    connect \E 1'1
    connect \Q \u0.w[0][3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15146
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li138_li138
    connect \E 1'1
    connect \Q \u0.w[0][4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15147
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li139_li139
    connect \E 1'1
    connect \Q \u0.w[0][5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15148
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li140_li140
    connect \E 1'1
    connect \Q \u0.w[0][6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15149
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li141_li141
    connect \E 1'1
    connect \Q \u0.w[0][7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15150
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li142_li142
    connect \E 1'1
    connect \Q \u0.w[0][8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15151
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li143_li143
    connect \E 1'1
    connect \Q \u0.w[0][9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15152
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li144_li144
    connect \E 1'1
    connect \Q \u0.w[0][10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15153
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li145_li145
    connect \E 1'1
    connect \Q \u0.w[0][11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15154
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li146_li146
    connect \E 1'1
    connect \Q \u0.w[0][12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15155
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li147_li147
    connect \E 1'1
    connect \Q \u0.w[0][13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15156
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li148_li148
    connect \E 1'1
    connect \Q \u0.w[0][14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15157
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li149_li149
    connect \E 1'1
    connect \Q \u0.w[0][15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15158
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li150_li150
    connect \E 1'1
    connect \Q \u0.w[0][16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15159
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li151_li151
    connect \E 1'1
    connect \Q \u0.w[0][17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15160
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li152_li152
    connect \E 1'1
    connect \Q \u0.w[0][18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15161
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li153_li153
    connect \E 1'1
    connect \Q \u0.w[0][19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15162
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li154_li154
    connect \E 1'1
    connect \Q \u0.w[0][20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15163
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li155_li155
    connect \E 1'1
    connect \Q \u0.w[0][21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15164
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li156_li156
    connect \E 1'1
    connect \Q \u0.w[0][22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15165
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li157_li157
    connect \E 1'1
    connect \Q \u0.w[0][23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15166
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li158_li158
    connect \E 1'1
    connect \Q \u0.w[0][24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15167
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li159_li159
    connect \E 1'1
    connect \Q \u0.w[0][25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15168
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li160_li160
    connect \E 1'1
    connect \Q \u0.w[0][26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15169
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li161_li161
    connect \E 1'1
    connect \Q \u0.w[0][27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15170
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li162_li162
    connect \E 1'1
    connect \Q \u0.w[0][28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15171
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li163_li163
    connect \E 1'1
    connect \Q \u0.w[0][29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15172
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li164_li164
    connect \E 1'1
    connect \Q \u0.w[0][30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15173
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li165_li165
    connect \E 1'1
    connect \Q \u0.w[0][31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15174
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li166_li166
    connect \E 1'1
    connect \Q \u0.w[1][0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15175
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li167_li167
    connect \E 1'1
    connect \Q \u0.w[1][1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15176
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li168_li168
    connect \E 1'1
    connect \Q \u0.w[1][2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15177
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li169_li169
    connect \E 1'1
    connect \Q \u0.w[1][3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15178
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li170_li170
    connect \E 1'1
    connect \Q \u0.w[1][4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15179
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li171_li171
    connect \E 1'1
    connect \Q \u0.w[1][5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15180
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li172_li172
    connect \E 1'1
    connect \Q \u0.w[1][6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15181
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li173_li173
    connect \E 1'1
    connect \Q \u0.w[1][7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15182
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li174_li174
    connect \E 1'1
    connect \Q \u0.w[1][8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15183
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li175_li175
    connect \E 1'1
    connect \Q \u0.w[1][9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15184
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li176_li176
    connect \E 1'1
    connect \Q \u0.w[1][10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15185
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li177_li177
    connect \E 1'1
    connect \Q \u0.w[1][11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15186
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li178_li178
    connect \E 1'1
    connect \Q \u0.w[1][12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15187
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li179_li179
    connect \E 1'1
    connect \Q \u0.w[1][13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15188
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li180_li180
    connect \E 1'1
    connect \Q \u0.w[1][14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15189
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li181_li181
    connect \E 1'1
    connect \Q \u0.w[1][15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15190
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li182_li182
    connect \E 1'1
    connect \Q \u0.w[1][16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15191
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li183_li183
    connect \E 1'1
    connect \Q \u0.w[1][17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15192
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li184_li184
    connect \E 1'1
    connect \Q \u0.w[1][18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15193
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li185_li185
    connect \E 1'1
    connect \Q \u0.w[1][19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15194
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li186_li186
    connect \E 1'1
    connect \Q \u0.w[1][20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15195
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li187_li187
    connect \E 1'1
    connect \Q \u0.w[1][21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15196
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li188_li188
    connect \E 1'1
    connect \Q \u0.w[1][22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15197
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li189_li189
    connect \E 1'1
    connect \Q \u0.w[1][23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15198
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li190_li190
    connect \E 1'1
    connect \Q \u0.w[1][24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15199
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li191_li191
    connect \E 1'1
    connect \Q \u0.w[1][25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15200
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li192_li192
    connect \E 1'1
    connect \Q \u0.w[1][26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15201
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li193_li193
    connect \E 1'1
    connect \Q \u0.w[1][27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15202
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li194_li194
    connect \E 1'1
    connect \Q \u0.w[1][28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15203
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li195_li195
    connect \E 1'1
    connect \Q \u0.w[1][29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15204
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li196_li196
    connect \E 1'1
    connect \Q \u0.w[1][30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15205
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li197_li197
    connect \E 1'1
    connect \Q \u0.w[1][31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15206
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li198_li198
    connect \E 1'1
    connect \Q \u0.w[2][0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15207
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li199_li199
    connect \E 1'1
    connect \Q \u0.w[2][1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15208
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li200_li200
    connect \E 1'1
    connect \Q \u0.w[2][2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15209
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li201_li201
    connect \E 1'1
    connect \Q \u0.w[2][3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15210
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li202_li202
    connect \E 1'1
    connect \Q \u0.w[2][4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15211
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li203_li203
    connect \E 1'1
    connect \Q \u0.w[2][5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15212
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li204_li204
    connect \E 1'1
    connect \Q \u0.w[2][6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15213
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li205_li205
    connect \E 1'1
    connect \Q \u0.w[2][7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15214
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li206_li206
    connect \E 1'1
    connect \Q \u0.w[2][8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15215
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li207_li207
    connect \E 1'1
    connect \Q \u0.w[2][9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15216
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li208_li208
    connect \E 1'1
    connect \Q \u0.w[2][10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15217
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li209_li209
    connect \E 1'1
    connect \Q \u0.w[2][11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15218
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li210_li210
    connect \E 1'1
    connect \Q \u0.w[2][12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15219
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li211_li211
    connect \E 1'1
    connect \Q \u0.w[2][13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15220
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li212_li212
    connect \E 1'1
    connect \Q \u0.w[2][14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15221
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li213_li213
    connect \E 1'1
    connect \Q \u0.w[2][15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15222
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li214_li214
    connect \E 1'1
    connect \Q \u0.w[2][16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15223
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li215_li215
    connect \E 1'1
    connect \Q \u0.w[2][17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15224
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li216_li216
    connect \E 1'1
    connect \Q \u0.w[2][18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15225
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li217_li217
    connect \E 1'1
    connect \Q \u0.w[2][19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15226
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li218_li218
    connect \E 1'1
    connect \Q \u0.w[2][20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15227
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li219_li219
    connect \E 1'1
    connect \Q \u0.w[2][21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15228
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li220_li220
    connect \E 1'1
    connect \Q \u0.w[2][22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15229
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li221_li221
    connect \E 1'1
    connect \Q \u0.w[2][23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15230
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li222_li222
    connect \E 1'1
    connect \Q \u0.w[2][24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15231
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li223_li223
    connect \E 1'1
    connect \Q \u0.w[2][25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15232
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li224_li224
    connect \E 1'1
    connect \Q \u0.w[2][26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15233
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li225_li225
    connect \E 1'1
    connect \Q \u0.w[2][27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15234
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li226_li226
    connect \E 1'1
    connect \Q \u0.w[2][28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15235
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li227_li227
    connect \E 1'1
    connect \Q \u0.w[2][29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15236
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li228_li228
    connect \E 1'1
    connect \Q \u0.w[2][30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15237
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$15007$li229_li229
    connect \E 1'1
    connect \Q \u0.w[2][31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15238
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][0]
    connect \E 1'1
    connect \Q \u0.w[3][0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15239
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][1]
    connect \E 1'1
    connect \Q \u0.w[3][1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15240
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][2]
    connect \E 1'1
    connect \Q \u0.w[3][2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15241
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][3]
    connect \E 1'1
    connect \Q \u0.w[3][3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15242
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][4]
    connect \E 1'1
    connect \Q \u0.w[3][4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15243
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][5]
    connect \E 1'1
    connect \Q \u0.w[3][5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15244
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][6]
    connect \E 1'1
    connect \Q \u0.w[3][6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15245
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][7]
    connect \E 1'1
    connect \Q \u0.w[3][7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15246
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][8]
    connect \E 1'1
    connect \Q \u0.w[3][8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15247
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][9]
    connect \E 1'1
    connect \Q \u0.w[3][9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15248
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][10]
    connect \E 1'1
    connect \Q \u0.w[3][10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15249
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][11]
    connect \E 1'1
    connect \Q \u0.w[3][11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15250
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][12]
    connect \E 1'1
    connect \Q \u0.w[3][12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15251
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][13]
    connect \E 1'1
    connect \Q \u0.w[3][13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15252
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][14]
    connect \E 1'1
    connect \Q \u0.w[3][14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15253
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][15]
    connect \E 1'1
    connect \Q \u0.w[3][15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15254
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][16]
    connect \E 1'1
    connect \Q \u0.w[3][16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15255
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][17]
    connect \E 1'1
    connect \Q \u0.w[3][17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15256
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][18]
    connect \E 1'1
    connect \Q \u0.w[3][18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15257
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][19]
    connect \E 1'1
    connect \Q \u0.w[3][19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15258
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][20]
    connect \E 1'1
    connect \Q \u0.w[3][20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15259
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][21]
    connect \E 1'1
    connect \Q \u0.w[3][21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15260
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][22]
    connect \E 1'1
    connect \Q \u0.w[3][22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15261
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][23]
    connect \E 1'1
    connect \Q \u0.w[3][23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15262
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][24]
    connect \E 1'1
    connect \Q \u0.w[3][24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15263
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][25]
    connect \E 1'1
    connect \Q \u0.w[3][25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15264
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][26]
    connect \E 1'1
    connect \Q \u0.w[3][26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15265
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][27]
    connect \E 1'1
    connect \Q \u0.w[3][27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15266
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][28]
    connect \E 1'1
    connect \Q \u0.w[3][28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15267
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][29]
    connect \E 1'1
    connect \Q \u0.w[3][29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15268
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][30]
    connect \E 1'1
    connect \Q \u0.w[3][30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$15007$auto_15269
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][31]
    connect \E 1'1
    connect \Q \u0.w[3][31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17176
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[0]
    connect \E $ibuf_ld
    connect \Q \text_in_r[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17177
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[1]
    connect \E $ibuf_ld
    connect \Q \text_in_r[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17178
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[2]
    connect \E $ibuf_ld
    connect \Q \text_in_r[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17179
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[3]
    connect \E $ibuf_ld
    connect \Q \text_in_r[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17180
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[4]
    connect \E $ibuf_ld
    connect \Q \text_in_r[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17181
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[5]
    connect \E $ibuf_ld
    connect \Q \text_in_r[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17182
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[6]
    connect \E $ibuf_ld
    connect \Q \text_in_r[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17183
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[7]
    connect \E $ibuf_ld
    connect \Q \text_in_r[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17184
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[8]
    connect \E $ibuf_ld
    connect \Q \text_in_r[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17185
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[9]
    connect \E $ibuf_ld
    connect \Q \text_in_r[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17186
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[10]
    connect \E $ibuf_ld
    connect \Q \text_in_r[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17187
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[11]
    connect \E $ibuf_ld
    connect \Q \text_in_r[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17188
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[12]
    connect \E $ibuf_ld
    connect \Q \text_in_r[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17189
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[13]
    connect \E $ibuf_ld
    connect \Q \text_in_r[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17190
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[14]
    connect \E $ibuf_ld
    connect \Q \text_in_r[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17191
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[15]
    connect \E $ibuf_ld
    connect \Q \text_in_r[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17192
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[16]
    connect \E $ibuf_ld
    connect \Q \text_in_r[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17193
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[17]
    connect \E $ibuf_ld
    connect \Q \text_in_r[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17194
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[18]
    connect \E $ibuf_ld
    connect \Q \text_in_r[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17195
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[19]
    connect \E $ibuf_ld
    connect \Q \text_in_r[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17196
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[20]
    connect \E $ibuf_ld
    connect \Q \text_in_r[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17197
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[21]
    connect \E $ibuf_ld
    connect \Q \text_in_r[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17198
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[22]
    connect \E $ibuf_ld
    connect \Q \text_in_r[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17199
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[23]
    connect \E $ibuf_ld
    connect \Q \text_in_r[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17200
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[24]
    connect \E $ibuf_ld
    connect \Q \text_in_r[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17201
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[25]
    connect \E $ibuf_ld
    connect \Q \text_in_r[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17202
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[26]
    connect \E $ibuf_ld
    connect \Q \text_in_r[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17203
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[27]
    connect \E $ibuf_ld
    connect \Q \text_in_r[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17204
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[28]
    connect \E $ibuf_ld
    connect \Q \text_in_r[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17205
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[29]
    connect \E $ibuf_ld
    connect \Q \text_in_r[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17206
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[30]
    connect \E $ibuf_ld
    connect \Q \text_in_r[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17207
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[31]
    connect \E $ibuf_ld
    connect \Q \text_in_r[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17208
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[32]
    connect \E $ibuf_ld
    connect \Q \text_in_r[32]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17209
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[33]
    connect \E $ibuf_ld
    connect \Q \text_in_r[33]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17210
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[34]
    connect \E $ibuf_ld
    connect \Q \text_in_r[34]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17211
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[35]
    connect \E $ibuf_ld
    connect \Q \text_in_r[35]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17212
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[36]
    connect \E $ibuf_ld
    connect \Q \text_in_r[36]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17213
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[37]
    connect \E $ibuf_ld
    connect \Q \text_in_r[37]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17214
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[38]
    connect \E $ibuf_ld
    connect \Q \text_in_r[38]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17215
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[39]
    connect \E $ibuf_ld
    connect \Q \text_in_r[39]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17216
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[40]
    connect \E $ibuf_ld
    connect \Q \text_in_r[40]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17217
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[41]
    connect \E $ibuf_ld
    connect \Q \text_in_r[41]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17218
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[42]
    connect \E $ibuf_ld
    connect \Q \text_in_r[42]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17219
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[43]
    connect \E $ibuf_ld
    connect \Q \text_in_r[43]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17220
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[44]
    connect \E $ibuf_ld
    connect \Q \text_in_r[44]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17221
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[45]
    connect \E $ibuf_ld
    connect \Q \text_in_r[45]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17222
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[46]
    connect \E $ibuf_ld
    connect \Q \text_in_r[46]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17223
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[47]
    connect \E $ibuf_ld
    connect \Q \text_in_r[47]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17224
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[48]
    connect \E $ibuf_ld
    connect \Q \text_in_r[48]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17225
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[49]
    connect \E $ibuf_ld
    connect \Q \text_in_r[49]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17226
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[50]
    connect \E $ibuf_ld
    connect \Q \text_in_r[50]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17227
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[51]
    connect \E $ibuf_ld
    connect \Q \text_in_r[51]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17228
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[52]
    connect \E $ibuf_ld
    connect \Q \text_in_r[52]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17229
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[53]
    connect \E $ibuf_ld
    connect \Q \text_in_r[53]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17230
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[54]
    connect \E $ibuf_ld
    connect \Q \text_in_r[54]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17231
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[55]
    connect \E $ibuf_ld
    connect \Q \text_in_r[55]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17232
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[56]
    connect \E $ibuf_ld
    connect \Q \text_in_r[56]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17233
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[57]
    connect \E $ibuf_ld
    connect \Q \text_in_r[57]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17234
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[58]
    connect \E $ibuf_ld
    connect \Q \text_in_r[58]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17235
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[59]
    connect \E $ibuf_ld
    connect \Q \text_in_r[59]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17236
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[60]
    connect \E $ibuf_ld
    connect \Q \text_in_r[60]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17237
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[61]
    connect \E $ibuf_ld
    connect \Q \text_in_r[61]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17238
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[62]
    connect \E $ibuf_ld
    connect \Q \text_in_r[62]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17239
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[63]
    connect \E $ibuf_ld
    connect \Q \text_in_r[63]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17240
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[64]
    connect \E $ibuf_ld
    connect \Q \text_in_r[64]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17241
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[65]
    connect \E $ibuf_ld
    connect \Q \text_in_r[65]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17242
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[66]
    connect \E $ibuf_ld
    connect \Q \text_in_r[66]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17243
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[67]
    connect \E $ibuf_ld
    connect \Q \text_in_r[67]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17244
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[68]
    connect \E $ibuf_ld
    connect \Q \text_in_r[68]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17245
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[69]
    connect \E $ibuf_ld
    connect \Q \text_in_r[69]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17246
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[70]
    connect \E $ibuf_ld
    connect \Q \text_in_r[70]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17247
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[71]
    connect \E $ibuf_ld
    connect \Q \text_in_r[71]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17248
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[72]
    connect \E $ibuf_ld
    connect \Q \text_in_r[72]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17249
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[73]
    connect \E $ibuf_ld
    connect \Q \text_in_r[73]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17250
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[74]
    connect \E $ibuf_ld
    connect \Q \text_in_r[74]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17251
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[75]
    connect \E $ibuf_ld
    connect \Q \text_in_r[75]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17252
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[76]
    connect \E $ibuf_ld
    connect \Q \text_in_r[76]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17253
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[77]
    connect \E $ibuf_ld
    connect \Q \text_in_r[77]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17254
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[78]
    connect \E $ibuf_ld
    connect \Q \text_in_r[78]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17255
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[79]
    connect \E $ibuf_ld
    connect \Q \text_in_r[79]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17256
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[80]
    connect \E $ibuf_ld
    connect \Q \text_in_r[80]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17257
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[81]
    connect \E $ibuf_ld
    connect \Q \text_in_r[81]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17258
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[82]
    connect \E $ibuf_ld
    connect \Q \text_in_r[82]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17259
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[83]
    connect \E $ibuf_ld
    connect \Q \text_in_r[83]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17260
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[84]
    connect \E $ibuf_ld
    connect \Q \text_in_r[84]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17261
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[85]
    connect \E $ibuf_ld
    connect \Q \text_in_r[85]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17262
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[86]
    connect \E $ibuf_ld
    connect \Q \text_in_r[86]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17263
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[87]
    connect \E $ibuf_ld
    connect \Q \text_in_r[87]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17264
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[88]
    connect \E $ibuf_ld
    connect \Q \text_in_r[88]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17265
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[89]
    connect \E $ibuf_ld
    connect \Q \text_in_r[89]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17266
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[90]
    connect \E $ibuf_ld
    connect \Q \text_in_r[90]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17267
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[91]
    connect \E $ibuf_ld
    connect \Q \text_in_r[91]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17268
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[92]
    connect \E $ibuf_ld
    connect \Q \text_in_r[92]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17269
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[93]
    connect \E $ibuf_ld
    connect \Q \text_in_r[93]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17270
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[94]
    connect \E $ibuf_ld
    connect \Q \text_in_r[94]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17271
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[95]
    connect \E $ibuf_ld
    connect \Q \text_in_r[95]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17272
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[96]
    connect \E $ibuf_ld
    connect \Q \text_in_r[96]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17273
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[97]
    connect \E $ibuf_ld
    connect \Q \text_in_r[97]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17274
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[98]
    connect \E $ibuf_ld
    connect \Q \text_in_r[98]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17275
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[99]
    connect \E $ibuf_ld
    connect \Q \text_in_r[99]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17276
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[100]
    connect \E $ibuf_ld
    connect \Q \text_in_r[100]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17277
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[101]
    connect \E $ibuf_ld
    connect \Q \text_in_r[101]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17278
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[102]
    connect \E $ibuf_ld
    connect \Q \text_in_r[102]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17279
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[103]
    connect \E $ibuf_ld
    connect \Q \text_in_r[103]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17280
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[104]
    connect \E $ibuf_ld
    connect \Q \text_in_r[104]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17281
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[105]
    connect \E $ibuf_ld
    connect \Q \text_in_r[105]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17282
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[106]
    connect \E $ibuf_ld
    connect \Q \text_in_r[106]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17283
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[107]
    connect \E $ibuf_ld
    connect \Q \text_in_r[107]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17284
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[108]
    connect \E $ibuf_ld
    connect \Q \text_in_r[108]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17285
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[109]
    connect \E $ibuf_ld
    connect \Q \text_in_r[109]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17286
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[110]
    connect \E $ibuf_ld
    connect \Q \text_in_r[110]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17287
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[111]
    connect \E $ibuf_ld
    connect \Q \text_in_r[111]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17288
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[112]
    connect \E $ibuf_ld
    connect \Q \text_in_r[112]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17289
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[113]
    connect \E $ibuf_ld
    connect \Q \text_in_r[113]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17290
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[114]
    connect \E $ibuf_ld
    connect \Q \text_in_r[114]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17291
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[115]
    connect \E $ibuf_ld
    connect \Q \text_in_r[115]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17292
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[116]
    connect \E $ibuf_ld
    connect \Q \text_in_r[116]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17293
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[117]
    connect \E $ibuf_ld
    connect \Q \text_in_r[117]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17294
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[118]
    connect \E $ibuf_ld
    connect \Q \text_in_r[118]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17295
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[119]
    connect \E $ibuf_ld
    connect \Q \text_in_r[119]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17296
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[120]
    connect \E $ibuf_ld
    connect \Q \text_in_r[120]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17297
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[121]
    connect \E $ibuf_ld
    connect \Q \text_in_r[121]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17298
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[122]
    connect \E $ibuf_ld
    connect \Q \text_in_r[122]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17299
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[123]
    connect \E $ibuf_ld
    connect \Q \text_in_r[123]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17300
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[124]
    connect \E $ibuf_ld
    connect \Q \text_in_r[124]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17301
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[125]
    connect \E $ibuf_ld
    connect \Q \text_in_r[125]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17302
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[126]
    connect \E $ibuf_ld
    connect \Q \text_in_r[126]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17175$auto_17303
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_text_in[127]
    connect \E $ibuf_ld
    connect \Q \text_in_r[127]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17689
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32055
    connect \E 1'1
    connect \Q $abc$8863$lo0
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17690
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32057
    connect \E 1'1
    connect \Q \u0.r0.out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17691
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32059
    connect \E 1'1
    connect \Q \u0.r0.out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17692
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32061
    connect \E 1'1
    connect \Q \u0.r0.out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17693
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32063
    connect \E 1'1
    connect \Q \u0.r0.out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17694
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32065
    connect \E 1'1
    connect \Q \u0.r0.out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17695
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32067
    connect \E 1'1
    connect \Q \u0.r0.out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$17688$auto_17696
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$58630$auto_32069
    connect \E 1'1
    connect \Q \u0.r0.out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17740$auto_17741
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17740$li0_li0
    connect \E $abc$12179$abc$8955$auto_2136
    connect \Q \kcnt[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17740$auto_17742
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17740$li1_li1
    connect \E $abc$12179$abc$8955$auto_2136
    connect \Q \kcnt[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17740$auto_17743
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17740$li2_li2
    connect \E $abc$12179$abc$8955$auto_2136
    connect \Q \kcnt[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17740$auto_17744
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17740$li3_li3
    connect \E $abc$12179$abc$8955$auto_2136
    connect \Q \kcnt[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17762$auto_17763
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17762$li0_li0
    connect \E $abc$12155$abc$9007$auto_2127
    connect \Q \dcnt[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17762$auto_17764
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17762$li1_li1
    connect \E $abc$12155$abc$9007$auto_2127
    connect \Q \dcnt[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17762$auto_17765
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17762$li2_li2
    connect \E $abc$12155$abc$9007$auto_2127
    connect \Q \dcnt[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17779$auto_17780
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17779$li0_li0
    connect \E $abc$12155$abc$9007$auto_2127
    connect \Q \dcnt[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17788$auto_17789
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17788$li0_li0
    connect \E $abc$12179$abc$8993$auto_2124
    connect \Q \kb_ld
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$17796$auto_17797
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$17796$li0_li0
    connect \E $abc$12164$abc$8976$auto_1820
    connect \Q \go
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58631
    parameter \INIT_VALUE 268435459
    connect \A { \u0.r0.rcnt[0] \u0.r0.rcnt[1] \u0.r0.rcnt[2] $ibuf_kld \u0.r0.rcnt[3] }
    connect \Y $abc$58630$auto_32057
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58632
    parameter \INIT_VALUE 65792
    connect \A { \u0.r0.rcnt[0] \u0.r0.rcnt[3] \u0.r0.rcnt[1] \u0.r0.rcnt[2] $ibuf_kld }
    connect \Y $abc$58630$auto_32059
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58633
    parameter \INIT_VALUE 268500992
    connect \A { \u0.r0.rcnt[1] \u0.r0.rcnt[0] \u0.r0.rcnt[2] \u0.r0.rcnt[3] $ibuf_kld }
    connect \Y $abc$58630$auto_32061
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58634
    parameter \INIT_VALUE 77824
    connect \A { \u0.r0.rcnt[3] \u0.r0.rcnt[0] \u0.r0.rcnt[1] $ibuf_kld \u0.r0.rcnt[2] }
    connect \Y $abc$58630$auto_32063
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58635
    parameter \INIT_VALUE 65792
    connect \A { \u0.r0.rcnt[2] \u0.r0.rcnt[3] \u0.r0.rcnt[0] \u0.r0.rcnt[1] $ibuf_kld }
    connect \Y $abc$58630$auto_32065
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58636
    parameter \INIT_VALUE 16777216
    connect \A { \u0.r0.rcnt[0] \u0.r0.rcnt[2] \u0.r0.rcnt[1] \u0.r0.rcnt[3] $ibuf_kld }
    connect \Y $abc$58630$auto_32067
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58637
    parameter \INIT_VALUE 16777216
    connect \A { \u0.r0.rcnt[2] \u0.r0.rcnt[1] \u0.r0.rcnt[0] \u0.r0.rcnt[3] $ibuf_kld }
    connect \Y $abc$58630$auto_32069
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58638
    parameter \INIT_VALUE 4'1000
    connect \A { $ibuf_ld $ibuf_rst }
    connect \Y $abc$17796$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58639
    parameter \INIT_VALUE 4'1000
    connect \A { $ibuf_rst $ibuf_kld }
    connect \Y $abc$17788$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58640
    parameter \INIT_VALUE 8'11101111
    connect \A { $ibuf_rst \kb_ld $ibuf_kld }
    connect \Y $abc$12179$abc$8955$auto_2136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58641
    parameter \INIT_VALUE 64'1111111111111111000000000000000111111111111111111111111111111111
    connect \A { $ibuf_rst $ibuf_kld \kcnt[3] \kcnt[2] \kcnt[1] \kcnt[0] }
    connect \Y $abc$12179$abc$8993$auto_2124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58642
    parameter \INIT_VALUE 16'0000101100000000
    connect \A { $ibuf_rst $obuf_done \dcnt[0] $ibuf_ld }
    connect \Y $abc$17779$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58643
    parameter \INIT_VALUE 16'1111111011111111
    connect \A { $ibuf_rst \go $obuf_done $ibuf_ld }
    connect \Y $abc$12155$abc$9007$auto_2127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58644
    parameter \INIT_VALUE 8'11101111
    connect \A { $ibuf_rst $obuf_done $ibuf_ld }
    connect \Y $abc$12164$abc$8976$auto_1820
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58645
    parameter \INIT_VALUE 8323200
    connect \A { \dcnt[3] $abc$12164$abc$8976$auto_1820 \dcnt[2] \dcnt[1] \dcnt[0] }
    connect \Y $abc$17762$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58646
    parameter \INIT_VALUE 64'0000000000000111000000000000100000000000000000000000000000000000
    connect \A { $ibuf_rst \dcnt[2] $ibuf_ld $obuf_done \dcnt[1] \dcnt[0] }
    connect \Y $abc$17762$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58647
    parameter \INIT_VALUE 17825792
    connect \A { $ibuf_rst \dcnt[1] \dcnt[0] $obuf_done $ibuf_ld }
    connect \Y $abc$17762$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58648
    parameter \INIT_VALUE 64'1111111111111110111111110000000111111111111111111111111111111111
    connect \A { $ibuf_rst \kcnt[3] $ibuf_kld \kcnt[1] \kcnt[0] \kcnt[2] }
    connect \Y $abc$17740$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58649
    parameter \INIT_VALUE 234946560
    connect \A { $ibuf_rst \kcnt[2] $ibuf_kld \kcnt[1] \kcnt[0] }
    connect \Y $abc$17740$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58650
    parameter \INIT_VALUE 16'1110101111111111
    connect \A { $ibuf_rst \kcnt[1] \kcnt[0] $ibuf_kld }
    connect \Y $abc$17740$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58651
    parameter \INIT_VALUE 8'00010000
    connect \A { $ibuf_rst \kcnt[0] $ibuf_kld }
    connect \Y $abc$17740$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58652
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[1][31] \u0.w[0][31] \u0.r0.out[31] \u0.subword[31] \u0.w[2][31] }
    connect \Y $abc$58630$new_new_n1134__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58653
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1134__ $ibuf_key[63] }
    connect \Y $abc$15007$li229_li229
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58654
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[30] \u0.subword[30] \u0.w[1][30] \u0.w[0][30] \u0.w[2][30] }
    connect \Y $abc$58630$new_new_n1136__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58655
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1136__ $ibuf_key[62] }
    connect \Y $abc$15007$li228_li228
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58656
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[29] \u0.subword[29] \u0.w[1][29] \u0.w[0][29] \u0.w[2][29] }
    connect \Y $abc$58630$new_new_n1138__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58657
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1138__ $ibuf_key[61] }
    connect \Y $abc$15007$li227_li227
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58658
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[28] \u0.subword[28] \u0.w[1][28] \u0.w[0][28] \u0.w[2][28] }
    connect \Y $abc$58630$new_new_n1140__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58659
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1140__ $ibuf_key[60] }
    connect \Y $abc$15007$li226_li226
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58660
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[27] \u0.subword[27] \u0.w[1][27] \u0.w[0][27] \u0.w[2][27] }
    connect \Y $abc$58630$new_new_n1142__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58661
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1142__ $ibuf_key[59] }
    connect \Y $abc$15007$li225_li225
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58662
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[26] \u0.subword[26] \u0.w[1][26] \u0.w[0][26] \u0.w[2][26] }
    connect \Y $abc$58630$new_new_n1144__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58663
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1144__ $ibuf_key[58] }
    connect \Y $abc$15007$li224_li224
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58664
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.r0.out[25] \u0.subword[25] \u0.w[1][25] \u0.w[0][25] \u0.w[2][25] }
    connect \Y $abc$58630$new_new_n1146__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58665
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1146__ $ibuf_key[57] }
    connect \Y $abc$15007$li223_li223
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58666
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[0][24] \u0.subword[24] \u0.w[1][24] \u0.w[2][24] $abc$8863$lo0 }
    connect \Y $abc$58630$new_new_n1148__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58667
    parameter \INIT_VALUE 8'10100011
    connect \A { $ibuf_kld $abc$58630$new_new_n1148__ $ibuf_key[56] }
    connect \Y $abc$15007$li222_li222
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58668
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[2][23] \u0.w[1][23] \u0.w[0][23] \u0.subword[23] $ibuf_key[55] }
    connect \Y $abc$15007$li221_li221
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58669
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[2][22] \u0.w[1][22] \u0.w[0][22] \u0.subword[22] $ibuf_key[54] }
    connect \Y $abc$15007$li220_li220
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58670
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[2][21] \u0.w[1][21] \u0.w[0][21] \u0.subword[21] $ibuf_key[53] }
    connect \Y $abc$15007$li219_li219
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58671
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[2][20] \u0.w[1][20] \u0.w[0][20] \u0.subword[20] $ibuf_key[52] }
    connect \Y $abc$15007$li218_li218
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58672
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][19] \u0.subword[19] \u0.w[2][19] \u0.w[1][19] $ibuf_key[51] }
    connect \Y $abc$15007$li217_li217
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58673
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][18] \u0.subword[18] \u0.w[2][18] \u0.w[1][18] $ibuf_key[50] }
    connect \Y $abc$15007$li216_li216
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58674
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][17] \u0.subword[17] \u0.w[2][17] \u0.w[1][17] $ibuf_key[49] }
    connect \Y $abc$15007$li215_li215
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58675
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][16] \u0.subword[16] \u0.w[2][16] \u0.w[1][16] $ibuf_key[48] }
    connect \Y $abc$15007$li214_li214
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58676
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][15] \u0.subword[15] \u0.w[2][15] \u0.w[1][15] $ibuf_key[47] }
    connect \Y $abc$15007$li213_li213
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58677
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][14] \u0.subword[14] \u0.w[2][14] \u0.w[1][14] $ibuf_key[46] }
    connect \Y $abc$15007$li212_li212
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58678
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][13] \u0.subword[13] \u0.w[2][13] \u0.w[1][13] $ibuf_key[45] }
    connect \Y $abc$15007$li211_li211
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58679
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][12] \u0.subword[12] \u0.w[2][12] \u0.w[1][12] $ibuf_key[44] }
    connect \Y $abc$15007$li210_li210
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58680
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][11] \u0.subword[11] \u0.w[2][11] \u0.w[1][11] $ibuf_key[43] }
    connect \Y $abc$15007$li209_li209
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58681
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][10] \u0.subword[10] \u0.w[2][10] \u0.w[1][10] $ibuf_key[42] }
    connect \Y $abc$15007$li208_li208
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58682
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][9] \u0.subword[9] \u0.w[2][9] \u0.w[1][9] $ibuf_key[41] }
    connect \Y $abc$15007$li207_li207
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58683
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][8] \u0.subword[8] \u0.w[2][8] \u0.w[1][8] $ibuf_key[40] }
    connect \Y $abc$15007$li206_li206
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58684
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][7] \u0.subword[7] \u0.w[2][7] \u0.w[1][7] $ibuf_key[39] }
    connect \Y $abc$15007$li205_li205
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58685
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][6] \u0.subword[6] \u0.w[2][6] \u0.w[1][6] $ibuf_key[38] }
    connect \Y $abc$15007$li204_li204
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58686
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][5] \u0.subword[5] \u0.w[2][5] \u0.w[1][5] $ibuf_key[37] }
    connect \Y $abc$15007$li203_li203
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58687
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][4] \u0.subword[4] \u0.w[2][4] \u0.w[1][4] $ibuf_key[36] }
    connect \Y $abc$15007$li202_li202
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58688
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][3] \u0.subword[3] \u0.w[2][3] \u0.w[1][3] $ibuf_key[35] }
    connect \Y $abc$15007$li201_li201
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58689
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][2] \u0.subword[2] \u0.w[2][2] \u0.w[1][2] $ibuf_key[34] }
    connect \Y $abc$15007$li200_li200
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58690
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][1] \u0.subword[1] \u0.w[2][1] \u0.w[1][1] $ibuf_key[33] }
    connect \Y $abc$15007$li199_li199
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58691
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[0][0] \u0.subword[0] \u0.w[2][0] \u0.w[1][0] $ibuf_key[32] }
    connect \Y $abc$15007$li198_li198
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58692
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.w[1][31] \u0.w[0][31] \u0.r0.out[31] \u0.subword[31] $ibuf_key[95] }
    connect \Y $abc$15007$li197_li197
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58693
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[30] \u0.subword[30] \u0.w[1][30] \u0.w[0][30] $ibuf_key[94] }
    connect \Y $abc$15007$li196_li196
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58694
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[29] \u0.subword[29] \u0.w[1][29] \u0.w[0][29] $ibuf_key[93] }
    connect \Y $abc$15007$li195_li195
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58695
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[28] \u0.subword[28] \u0.w[1][28] \u0.w[0][28] $ibuf_key[92] }
    connect \Y $abc$15007$li194_li194
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58696
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[27] \u0.subword[27] \u0.w[1][27] \u0.w[0][27] $ibuf_key[91] }
    connect \Y $abc$15007$li193_li193
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58697
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[26] \u0.subword[26] \u0.w[1][26] \u0.w[0][26] $ibuf_key[90] }
    connect \Y $abc$15007$li192_li192
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58698
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { $ibuf_kld \u0.r0.out[25] \u0.subword[25] \u0.w[1][25] \u0.w[0][25] $ibuf_key[89] }
    connect \Y $abc$15007$li191_li191
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58699
    parameter \INIT_VALUE 64'1010101010101010101010101010101011000011001111000011110011000011
    connect \A { $ibuf_kld \u0.w[0][24] \u0.subword[24] \u0.w[1][24] $abc$8863$lo0 $ibuf_key[88] }
    connect \Y $abc$15007$li190_li190
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58700
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[1][23] \u0.w[0][23] \u0.subword[23] $ibuf_key[87] }
    connect \Y $abc$15007$li189_li189
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58701
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[1][22] \u0.w[0][22] \u0.subword[22] $ibuf_key[86] }
    connect \Y $abc$15007$li188_li188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58702
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[1][21] \u0.w[0][21] \u0.subword[21] $ibuf_key[85] }
    connect \Y $abc$15007$li187_li187
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58703
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[1][20] \u0.w[0][20] \u0.subword[20] $ibuf_key[84] }
    connect \Y $abc$15007$li186_li186
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58704
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][19] \u0.subword[19] \u0.w[1][19] $ibuf_key[83] }
    connect \Y $abc$15007$li185_li185
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58705
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][18] \u0.subword[18] \u0.w[1][18] $ibuf_key[82] }
    connect \Y $abc$15007$li184_li184
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58706
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][17] \u0.subword[17] \u0.w[1][17] $ibuf_key[81] }
    connect \Y $abc$15007$li183_li183
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58707
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][16] \u0.subword[16] \u0.w[1][16] $ibuf_key[80] }
    connect \Y $abc$15007$li182_li182
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58708
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][15] \u0.subword[15] \u0.w[1][15] $ibuf_key[79] }
    connect \Y $abc$15007$li181_li181
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58709
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][14] \u0.subword[14] \u0.w[1][14] $ibuf_key[78] }
    connect \Y $abc$15007$li180_li180
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58710
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][13] \u0.subword[13] \u0.w[1][13] $ibuf_key[77] }
    connect \Y $abc$15007$li179_li179
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58711
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][12] \u0.subword[12] \u0.w[1][12] $ibuf_key[76] }
    connect \Y $abc$15007$li178_li178
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58712
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][11] \u0.subword[11] \u0.w[1][11] $ibuf_key[75] }
    connect \Y $abc$15007$li177_li177
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58713
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][10] \u0.subword[10] \u0.w[1][10] $ibuf_key[74] }
    connect \Y $abc$15007$li176_li176
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58714
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][9] \u0.subword[9] \u0.w[1][9] $ibuf_key[73] }
    connect \Y $abc$15007$li175_li175
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58715
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][8] \u0.subword[8] \u0.w[1][8] $ibuf_key[72] }
    connect \Y $abc$15007$li174_li174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58716
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][7] \u0.subword[7] \u0.w[1][7] $ibuf_key[71] }
    connect \Y $abc$15007$li173_li173
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58717
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][6] \u0.subword[6] \u0.w[1][6] $ibuf_key[70] }
    connect \Y $abc$15007$li172_li172
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58718
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][5] \u0.subword[5] \u0.w[1][5] $ibuf_key[69] }
    connect \Y $abc$15007$li171_li171
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58719
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][4] \u0.subword[4] \u0.w[1][4] $ibuf_key[68] }
    connect \Y $abc$15007$li170_li170
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58720
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][3] \u0.subword[3] \u0.w[1][3] $ibuf_key[67] }
    connect \Y $abc$15007$li169_li169
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58721
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][2] \u0.subword[2] \u0.w[1][2] $ibuf_key[66] }
    connect \Y $abc$15007$li168_li168
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58722
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][1] \u0.subword[1] \u0.w[1][1] $ibuf_key[65] }
    connect \Y $abc$15007$li167_li167
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58723
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][0] \u0.subword[0] \u0.w[1][0] $ibuf_key[64] }
    connect \Y $abc$15007$li166_li166
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58724
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.w[0][31] \u0.r0.out[31] \u0.subword[31] $ibuf_key[127] }
    connect \Y $abc$15007$li165_li165
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58725
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[30] \u0.subword[30] \u0.w[0][30] $ibuf_key[126] }
    connect \Y $abc$15007$li164_li164
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58726
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[29] \u0.subword[29] \u0.w[0][29] $ibuf_key[125] }
    connect \Y $abc$15007$li163_li163
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58727
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[28] \u0.subword[28] \u0.w[0][28] $ibuf_key[124] }
    connect \Y $abc$15007$li162_li162
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58728
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[27] \u0.subword[27] \u0.w[0][27] $ibuf_key[123] }
    connect \Y $abc$15007$li161_li161
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58729
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[26] \u0.subword[26] \u0.w[0][26] $ibuf_key[122] }
    connect \Y $abc$15007$li160_li160
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58730
    parameter \INIT_VALUE 32'10101010101010101100001100111100
    connect \A { $ibuf_kld \u0.r0.out[25] \u0.subword[25] \u0.w[0][25] $ibuf_key[121] }
    connect \Y $abc$15007$li159_li159
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58731
    parameter \INIT_VALUE 32'10101010101010100011110011000011
    connect \A { $ibuf_kld \u0.w[0][24] \u0.subword[24] $abc$8863$lo0 $ibuf_key[120] }
    connect \Y $abc$15007$li158_li158
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58732
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][23] \u0.subword[23] $ibuf_key[119] }
    connect \Y $abc$15007$li157_li157
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58733
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][22] \u0.subword[22] $ibuf_key[118] }
    connect \Y $abc$15007$li156_li156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58734
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][21] \u0.subword[21] $ibuf_key[117] }
    connect \Y $abc$15007$li155_li155
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58735
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][20] \u0.subword[20] $ibuf_key[116] }
    connect \Y $abc$15007$li154_li154
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58736
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][19] \u0.subword[19] $ibuf_key[115] }
    connect \Y $abc$15007$li153_li153
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58737
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][18] \u0.subword[18] $ibuf_key[114] }
    connect \Y $abc$15007$li152_li152
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58738
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][17] \u0.subword[17] $ibuf_key[113] }
    connect \Y $abc$15007$li151_li151
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58739
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][16] \u0.subword[16] $ibuf_key[112] }
    connect \Y $abc$15007$li150_li150
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58740
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][15] \u0.subword[15] $ibuf_key[111] }
    connect \Y $abc$15007$li149_li149
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58741
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][14] \u0.subword[14] $ibuf_key[110] }
    connect \Y $abc$15007$li148_li148
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58742
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][13] \u0.subword[13] $ibuf_key[109] }
    connect \Y $abc$15007$li147_li147
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58743
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][12] \u0.subword[12] $ibuf_key[108] }
    connect \Y $abc$15007$li146_li146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58744
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][11] \u0.subword[11] $ibuf_key[107] }
    connect \Y $abc$15007$li145_li145
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58745
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][10] \u0.subword[10] $ibuf_key[106] }
    connect \Y $abc$15007$li144_li144
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58746
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][9] \u0.subword[9] $ibuf_key[105] }
    connect \Y $abc$15007$li143_li143
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58747
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][8] \u0.subword[8] $ibuf_key[104] }
    connect \Y $abc$15007$li142_li142
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58748
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][7] \u0.subword[7] $ibuf_key[103] }
    connect \Y $abc$15007$li141_li141
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58749
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][6] \u0.subword[6] $ibuf_key[102] }
    connect \Y $abc$15007$li140_li140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58750
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][5] \u0.subword[5] $ibuf_key[101] }
    connect \Y $abc$15007$li139_li139
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58751
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][4] \u0.subword[4] $ibuf_key[100] }
    connect \Y $abc$15007$li138_li138
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58752
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][3] \u0.subword[3] $ibuf_key[99] }
    connect \Y $abc$15007$li137_li137
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58753
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][2] \u0.subword[2] $ibuf_key[98] }
    connect \Y $abc$15007$li136_li136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58754
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][1] \u0.subword[1] $ibuf_key[97] }
    connect \Y $abc$15007$li135_li135
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58755
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld \u0.w[0][0] \u0.subword[0] $ibuf_key[96] }
    connect \Y $abc$15007$li134_li134
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58756
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_kld \u0.r0.rcnt[2] \u0.r0.rcnt[0] \u0.r0.rcnt[1] }
    connect \Y $abc$58630$auto_32055
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58757
    parameter \INIT_VALUE 8323200
    connect \A { \u0.r0.rcnt[3] $ibuf_kld \u0.r0.rcnt[0] \u0.r0.rcnt[1] \u0.r0.rcnt[2] }
    connect \Y $abc$15007$li133_li133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58758
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \u0.r0.rcnt[2] $ibuf_kld \u0.r0.rcnt[0] \u0.r0.rcnt[1] }
    connect \Y $abc$15007$li132_li132
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58759
    parameter \INIT_VALUE 8'00010100
    connect \A { \u0.r0.rcnt[0] \u0.r0.rcnt[1] $ibuf_kld }
    connect \Y $abc$15007$li131_li131
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58760
    parameter \INIT_VALUE 4'0001
    connect \A { \u0.r0.rcnt[0] $ibuf_kld }
    connect \Y $abc$15007$li130_li130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58761
    parameter \INIT_VALUE 268435456
    connect \A { \dcnt[3] \dcnt[0] \dcnt[1] \dcnt[2] $ibuf_ld }
    connect \Y $abc$15007$li000_li000
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58762
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[2] \us21.d[6] \w1[30] \us01.d[6] \w1[14] \w1[26] }
    connect \Y $abc$58630$new_new_n1244__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58763
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us21.d[2] \us21.d[7] \w1[10] \w1[15] \w1[31] \us01.d[7] }
    connect \Y $abc$58630$new_new_n1245__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58764
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[21] \us11.d[5] }
    connect \Y $abc$15007$li103_li103
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58765
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[20] \us11.d[4] }
    connect \Y $abc$15007$li102_li102
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58766
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[4] \w1[28] }
    connect \Y $abc$15007$li110_li110
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58767
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li110_li110 $abc$15007$li102_li102 $abc$15007$li103_li103 $abc$58630$new_new_n1245__ $abc$58630$new_new_n1244__ }
    connect \Y $abc$58630$new_new_n1249__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58768
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[5] \w1[13] }
    connect \Y $abc$15007$li095_li095
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58769
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[18] \us11.d[2] }
    connect \Y $abc$15007$li100_li100
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58770
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us31.d[2] \us31.d[7] \us31.d[6] \w1[2] \w1[6] \w1[7] }
    connect \Y $abc$58630$new_new_n1252__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58771
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1252__ $abc$15007$li100_li100 $abc$15007$li095_li095 }
    connect \Y $abc$58630$new_new_n1253__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58772
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[31] \us01.d[7] }
    connect \Y $abc$15007$li113_li113
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58773
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[3] \us21.d[3] \us21.d[7] \w1[11] \w1[15] \w1[27] }
    connect \Y $abc$58630$new_new_n1255__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58774
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[5] \w1[5] }
    connect \Y $abc$15007$li087_li087
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58775
    parameter \INIT_VALUE 4'0110
    connect \A { \us11.d[7] \w1[23] }
    connect \Y $abc$15007$li105_li105
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58776
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[22] \us11.d[6] }
    connect \Y $abc$15007$li104_li104
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58777
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li104_li104 $abc$15007$li105_li105 $abc$15007$li087_li087 $abc$58630$new_new_n1255__ $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1259__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58778
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1259__ $abc$58630$new_new_n1253__ $abc$58630$new_new_n1249__ \text_in_r[93] \w1[29] }
    connect \Y $0\sa01[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58779
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[1] \us01.d[5] \w1[30] \us01.d[6] \w1[25] \w1[29] }
    connect \Y $abc$58630$new_new_n1261__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58780
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us31.d[1] \us31.d[6] \w1[1] \w1[6] }
    connect \Y $abc$58630$new_new_n1262__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58781
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w1[17] \us11.d[1] \w1[22] \us11.d[6] }
    connect \Y $abc$58630$new_new_n1263__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58782
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1263__ $abc$58630$new_new_n1262__ $abc$58630$new_new_n1261__ $abc$15007$li103_li103 }
    connect \Y $abc$58630$new_new_n1264__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58783
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[2] \w1[10] }
    connect \Y $abc$15007$li092_li092
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58784
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[7] \w1[15] }
    connect \Y $abc$15007$li097_li097
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58785
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[3] \w1[27] }
    connect \Y $abc$15007$li109_li109
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58786
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li105_li105 $abc$15007$li109_li109 $abc$15007$li097_li097 $abc$15007$li092_li092 $abc$58630$new_new_n1244__ }
    connect \Y $abc$58630$new_new_n1268__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58787
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us31.d[4] \w1[20] \us11.d[4] \us21.d[4] \w1[12] \w1[4] }
    connect \Y $abc$58630$new_new_n1269__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58788
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us21.d[1] \us21.d[5] \us21.d[6] \w1[9] \w1[13] \w1[14] }
    connect \Y $abc$58630$new_new_n1270__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58789
    parameter \INIT_VALUE 4'0110
    connect \A { \us11.d[3] \w1[19] }
    connect \Y $abc$15007$li101_li101
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58790
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li101_li101 $abc$58630$new_new_n1270__ $abc$58630$new_new_n1269__ $abc$15007$li087_li087 }
    connect \Y $abc$58630$new_new_n1272__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58791
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1272__ $abc$58630$new_new_n1268__ $abc$58630$new_new_n1264__ \text_in_r[92] \w1[28] }
    connect \Y $0\sa01[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58792
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[7] \w1[7] }
    connect \Y $abc$15007$li089_li089
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58793
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[3] \w1[11] }
    connect \Y $abc$15007$li093_li093
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58794
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[3] \w1[3] }
    connect \Y $abc$15007$li085_li085
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58795
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li085_li085 $abc$58630$new_new_n1261__ $abc$15007$li093_li093 $abc$15007$li089_li089 $abc$15007$li097_li097 }
    connect \Y $abc$58630$new_new_n1277__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58796
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[2] \us21.d[1] \us21.d[6] \w1[9] \w1[14] \w1[26] }
    connect \Y $abc$58630$new_new_n1278__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58797
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w1[21] \us11.d[5] \w1[16] \us11.d[0] }
    connect \Y $abc$58630$new_new_n1279__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58798
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us21.d[0] \us21.d[5] \w1[8] \w1[13] }
    connect \Y $abc$58630$new_new_n1280__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58799
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[0] \us31.d[0] \us31.d[5] \w1[0] \w1[5] \w1[24] }
    connect \Y $abc$58630$new_new_n1281__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58800
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1281__ $abc$58630$new_new_n1280__ $abc$58630$new_new_n1279__ $abc$58630$new_new_n1278__ $abc$15007$li101_li101 $abc$15007$li100_li100 }
    connect \Y $abc$58630$new_new_n1282__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58801
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1282__ $abc$58630$new_new_n1277__ \text_in_r[91] \w1[27] }
    connect \Y $0\sa01[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58802
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[0] \w1[8] }
    connect \Y $abc$15007$li090_li090
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58803
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[0] \w1[24] }
    connect \Y $abc$15007$li106_li106
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58804
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li106_li106 $abc$15007$li090_li090 $abc$15007$li105_li105 $abc$58630$new_new_n1252__ $abc$15007$li100_li100 }
    connect \Y $abc$58630$new_new_n1286__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58805
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[30] \us01.d[6] }
    connect \Y $abc$15007$li112_li112
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58806
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[6] \w1[14] }
    connect \Y $abc$15007$li096_li096
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58807
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[1] \w1[25] }
    connect \Y $abc$15007$li107_li107
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58808
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1263__ $abc$15007$li107_li107 $abc$15007$li092_li092 $abc$15007$li096_li096 $abc$15007$li112_li112 }
    connect \Y $abc$58630$new_new_n1290__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58809
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1290__ $abc$58630$new_new_n1286__ \text_in_r[90] \w1[26] }
    connect \Y $0\sa01[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58810
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[1] \w1[9] }
    connect \Y $abc$15007$li091_li091
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58811
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us11.d[7] \w1[21] \us11.d[5] \w1[23] \w1[16] \us11.d[0] }
    connect \Y $abc$58630$new_new_n1293__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58812
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us21.d[7] \w1[15] \us31.d[5] \w1[5] }
    connect \Y $abc$58630$new_new_n1294__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58813
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us01.d[5] \us01.d[0] \w1[24] \w1[29] }
    connect \Y $abc$58630$new_new_n1295__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58814
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1295__ $abc$58630$new_new_n1294__ $abc$58630$new_new_n1293__ $abc$15007$li091_li091 $abc$58630$new_new_n1263__ $abc$15007$li095_li095 }
    connect \Y $abc$58630$new_new_n1296__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58815
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1296__ $abc$58630$new_new_n1262__ \text_in_r[89] \w1[25] }
    connect \Y $0\sa01[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58816
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[0] \w1[0] }
    connect \Y $abc$15007$li082_li082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58817
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[5] \us21.d[6] \w1[30] \us01.d[6] \w1[14] \w1[29] }
    connect \Y $abc$58630$new_new_n1299__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58818
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1299__ $abc$58630$new_new_n1293__ $abc$15007$li082_li082 $abc$58630$new_new_n1280__ $abc$15007$li087_li087 $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1300__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58819
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[88] \w1[24] $abc$58630$new_new_n1300__ }
    connect \Y $0\sa01[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58820
    parameter \INIT_VALUE 4'0110
    connect \A { \us10.d[5] \w0[21] }
    connect \Y $abc$15007$li023_li023
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58821
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us20.d[4] \us30.d[4] \w0[12] \w0[4] }
    connect \Y $abc$58630$new_new_n1303__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58822
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[7] \w0[15] }
    connect \Y $abc$15007$li017_li017
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58823
    parameter \INIT_VALUE 4'0110
    connect \A { \us10.d[7] \w0[23] }
    connect \Y $abc$15007$li025_li025
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58824
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[20] \us10.d[4] }
    connect \Y $abc$15007$li022_li022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58825
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[28] \us00.d[4] }
    connect \Y $abc$15007$li030_li030
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58826
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li030_li030 $abc$15007$li022_li022 $abc$15007$li025_li025 $abc$15007$li017_li017 $abc$58630$new_new_n1303__ }
    connect \Y $abc$58630$new_new_n1308__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58827
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us00.d[6] \us30.d[6] \w0[30] \w0[6] }
    connect \Y $abc$58630$new_new_n1309__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58828
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w0[31] \us00.d[7] \us30.d[5] \w0[5] }
    connect \Y $abc$58630$new_new_n1310__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58829
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$58630$new_new_n1310__ $abc$58630$new_new_n1309__ }
    connect \Y $abc$58630$new_new_n1311__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58830
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1311__ $abc$58630$new_new_n1308__ $abc$15007$li023_li023 \text_in_r[103] \w0[7] }
    connect \Y $0\sa30[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58831
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w0[27] \us00.d[3] \us30.d[3] \w0[31] \us00.d[7] \w0[3] }
    connect \Y $abc$58630$new_new_n1313__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58832
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us30.d[4] \w0[20] \us10.d[4] \us30.d[7] \w0[4] \w0[7] }
    connect \Y $abc$58630$new_new_n1314__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58833
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[7] \us10.d[3] \us20.d[3] \w0[19] \w0[23] \w0[11] }
    connect \Y $abc$58630$new_new_n1315__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58834
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1315__ $abc$58630$new_new_n1314__ $abc$58630$new_new_n1313__ $abc$15007$li017_li017 }
    connect \Y $abc$58630$new_new_n1316__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58835
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us00.d[6] \w0[30] \us20.d[6] \us30.d[5] \w0[14] \w0[5] }
    connect \Y $abc$58630$new_new_n1317__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58836
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us00.d[5] \w0[29] \w0[22] \us10.d[6] }
    connect \Y $abc$58630$new_new_n1318__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58837
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1318__ $abc$58630$new_new_n1317__ $abc$58630$new_new_n1316__ \text_in_r[102] \w0[6] }
    connect \Y $0\sa30[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58838
    parameter \INIT_VALUE 4'0110
    connect \A { \us00.d[5] \w0[29] }
    connect \Y $abc$15007$li031_li031
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58839
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[5] \w0[5] }
    connect \Y $abc$15007$li127_li127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58840
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[22] \us10.d[6] }
    connect \Y $abc$15007$li024_li024
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58841
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[3] \w0[3] }
    connect \Y $abc$15007$li125_li125
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58842
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[7] \us30.d[2] \w0[23] \w0[18] \us10.d[2] \w0[2] }
    connect \Y $abc$58630$new_new_n1324__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58843
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[7] \us20.d[7] \us10.d[3] \w0[19] \w0[23] \w0[15] }
    connect \Y $abc$58630$new_new_n1325__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58844
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w0[26] \us00.d[2] \us20.d[2] \w0[31] \us00.d[7] \w0[10] }
    connect \Y $abc$58630$new_new_n1326__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58845
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1326__ $abc$58630$new_new_n1325__ $abc$58630$new_new_n1324__ $abc$58630$new_new_n1318__ $abc$15007$li125_li125 $abc$58630$new_new_n1309__ }
    connect \Y $abc$58630$new_new_n1327__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58846
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[4] \w0[4] }
    connect \Y $abc$15007$li126_li126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58847
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[5] \w0[21] \us20.d[5] \us20.d[6] \w0[13] \w0[14] }
    connect \Y $abc$58630$new_new_n1329__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58848
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1329__ $abc$15007$li030_li030 $abc$15007$li126_li126 }
    connect \Y $abc$58630$new_new_n1330__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58849
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1330__ $abc$58630$new_new_n1327__ \text_in_r[101] \w0[5] }
    connect \Y $0\sa30[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58850
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us00.d[5] \us00.d[6] \w0[29] \w0[30] \w0[25] \us00.d[1] }
    connect \Y $abc$58630$new_new_n1332__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58851
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[5] \w0[21] \w0[27] \us00.d[3] \w0[31] \us00.d[7] }
    connect \Y $abc$58630$new_new_n1333__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58852
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us20.d[4] \us20.d[5] \us20.d[6] \w0[12] \w0[13] \w0[14] }
    connect \Y $abc$58630$new_new_n1334__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58853
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1334__ $abc$58630$new_new_n1333__ $abc$58630$new_new_n1332__ $abc$15007$li022_li022 }
    connect \Y $abc$58630$new_new_n1335__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58854
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us10.d[1] \us20.d[1] \w0[17] \w0[9] }
    connect \Y $abc$58630$new_new_n1336__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58855
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1336__ $abc$15007$li024_li024 $abc$15007$li127_li127 $abc$15007$li030_li030 }
    connect \Y $abc$58630$new_new_n1337__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58856
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[1] \w0[1] }
    connect \Y $abc$15007$li123_li123
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58857
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li123_li123 $abc$58630$new_new_n1324__ $abc$15007$li024_li024 $abc$15007$li125_li125 }
    connect \Y $abc$58630$new_new_n1339__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58858
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1339__ $abc$58630$new_new_n1337__ $abc$58630$new_new_n1335__ \text_in_r[100] \w0[4] }
    connect \Y $0\sa30[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58859
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[3] \w0[11] }
    connect \Y $abc$15007$li013_li013
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58860
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[1] \w0[17] \w0[27] \us00.d[3] \w0[31] \us00.d[7] }
    connect \Y $abc$58630$new_new_n1342__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58861
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[24] \us00.d[0] }
    connect \Y $abc$15007$li026_li026
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58862
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us30.d[0] \us30.d[7] \us30.d[5] \w0[0] \w0[5] \w0[7] }
    connect \Y $abc$58630$new_new_n1344__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58863
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us10.d[7] \us10.d[0] \us10.d[5] \w0[16] \w0[21] \w0[23] }
    connect \Y $abc$58630$new_new_n1345__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58864
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us30.d[1] \us30.d[6] \w0[1] \w0[6] }
    connect \Y $abc$58630$new_new_n1346__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58865
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1346__ $abc$58630$new_new_n1345__ $abc$58630$new_new_n1344__ $abc$15007$li026_li026 $abc$58630$new_new_n1342__ $abc$58630$new_new_n1318__ }
    connect \Y $abc$58630$new_new_n1347__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58866
    parameter \INIT_VALUE 4'0110
    connect \A { \us10.d[3] \w0[19] }
    connect \Y $abc$15007$li021_li021
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58867
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[2] \w0[2] }
    connect \Y $abc$15007$li124_li124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58868
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[26] \us00.d[2] }
    connect \Y $abc$15007$li028_li028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58869
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us20.d[7] \us30.d[7] \us20.d[5] \w0[13] \w0[15] \w0[7] }
    connect \Y $abc$58630$new_new_n1351__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58870
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us20.d[0] \w0[31] \us00.d[7] \w0[8] }
    connect \Y $abc$58630$new_new_n1352__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58871
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1352__ $abc$58630$new_new_n1351__ $abc$15007$li028_li028 $abc$15007$li124_li124 $abc$15007$li021_li021 }
    connect \Y $abc$58630$new_new_n1353__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58872
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1353__ $abc$58630$new_new_n1347__ $abc$15007$li013_li013 \text_in_r[99] \w0[3] }
    connect \Y $0\sa30[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58873
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[18] \us10.d[2] }
    connect \Y $abc$15007$li020_li020
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58874
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[25] \us00.d[1] }
    connect \Y $abc$15007$li027_li027
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58875
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1346__ $abc$15007$li027_li027 $abc$15007$li020_li020 }
    connect \Y $abc$58630$new_new_n1357__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58876
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us00.d[6] \w0[30] \us20.d[6] \w0[14] }
    connect \Y $abc$58630$new_new_n1358__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58877
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[0] \w0[0] }
    connect \Y $abc$15007$li122_li122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58878
    parameter \INIT_VALUE 4'0110
    connect \A { \us10.d[0] \w0[16] }
    connect \Y $abc$15007$li018_li018
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58879
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li018_li018 $abc$15007$li122_li122 $abc$58630$new_new_n1326__ $abc$15007$li024_li024 $abc$58630$new_new_n1358__ $abc$15007$li017_li017 }
    connect \Y $abc$58630$new_new_n1361__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58880
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1361__ $abc$58630$new_new_n1357__ \text_in_r[98] \w0[2] }
    connect \Y $0\sa30[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58881
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li122_li122 $abc$15007$li026_li026 $abc$58630$new_new_n1336__ $abc$58630$new_new_n1332__ $abc$58630$new_new_n1329__ $abc$58630$new_new_n1310__ }
    connect \Y $abc$58630$new_new_n1363__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58882
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1363__ $abc$15007$li025_li025 \text_in_r[97] \w0[1] }
    connect \Y $0\sa30[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58883
    parameter \INIT_VALUE 4'0110
    connect \A { \us10.d[1] \w0[17] }
    connect \Y $abc$15007$li019_li019
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58884
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[1] \w0[9] }
    connect \Y $abc$15007$li011_li011
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58885
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[6] \w0[6] }
    connect \Y $abc$15007$li128_li128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58886
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[0] \w0[8] }
    connect \Y $abc$15007$li010_li010
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58887
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li010_li010 $abc$15007$li026_li026 $abc$15007$li024_li024 $abc$15007$li128_li128 $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1369__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58888
    parameter \INIT_VALUE 4'0110
    connect \A { \us30.d[7] \w0[7] }
    connect \Y $abc$15007$li129_li129
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58889
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us00.d[5] \w0[29] \us20.d[5] \w0[13] }
    connect \Y $abc$58630$new_new_n1371__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58890
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1371__ $abc$15007$li018_li018 $abc$15007$li129_li129 $abc$58630$new_new_n1310__ }
    connect \Y $abc$58630$new_new_n1372__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58891
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1372__ $abc$58630$new_new_n1369__ \text_in_r[96] \w0[0] }
    connect \Y $0\sa30[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58892
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[4] \w0[12] }
    connect \Y $abc$15007$li014_li014
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58893
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[6] \w0[14] }
    connect \Y $abc$15007$li016_li016
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58894
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li016_li016 $abc$58630$new_new_n1314__ $abc$15007$li030_li030 $abc$15007$li014_li014 }
    connect \Y $abc$58630$new_new_n1376__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58895
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[31] \us00.d[7] }
    connect \Y $abc$15007$li033_li033
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58896
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[5] \w0[13] }
    connect \Y $abc$15007$li015_li015
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58897
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li015_li015 $abc$15007$li031_li031 $abc$15007$li033_li033 $abc$15007$li128_li128 $abc$15007$li025_li025 }
    connect \Y $abc$58630$new_new_n1379__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58898
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1379__ $abc$58630$new_new_n1376__ \text_in_r[111] \w0[15] }
    connect \Y $0\sa20[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58899
    parameter \INIT_VALUE 4'0110
    connect \A { \w0[27] \us00.d[3] }
    connect \Y $abc$15007$li029_li029
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58900
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us30.d[7] \w0[22] \us10.d[6] \w0[7] }
    connect \Y $abc$58630$new_new_n1382__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58901
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1382__ $abc$58630$new_new_n1315__ $abc$15007$li125_li125 $abc$15007$li014_li014 }
    connect \Y $abc$58630$new_new_n1383__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58902
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li015_li015 $abc$15007$li029_li029 $abc$58630$new_new_n1310__ $abc$58630$new_new_n1309__ $abc$15007$li030_li030 $abc$15007$li017_li017 }
    connect \Y $abc$58630$new_new_n1384__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58903
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1384__ $abc$58630$new_new_n1383__ \text_in_r[110] \w0[14] }
    connect \Y $0\sa20[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58904
    parameter \INIT_VALUE 4'0110
    connect \A { \us00.d[6] \w0[30] }
    connect \Y $abc$15007$li032_li032
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58905
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us20.d[3] \us30.d[7] \w0[11] \w0[22] \us10.d[6] \w0[7] }
    connect \Y $abc$58630$new_new_n1387__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58906
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1387__ $abc$58630$new_new_n1333__ $abc$58630$new_new_n1326__ $abc$58630$new_new_n1324__ $abc$58630$new_new_n1317__ $abc$15007$li128_li128 }
    connect \Y $abc$58630$new_new_n1388__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58907
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1388__ $abc$15007$li031_li031 $abc$58630$new_new_n1303__ \text_in_r[109] \w0[13] }
    connect \Y $0\sa20[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58908
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1326__ $abc$15007$li013_li013 $abc$58630$new_new_n1314__ $abc$15007$li125_li125 }
    connect \Y $abc$58630$new_new_n1390__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58909
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1371__ $abc$58630$new_new_n1346__ $abc$15007$li027_li027 $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1391__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58910
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1391__ $abc$58630$new_new_n1390__ $abc$58630$new_new_n1337__ \text_in_r[108] \w0[12] }
    connect \Y $0\sa20[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58911
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us20.d[0] \us20.d[1] \us20.d[6] \w0[8] \w0[9] \w0[14] }
    connect \Y $abc$58630$new_new_n1393__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58912
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1393__ $abc$58630$new_new_n1351__ $abc$15007$li018_li018 $abc$58630$new_new_n1332__ $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1394__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58913
    parameter \INIT_VALUE 4'0110
    connect \A { \us20.d[2] \w0[10] }
    connect \Y $abc$15007$li012_li012
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58914
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1344__ $abc$15007$li026_li026 $abc$15007$li012_li012 $abc$58630$new_new_n1325__ $abc$15007$li124_li124 $abc$58630$new_new_n1313__ }
    connect \Y $abc$58630$new_new_n1396__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58915
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1396__ $abc$58630$new_new_n1394__ \text_in_r[107] \w0[11] }
    connect \Y $0\sa20[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58916
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1393__ $abc$58630$new_new_n1382__ $abc$15007$li026_li026 $abc$15007$li028_li028 $abc$58630$new_new_n1309__ }
    connect \Y $abc$58630$new_new_n1398__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58917
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1398__ $abc$15007$li123_li123 $abc$58630$new_new_n1324__ \text_in_r[106] \w0[10] }
    connect \Y $0\sa20[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58918
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1352__ $abc$58630$new_new_n1344__ $abc$15007$li019_li019 $abc$15007$li024_li024 }
    connect \Y $abc$58630$new_new_n1400__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58919
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1400__ $abc$58630$new_new_n1391__ \text_in_r[105] \w0[9] }
    connect \Y $0\sa20[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58920
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us00.d[5] \us20.d[7] \w0[29] \us20.d[5] \w0[13] \w0[15] }
    connect \Y $abc$58630$new_new_n1402__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58921
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1402__ $abc$15007$li018_li018 $abc$58630$new_new_n1344__ $abc$15007$li026_li026 $abc$58630$new_new_n1358__ $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1403__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58922
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[104] \w0[8] $abc$58630$new_new_n1403__ }
    connect \Y $0\sa20[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58923
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li024_li024 $abc$58630$new_new_n1310__ $abc$15007$li017_li017 $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1405__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58924
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1405__ $abc$58630$new_new_n1376__ \text_in_r[119] \w0[23] }
    connect \Y $0\sa10[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58925
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1329__ $abc$58630$new_new_n1316__ $abc$58630$new_new_n1309__ \text_in_r[118] \w0[22] }
    connect \Y $0\sa10[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58926
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1334__ $abc$15007$li127_li127 $abc$15007$li022_li022 }
    connect \Y $abc$58630$new_new_n1408__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58927
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1408__ $abc$58630$new_new_n1327__ \text_in_r[117] \w0[21] }
    connect \Y $0\sa10[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58928
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1351__ $abc$58630$new_new_n1332__ $abc$15007$li127_li127 $abc$15007$li023_li023 }
    connect \Y $abc$58630$new_new_n1410__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58929
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li123_li123 $abc$58630$new_new_n1336__ $abc$58630$new_new_n1324__ $abc$15007$li016_li016 $abc$58630$new_new_n1315__ $abc$15007$li030_li030 }
    connect \Y $abc$58630$new_new_n1411__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58930
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1411__ $abc$58630$new_new_n1410__ $abc$58630$new_new_n1303__ \text_in_r[116] \w0[20] }
    connect \Y $0\sa10[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58931
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us20.d[3] \us30.d[3] \w0[11] \w0[18] \us10.d[2] \w0[3] }
    connect \Y $abc$58630$new_new_n1413__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58932
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1413__ $abc$15007$li010_li010 $abc$15007$li015_li015 $abc$15007$li012_li012 $abc$15007$li025_li025 }
    connect \Y $abc$58630$new_new_n1414__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58933
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1414__ $abc$58630$new_new_n1347__ \text_in_r[115] \w0[19] }
    connect \Y $0\sa10[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58934
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1336__ $abc$15007$li124_li124 $abc$15007$li128_li128 }
    connect \Y $abc$58630$new_new_n1416__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58935
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1416__ $abc$58630$new_new_n1361__ \text_in_r[114] \w0[18] }
    connect \Y $0\sa10[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58936
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1393__ $abc$15007$li018_li018 $abc$15007$li123_li123 }
    connect \Y $abc$58630$new_new_n1418__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58937
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1418__ $abc$58630$new_new_n1410__ \text_in_r[113] \w0[17] }
    connect \Y $0\sa10[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58938
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1402__ $abc$15007$li122_li122 $abc$15007$li127_li127 }
    connect \Y $abc$58630$new_new_n1420__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58939
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1420__ $abc$58630$new_new_n1369__ $abc$15007$li025_li025 \text_in_r[112] \w0[16] }
    connect \Y $0\sa10[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58940
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$58630$new_new_n1382__ $abc$58630$new_new_n1371__ }
    connect \Y $abc$58630$new_new_n1422__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58941
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1422__ $abc$15007$li032_li032 $abc$58630$new_new_n1308__ \text_in_r[127] \w0[31] }
    connect \Y $0\sa00[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58942
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1333__ $abc$15007$li031_li031 $abc$15007$li016_li016 $abc$15007$li128_li128 $abc$15007$li030_li030 $abc$15007$li017_li017 }
    connect \Y $abc$58630$new_new_n1424__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58943
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1424__ $abc$58630$new_new_n1383__ \text_in_r[126] \w0[30] }
    connect \Y $0\sa00[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58944
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w0[28] \us00.d[4] \w0[20] \us10.d[4] \us20.d[5] \w0[13] }
    connect \Y $abc$58630$new_new_n1426__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58945
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1426__ $abc$58630$new_new_n1388__ \text_in_r[125] \w0[29] }
    connect \Y $0\sa00[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58946
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us30.d[4] \us30.d[5] \w0[22] \us10.d[6] \w0[4] \w0[5] }
    connect \Y $abc$58630$new_new_n1428__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58947
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1428__ $abc$58630$new_new_n1346__ $abc$58630$new_new_n1336__ $abc$58630$new_new_n1326__ $abc$58630$new_new_n1325__ $abc$58630$new_new_n1358__ }
    connect \Y $abc$58630$new_new_n1429__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58948
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1429__ $abc$58630$new_new_n1335__ \text_in_r[124] \w0[28] }
    connect \Y $0\sa00[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58949
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1413__ $abc$15007$li122_li122 $abc$15007$li026_li026 $abc$15007$li028_li028 $abc$15007$li021_li021 $abc$15007$li127_li127 }
    connect \Y $abc$58630$new_new_n1431__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58950
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1431__ $abc$58630$new_new_n1394__ \text_in_r[123] \w0[27] }
    connect \Y $0\sa00[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58951
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li010_li010 $abc$15007$li027_li027 $abc$58630$new_new_n1324__ $abc$15007$li129_li129 $abc$15007$li128_li128 }
    connect \Y $abc$58630$new_new_n1433__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58952
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li026_li026 $abc$15007$li019_li019 $abc$15007$li012_li012 $abc$15007$li024_li024 $abc$58630$new_new_n1358__ }
    connect \Y $abc$58630$new_new_n1434__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58953
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1434__ $abc$58630$new_new_n1433__ \text_in_r[122] \w0[26] }
    connect \Y $0\sa00[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58954
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1402__ $abc$58630$new_new_n1346__ $abc$58630$new_new_n1345__ $abc$58630$new_new_n1336__ $abc$15007$li024_li024 $abc$15007$li127_li127 }
    connect \Y $abc$58630$new_new_n1436__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58955
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1436__ $abc$15007$li026_li026 \text_in_r[121] \w0[25] }
    connect \Y $0\sa00[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58956
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1371__ $abc$58630$new_new_n1352__ $abc$58630$new_new_n1345__ $abc$15007$li122_li122 $abc$58630$new_new_n1317__ }
    connect \Y $abc$58630$new_new_n1438__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58957
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[120] \w0[24] $abc$58630$new_new_n1438__ }
    connect \Y $0\sa00[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58958
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[7] \w3[15] }
    connect \Y $abc$15007$li121_li121
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58959
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[31] \us03.d[7] }
    connect \Y $abc$15007$li049_li049
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58960
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us13.d[5] \w3[21] \us33.d[4] \w3[4] }
    connect \Y $abc$58630$new_new_n1442__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58961
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w3[30] \us03.d[6] \us33.d[5] \w3[5] }
    connect \Y $abc$58630$new_new_n1443__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58962
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[6] \w3[6] }
    connect \Y $abc$15007$li008_li008
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58963
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[7] \w3[23] }
    connect \Y $abc$15007$li041_li041
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58964
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w3[28] \us03.d[4] \us23.d[4] \w3[20] \us13.d[4] \w3[12] }
    connect \Y $abc$58630$new_new_n1446__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58965
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1446__ $abc$15007$li041_li041 $abc$15007$li008_li008 $abc$58630$new_new_n1443__ $abc$58630$new_new_n1442__ $abc$15007$li049_li049 }
    connect \Y $abc$58630$new_new_n1447__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58966
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1447__ $abc$15007$li121_li121 \text_in_r[7] \w3[7] }
    connect \Y $0\sa33[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58967
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[6] \w3[14] }
    connect \Y $abc$15007$li120_li120
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58968
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[29] \us03.d[5] }
    connect \Y $abc$15007$li047_li047
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58969
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w3[27] \us03.d[3] \w3[31] \us03.d[7] }
    connect \Y $abc$58630$new_new_n1451__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58970
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us33.d[3] \us33.d[7] \w3[3] \w3[7] }
    connect \Y $abc$58630$new_new_n1452__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58971
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1452__ $abc$58630$new_new_n1451__ $abc$15007$li047_li047 $abc$15007$li120_li120 }
    connect \Y $abc$58630$new_new_n1453__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58972
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[20] \us13.d[4] }
    connect \Y $abc$15007$li038_li038
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58973
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[4] \w3[4] }
    connect \Y $abc$15007$li006_li006
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58974
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us13.d[3] \us13.d[7] \w3[19] \w3[23] }
    connect \Y $abc$58630$new_new_n1456__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58975
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[3] \us23.d[7] \w3[11] \w3[15] }
    connect \Y $abc$58630$new_new_n1457__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58976
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[22] \us13.d[6] }
    connect \Y $abc$15007$li040_li040
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58977
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li040_li040 $abc$58630$new_new_n1457__ $abc$58630$new_new_n1456__ $abc$58630$new_new_n1443__ $abc$15007$li006_li006 $abc$15007$li038_li038 }
    connect \Y $abc$58630$new_new_n1459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58978
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1459__ $abc$58630$new_new_n1453__ \text_in_r[6] \w3[6] }
    connect \Y $0\sa33[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58979
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w3[26] \us03.d[2] \w3[30] \us03.d[6] \w3[31] \us03.d[7] }
    connect \Y $abc$58630$new_new_n1461__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58980
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[2] \us23.d[7] \w3[10] \w3[15] }
    connect \Y $abc$58630$new_new_n1462__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58981
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[2] \w3[2] }
    connect \Y $abc$15007$li004_li004
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58982
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li004_li004 $abc$58630$new_new_n1462__ $abc$58630$new_new_n1461__ $abc$15007$li008_li008 }
    connect \Y $abc$58630$new_new_n1464__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58983
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[3] \w3[3] }
    connect \Y $abc$15007$li005_li005
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58984
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[3] \w3[19] }
    connect \Y $abc$15007$li037_li037
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58985
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[2] \w3[18] }
    connect \Y $abc$15007$li036_li036
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_58986
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li036_li036 $abc$15007$li040_li040 $abc$15007$li037_li037 $abc$15007$li005_li005 $abc$15007$li047_li047 }
    connect \Y $abc$58630$new_new_n1468__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58987
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[28] \us03.d[4] }
    connect \Y $abc$15007$li046_li046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58988
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[6] \us23.d[5] \w3[13] \w3[14] }
    connect \Y $abc$58630$new_new_n1470__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_58989
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1470__ $abc$58630$new_new_n1442__ $abc$15007$li046_li046 }
    connect \Y $abc$58630$new_new_n1471__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58990
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1471__ $abc$58630$new_new_n1468__ $abc$58630$new_new_n1464__ \text_in_r[5] \w3[5] }
    connect \Y $0\sa33[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58991
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[5] \w3[21] }
    connect \Y $abc$15007$li039_li039
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58992
    parameter \INIT_VALUE 4'0110
    connect \A { \text_in_r[4] \w3[4] }
    connect \Y $abc$58630$new_new_n1474__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58993
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[4] \w3[12] }
    connect \Y $abc$15007$li118_li118
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58994
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[7] \w3[7] }
    connect \Y $abc$15007$li009_li009
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58995
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[2] \us13.d[7] \w3[18] \us33.d[2] \w3[23] \w3[2] }
    connect \Y $abc$58630$new_new_n1477__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_58996
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[5] \w3[13] \us33.d[5] \w3[5] }
    connect \Y $abc$58630$new_new_n1478__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58997
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[1] \w3[17] }
    connect \Y $abc$15007$li035_li035
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_58998
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[1] \w3[1] }
    connect \Y $abc$15007$li003_li003
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_58999
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li003_li003 $abc$15007$li035_li035 $abc$58630$new_new_n1478__ $abc$58630$new_new_n1477__ $abc$15007$li009_li009 $abc$15007$li118_li118 }
    connect \Y $abc$58630$new_new_n1481__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59000
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w3[28] \us03.d[4] \w3[20] \us13.d[4] }
    connect \Y $abc$58630$new_new_n1482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59001
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w3[30] \us03.d[6] \w3[29] \us03.d[5] }
    connect \Y $abc$58630$new_new_n1483__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59002
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w3[25] \us03.d[1] \us23.d[1] \us23.d[6] \w3[9] \w3[14] }
    connect \Y $abc$58630$new_new_n1484__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59003
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1484__ $abc$58630$new_new_n1483__ $abc$58630$new_new_n1452__ $abc$58630$new_new_n1482__ }
    connect \Y $abc$58630$new_new_n1485__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59004
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { \ld_r $abc$58630$new_new_n1485__ $abc$58630$new_new_n1481__ $abc$58630$new_new_n1451__ $abc$15007$li039_li039 $abc$58630$new_new_n1474__ }
    connect \Y $0\sa33[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59005
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[5] \w3[5] }
    connect \Y $abc$15007$li007_li007
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59006
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[27] \us03.d[3] }
    connect \Y $abc$15007$li045_li045
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59007
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us33.d[0] \w3[24] \us03.d[0] \w3[0] }
    connect \Y $abc$58630$new_new_n1489__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59008
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us23.d[0] \us23.d[5] \w3[8] \w3[13] \w3[29] \us03.d[5] }
    connect \Y $abc$58630$new_new_n1490__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59009
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us13.d[1] \w3[17] \w3[22] \us13.d[6] }
    connect \Y $abc$58630$new_new_n1491__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59010
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1491__ $abc$58630$new_new_n1490__ $abc$58630$new_new_n1489__ $abc$15007$li003_li003 $abc$15007$li045_li045 $abc$15007$li008_li008 }
    connect \Y $abc$58630$new_new_n1492__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59011
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[26] \us03.d[2] }
    connect \Y $abc$15007$li044_li044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59012
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[0] \us13.d[5] \us13.d[7] \w3[16] \w3[21] \w3[23] }
    connect \Y $abc$58630$new_new_n1494__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59013
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1494__ $abc$15007$li004_li004 $abc$15007$li044_li044 $abc$58630$new_new_n1457__ $abc$15007$li037_li037 }
    connect \Y $abc$58630$new_new_n1495__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59014
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1495__ $abc$58630$new_new_n1492__ $abc$15007$li007_li007 \text_in_r[3] \w3[3] }
    connect \Y $0\sa33[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59015
    parameter \INIT_VALUE 4'0110
    connect \A { \us13.d[0] \w3[16] }
    connect \Y $abc$15007$li034_li034
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59016
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[25] \us03.d[1] }
    connect \Y $abc$15007$li043_li043
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59017
    parameter \INIT_VALUE 4'0110
    connect \A { \us33.d[0] \w3[0] }
    connect \Y $abc$15007$li002_li002
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59018
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[6] \us23.d[2] \w3[10] \w3[14] }
    connect \Y $abc$58630$new_new_n1500__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59019
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us33.d[6] \us33.d[1] \w3[22] \us13.d[6] \w3[1] \w3[6] }
    connect \Y $abc$58630$new_new_n1501__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59020
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1501__ $abc$58630$new_new_n1500__ $abc$15007$li034_li034 $abc$15007$li002_li002 $abc$15007$li043_li043 $abc$58630$new_new_n1461__ }
    connect \Y $abc$58630$new_new_n1502__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59021
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1502__ $abc$15007$li036_li036 $abc$15007$li121_li121 \text_in_r[2] \w3[2] }
    connect \Y $0\sa33[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59022
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[5] \w3[13] }
    connect \Y $abc$15007$li119_li119
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59023
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w3[31] \us03.d[7] \us33.d[5] \w3[5] }
    connect \Y $abc$58630$new_new_n1505__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59024
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1505__ $abc$58630$new_new_n1489__ $abc$15007$li035_li035 $abc$15007$li119_li119 $abc$15007$li041_li041 $abc$15007$li039_li039 }
    connect \Y $abc$58630$new_new_n1506__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59025
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1506__ $abc$58630$new_new_n1484__ $abc$58630$new_new_n1483__ \text_in_r[1] \w3[1] }
    connect \Y $0\sa33[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59026
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[5] \w3[21] \us33.d[6] \w3[22] \us13.d[6] \w3[6] }
    connect \Y $abc$58630$new_new_n1508__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59027
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us33.d[7] \w3[24] \us03.d[0] \w3[7] }
    connect \Y $abc$58630$new_new_n1509__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59028
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1509__ $abc$58630$new_new_n1508__ $abc$58630$new_new_n1505__ $abc$15007$li034_li034 $abc$58630$new_new_n1490__ }
    connect \Y $abc$58630$new_new_n1510__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59029
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[0] \w3[0] $abc$58630$new_new_n1510__ }
    connect \Y $0\sa33[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59030
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[7] \w3[23] \us33.d[4] \us33.d[7] \w3[4] \w3[7] }
    connect \Y $abc$58630$new_new_n1512__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59031
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1470__ $abc$15007$li047_li047 $abc$15007$li008_li008 $abc$15007$li118_li118 $abc$58630$new_new_n1482__ $abc$15007$li049_li049 }
    connect \Y $abc$58630$new_new_n1513__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59032
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1513__ $abc$58630$new_new_n1512__ \text_in_r[15] \w3[15] }
    connect \Y $0\sa23[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59033
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1457__ $abc$58630$new_new_n1456__ $abc$15007$li118_li118 $abc$15007$li046_li046 }
    connect \Y $abc$58630$new_new_n1515__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59034
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w3[27] \us03.d[3] \us33.d[6] \w3[31] \us03.d[7] \w3[6] }
    connect \Y $abc$58630$new_new_n1516__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59035
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[5] \w3[22] \us13.d[6] \w3[13] }
    connect \Y $abc$58630$new_new_n1517__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59036
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1517__ $abc$58630$new_new_n1516__ $abc$58630$new_new_n1452__ $abc$58630$new_new_n1443__ }
    connect \Y $abc$58630$new_new_n1518__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59037
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1518__ $abc$58630$new_new_n1515__ \text_in_r[14] \w3[14] }
    connect \Y $0\sa23[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59038
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[3] \w3[11] }
    connect \Y $abc$15007$li117_li117
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59039
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[5] \w3[21] \us33.d[7] \us33.d[5] \w3[5] \w3[7] }
    connect \Y $abc$58630$new_new_n1521__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59040
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1521__ $abc$58630$new_new_n1516__ $abc$58630$new_new_n1500__ $abc$58630$new_new_n1477__ $abc$58630$new_new_n1461__ $abc$15007$li117_li117 }
    connect \Y $abc$58630$new_new_n1522__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59041
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li040_li040 $abc$15007$li047_li047 $abc$15007$li006_li006 $abc$15007$li118_li118 }
    connect \Y $abc$58630$new_new_n1523__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59042
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1523__ $abc$58630$new_new_n1522__ \text_in_r[13] \w3[13] }
    connect \Y $0\sa23[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59043
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1500__ $abc$58630$new_new_n1461__ $abc$15007$li117_li117 }
    connect \Y $abc$58630$new_new_n1525__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59044
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1491__ $abc$15007$li003_li003 $abc$58630$new_new_n1478__ $abc$15007$li008_li008 $abc$58630$new_new_n1442__ }
    connect \Y $abc$58630$new_new_n1526__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59045
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1526__ $abc$58630$new_new_n1525__ $abc$58630$new_new_n1485__ \text_in_r[12] \w3[12] }
    connect \Y $0\sa23[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59046
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1521__ $abc$15007$li034_li034 $abc$58630$new_new_n1484__ $abc$58630$new_new_n1483__ $abc$15007$li119_li119 $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1528__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59047
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li004_li004 $abc$58630$new_new_n1462__ $abc$15007$li009_li009 $abc$58630$new_new_n1451__ }
    connect \Y $abc$58630$new_new_n1529__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59048
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[0] \w3[8] }
    connect \Y $abc$15007$li114_li114
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59049
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li114_li114 $abc$58630$new_new_n1489__ $abc$58630$new_new_n1456__ $abc$15007$li005_li005 }
    connect \Y $abc$58630$new_new_n1531__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59050
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1531__ $abc$58630$new_new_n1529__ $abc$58630$new_new_n1528__ \text_in_r[11] \w3[11] }
    connect \Y $0\sa23[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59051
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[30] \us03.d[6] }
    connect \Y $abc$15007$li048_li048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59052
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us23.d[1] \us23.d[6] \w3[9] \w3[14] }
    connect \Y $abc$58630$new_new_n1534__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59053
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1509__ $abc$58630$new_new_n1501__ $abc$15007$li114_li114 $abc$58630$new_new_n1534__ $abc$58630$new_new_n1477__ $abc$15007$li048_li048 }
    connect \Y $abc$58630$new_new_n1535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59054
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1535__ $abc$15007$li044_li044 \text_in_r[10] \w3[10] }
    connect \Y $0\sa23[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59055
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1521__ $abc$58630$new_new_n1491__ $abc$15007$li002_li002 $abc$15007$li043_li043 $abc$15007$li003_li003 $abc$15007$li008_li008 }
    connect \Y $abc$58630$new_new_n1537__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59056
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1537__ $abc$58630$new_new_n1490__ $abc$15007$li049_li049 \text_in_r[9] \w3[9] }
    connect \Y $0\sa23[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59057
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1521__ $abc$15007$li034_li034 $abc$58630$new_new_n1489__ $abc$58630$new_new_n1483__ $abc$58630$new_new_n1470__ $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1539__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59058
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[8] \w3[8] $abc$58630$new_new_n1539__ }
    connect \Y $0\sa23[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59059
    parameter \INIT_VALUE 4'0110
    connect \A { \w3[24] \us03.d[0] }
    connect \Y $abc$15007$li042_li042
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59060
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us23.d[6] \w3[22] \us13.d[6] \w3[14] \us33.d[4] \w3[4] }
    connect \Y $abc$58630$new_new_n1542__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59061
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1542__ $abc$58630$new_new_n1521__ $abc$58630$new_new_n1446__ $abc$15007$li049_li049 $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1543__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59062
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[23] \w3[23] $abc$58630$new_new_n1543__ }
    connect \Y $0\sa13[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59063
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1516__ $abc$58630$new_new_n1456__ $abc$58630$new_new_n1442__ $abc$15007$li038_li038 }
    connect \Y $abc$58630$new_new_n1545__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59064
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1470__ $abc$58630$new_new_n1457__ $abc$58630$new_new_n1452__ $abc$15007$li048_li048 }
    connect \Y $abc$58630$new_new_n1546__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59065
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1546__ $abc$58630$new_new_n1545__ \text_in_r[22] \w3[22] }
    connect \Y $0\sa13[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59066
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1500__ $abc$58630$new_new_n1478__ $abc$58630$new_new_n1461__ $abc$15007$li118_li118 $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59067
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w3[20] \us13.d[4] \us33.d[2] \us33.d[6] \w3[2] \w3[6] }
    connect \Y $abc$58630$new_new_n1549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59068
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1549__ $abc$58630$new_new_n1548__ $abc$58630$new_new_n1468__ \text_in_r[21] \w3[21] }
    connect \Y $0\sa13[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59069
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1484__ $abc$58630$new_new_n1483__ $abc$58630$new_new_n1457__ $abc$58630$new_new_n1456__ $abc$58630$new_new_n1442__ $abc$15007$li046_li046 }
    connect \Y $abc$58630$new_new_n1551__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59070
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1551__ $abc$58630$new_new_n1481__ \text_in_r[20] \w3[20] }
    connect \Y $0\sa13[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59071
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[2] \w3[10] }
    connect \Y $abc$15007$li116_li116
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59072
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1505__ $abc$15007$li036_li036 $abc$15007$li116_li116 $abc$15007$li117_li117 $abc$58630$new_new_n1452__ $abc$15007$li041_li041 }
    connect \Y $abc$58630$new_new_n1554__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59073
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1554__ $abc$58630$new_new_n1494__ $abc$58630$new_new_n1492__ \text_in_r[19] \w3[19] }
    connect \Y $0\sa13[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59074
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li034_li034 $abc$58630$new_new_n1491__ $abc$15007$li002_li002 $abc$58630$new_new_n1534__ }
    connect \Y $abc$58630$new_new_n1556__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59075
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1556__ $abc$58630$new_new_n1464__ \text_in_r[18] \w3[18] }
    connect \Y $0\sa13[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59076
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1528__ $abc$15007$li114_li114 $abc$15007$li003_li003 \text_in_r[17] \w3[17] }
    connect \Y $0\sa13[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59077
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li042_li042 $abc$58630$new_new_n1478__ $abc$15007$li047_li047 $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1559__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59078
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us13.d[7] \us23.d[0] \us33.d[0] \w3[23] \w3[8] \w3[0] }
    connect \Y $abc$58630$new_new_n1560__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59079
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1560__ $abc$58630$new_new_n1559__ $abc$58630$new_new_n1508__ \text_in_r[16] \w3[16] }
    connect \Y $0\sa13[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59080
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1517__ $abc$58630$new_new_n1512__ $abc$58630$new_new_n1483__ $abc$58630$new_new_n1446__ $abc$15007$li121_li121 }
    connect \Y $abc$58630$new_new_n1562__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59081
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[31] \w3[31] $abc$58630$new_new_n1562__ }
    connect \Y $0\sa03[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59082
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1515__ $abc$58630$new_new_n1508__ $abc$58630$new_new_n1453__ \text_in_r[30] \w3[30] }
    connect \Y $0\sa03[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59083
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1522__ $abc$58630$new_new_n1517__ $abc$58630$new_new_n1482__ \text_in_r[29] \w3[29] }
    connect \Y $0\sa03[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59084
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1491__ $abc$58630$new_new_n1484__ $abc$58630$new_new_n1483__ $abc$15007$li003_li003 }
    connect \Y $abc$58630$new_new_n1566__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59085
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1566__ $abc$58630$new_new_n1548__ $abc$58630$new_new_n1545__ \text_in_r[28] \w3[28] }
    connect \Y $0\sa03[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59086
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li036_li036 $abc$15007$li044_li044 $abc$15007$li117_li117 $abc$15007$li041_li041 }
    connect \Y $abc$58630$new_new_n1568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59087
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1568__ $abc$58630$new_new_n1531__ $abc$58630$new_new_n1528__ \text_in_r[27] \w3[27] }
    connect \Y $0\sa03[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59088
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1509__ $abc$15007$li114_li114 $abc$58630$new_new_n1477__ $abc$15007$li048_li048 }
    connect \Y $abc$58630$new_new_n1570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59089
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1500__ $abc$58630$new_new_n1491__ $abc$15007$li043_li043 $abc$15007$li008_li008 }
    connect \Y $abc$58630$new_new_n1571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59090
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1571__ $abc$58630$new_new_n1570__ \text_in_r[26] \w3[26] }
    connect \Y $0\sa03[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59091
    parameter \INIT_VALUE 4'0110
    connect \A { \us23.d[1] \w3[9] }
    connect \Y $abc$15007$li115_li115
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59092
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1494__ $abc$58630$new_new_n1491__ $abc$15007$li115_li115 $abc$15007$li003_li003 $abc$15007$li008_li008 }
    connect \Y $abc$58630$new_new_n1574__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59093
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1574__ $abc$58630$new_new_n1559__ \text_in_r[25] \w3[25] }
    connect \Y $0\sa03[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59094
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1505__ $abc$58630$new_new_n1494__ $abc$15007$li114_li114 $abc$15007$li002_li002 $abc$58630$new_new_n1483__ $abc$58630$new_new_n1470__ }
    connect \Y $abc$58630$new_new_n1576__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59095
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[24] \w3[24] $abc$58630$new_new_n1576__ }
    connect \Y $0\sa03[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59096
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[5] \us32.d[6] \w2[21] \us12.d[5] \w2[5] \w2[6] }
    connect \Y $abc$58630$new_new_n1578__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59097
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us22.d[4] \w2[28] \us02.d[4] \w2[12] }
    connect \Y $abc$58630$new_new_n1579__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59098
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w2[20] \us12.d[4] \w2[4] \us32.d[4] }
    connect \Y $abc$58630$new_new_n1580__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59099
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us12.d[7] \us02.d[7] \w2[31] \w2[23] }
    connect \Y $abc$58630$new_new_n1581__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59100
    parameter \INIT_VALUE 4'0110
    connect \A { \us02.d[6] \w2[30] }
    connect \Y $abc$15007$li080_li080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59101
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[15] \us22.d[7] }
    connect \Y $abc$15007$li065_li065
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59102
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$15007$li065_li065 $abc$15007$li080_li080 $abc$58630$new_new_n1581__ $abc$58630$new_new_n1580__ $abc$58630$new_new_n1579__ $abc$58630$new_new_n1578__ }
    connect \Y $abc$58630$new_new_n1584__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59103
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[39] \w2[7] $abc$58630$new_new_n1584__ }
    connect \Y $0\sa32[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59104
    parameter \INIT_VALUE 4'0110
    connect \A { \us02.d[7] \w2[31] }
    connect \Y $abc$15007$li081_li081
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59105
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[7] \w2[23] }
    connect \Y $abc$15007$li073_li073
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59106
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[21] \us12.d[5] }
    connect \Y $abc$15007$li071_li071
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59107
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[6] \w2[22] }
    connect \Y $abc$15007$li072_li072
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59108
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us02.d[5] \us32.d[5] \us02.d[6] \w2[29] \w2[30] \w2[5] }
    connect \Y $abc$58630$new_new_n1590__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59109
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us12.d[3] \us12.d[7] \us32.d[3] \w2[19] \w2[23] \w2[3] }
    connect \Y $abc$58630$new_new_n1591__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59110
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us02.d[7] \w2[31] \w2[27] \us02.d[3] }
    connect \Y $abc$58630$new_new_n1592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59111
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[7] \w2[7] }
    connect \Y $abc$15007$li057_li057
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59112
    parameter \INIT_VALUE 4'0110
    connect \A { \us22.d[6] \w2[14] }
    connect \Y $abc$15007$li064_li064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59113
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w2[11] \us22.d[3] \w2[15] \us22.d[7] }
    connect \Y $abc$58630$new_new_n1595__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59114
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1595__ $abc$15007$li064_li064 $abc$15007$li057_li057 $abc$58630$new_new_n1592__ $abc$58630$new_new_n1591__ $abc$15007$li072_li072 }
    connect \Y $abc$58630$new_new_n1596__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59115
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1596__ $abc$58630$new_new_n1590__ $abc$58630$new_new_n1580__ \text_in_r[38] \w2[6] }
    connect \Y $0\sa32[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59116
    parameter \INIT_VALUE 4'0110
    connect \A { \text_in_r[37] \w2[5] }
    connect \Y $abc$58630$new_new_n1598__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59117
    parameter \INIT_VALUE 4'0110
    connect \A { \us02.d[5] \w2[29] }
    connect \Y $abc$15007$li079_li079
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59118
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[28] \us02.d[4] }
    connect \Y $abc$15007$li078_li078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59119
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w2[26] \us02.d[2] \us02.d[6] \us02.d[7] \w2[30] \w2[31] }
    connect \Y $abc$58630$new_new_n1601__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59120
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us22.d[2] \us32.d[2] \w2[10] \w2[2] }
    connect \Y $abc$58630$new_new_n1602__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59121
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us12.d[2] \us12.d[7] \w2[18] \w2[23] }
    connect \Y $abc$58630$new_new_n1603__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59122
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1603__ $abc$58630$new_new_n1602__ $abc$58630$new_new_n1601__ $abc$15007$li072_li072 $abc$15007$li078_li078 }
    connect \Y $abc$58630$new_new_n1604__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59123
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[4] \us32.d[4] }
    connect \Y $abc$15007$li054_li054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59124
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us32.d[6] \w2[21] \us12.d[5] \w2[6] }
    connect \Y $abc$58630$new_new_n1606__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59125
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us22.d[5] \us22.d[6] \w2[13] \w2[14] }
    connect \Y $abc$58630$new_new_n1607__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59126
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1607__ $abc$58630$new_new_n1606__ $abc$58630$new_new_n1591__ $abc$15007$li054_li054 }
    connect \Y $abc$58630$new_new_n1608__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59127
    parameter \INIT_VALUE 64'1010101010101010101010101010101000111100110000111100001100111100
    connect \A { \ld_r $abc$58630$new_new_n1608__ $abc$58630$new_new_n1604__ $abc$15007$li079_li079 $abc$15007$li065_li065 $abc$58630$new_new_n1598__ }
    connect \Y $0\sa32[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59128
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[3] \w2[3] }
    connect \Y $abc$15007$li053_li053
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59129
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[7] \us32.d[6] \us32.d[2] \w2[2] \w2[6] \w2[7] }
    connect \Y $abc$58630$new_new_n1611__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59130
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us12.d[1] \us12.d[2] \us12.d[7] \w2[17] \w2[18] \w2[23] }
    connect \Y $abc$58630$new_new_n1612__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59131
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[1] \w2[1] }
    connect \Y $abc$15007$li051_li051
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59132
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li051_li051 $abc$58630$new_new_n1612__ $abc$58630$new_new_n1611__ $abc$58630$new_new_n1579__ $abc$58630$new_new_n1578__ }
    connect \Y $abc$58630$new_new_n1614__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59133
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[20] \us12.d[4] }
    connect \Y $abc$15007$li070_li070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59134
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us02.d[5] \us02.d[6] \w2[29] \w2[30] }
    connect \Y $abc$58630$new_new_n1616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59135
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us02.d[7] \us32.d[7] \w2[31] \w2[27] \us02.d[3] \w2[7] }
    connect \Y $abc$58630$new_new_n1617__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59136
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w2[25] \us02.d[1] \w2[9] \us22.d[1] }
    connect \Y $abc$58630$new_new_n1618__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59137
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1618__ $abc$58630$new_new_n1607__ $abc$58630$new_new_n1617__ $abc$58630$new_new_n1616__ $abc$15007$li070_li070 }
    connect \Y $abc$58630$new_new_n1619__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59138
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1619__ $abc$58630$new_new_n1614__ $abc$15007$li053_li053 \text_in_r[36] \w2[4] }
    connect \Y $0\sa32[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59139
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[11] \us22.d[3] }
    connect \Y $abc$15007$li061_li061
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59140
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us22.d[0] \us22.d[5] \w2[8] \us32.d[0] \w2[13] \w2[0] }
    connect \Y $abc$58630$new_new_n1622__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59141
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[5] \us32.d[7] \w2[15] \us22.d[7] \w2[5] \w2[7] }
    connect \Y $abc$58630$new_new_n1623__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59142
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us12.d[1] \us12.d[6] \w2[17] \w2[22] \us32.d[1] \w2[1] }
    connect \Y $abc$58630$new_new_n1624__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59143
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1624__ $abc$58630$new_new_n1623__ $abc$58630$new_new_n1622__ $abc$15007$li061_li061 $abc$15007$li079_li079 $abc$58630$new_new_n1581__ }
    connect \Y $abc$58630$new_new_n1625__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59144
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[3] \w2[19] }
    connect \Y $abc$15007$li069_li069
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59145
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[26] \us02.d[2] }
    connect \Y $abc$15007$li076_li076
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59146
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w2[24] \us02.d[0] \us12.d[0] \w2[16] \w2[21] \us12.d[5] }
    connect \Y $abc$58630$new_new_n1628__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59147
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1628__ $abc$58630$new_new_n1611__ $abc$15007$li076_li076 $abc$58630$new_new_n1592__ $abc$15007$li069_li069 }
    connect \Y $abc$58630$new_new_n1629__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59148
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1629__ $abc$58630$new_new_n1625__ \text_in_r[35] \w2[3] }
    connect \Y $0\sa32[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59149
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[27] \us02.d[3] }
    connect \Y $abc$15007$li077_li077
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59150
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[6] \w2[6] }
    connect \Y $abc$15007$li056_li056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59151
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[0] \w2[0] }
    connect \Y $abc$15007$li050_li050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59152
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[0] \w2[16] }
    connect \Y $abc$15007$li066_li066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59153
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us12.d[6] \w2[22] \w2[15] \us22.d[7] }
    connect \Y $abc$58630$new_new_n1635__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59154
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1635__ $abc$15007$li066_li066 $abc$15007$li050_li050 $abc$58630$new_new_n1601__ $abc$15007$li056_li056 }
    connect \Y $abc$58630$new_new_n1636__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59155
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[2] \w2[18] }
    connect \Y $abc$15007$li068_li068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59156
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us22.d[2] \w2[25] \us02.d[1] \us22.d[6] \w2[10] \w2[14] }
    connect \Y $abc$58630$new_new_n1638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59157
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1638__ $abc$15007$li051_li051 $abc$15007$li068_li068 }
    connect \Y $abc$58630$new_new_n1639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59158
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1639__ $abc$58630$new_new_n1636__ \text_in_r[34] \w2[2] }
    connect \Y $0\sa32[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59159
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$15007$li050_li050 $abc$58630$new_new_n1607__ $abc$58630$new_new_n1590__ $abc$58630$new_new_n1581__ }
    connect \Y $abc$58630$new_new_n1641__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59160
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w2[24] \us02.d[0] \us12.d[1] \w2[17] \w2[21] \us12.d[5] }
    connect \Y $abc$58630$new_new_n1642__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59161
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1642__ $abc$58630$new_new_n1641__ $abc$58630$new_new_n1618__ \text_in_r[33] \w2[1] }
    connect \Y $0\sa32[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59162
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[24] \us02.d[0] }
    connect \Y $abc$15007$li074_li074
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59163
    parameter \INIT_VALUE 4'0110
    connect \A { \us12.d[1] \w2[17] }
    connect \Y $abc$15007$li067_li067
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59164
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[5] \w2[5] }
    connect \Y $abc$15007$li055_li055
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59165
    parameter \INIT_VALUE 4'0110
    connect \A { \us22.d[5] \w2[13] }
    connect \Y $abc$15007$li063_li063
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59166
    parameter \INIT_VALUE 4'0110
    connect \A { \us22.d[0] \w2[8] }
    connect \Y $abc$15007$li058_li058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59167
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us02.d[7] \w2[31] \us32.d[6] \w2[6] }
    connect \Y $abc$58630$new_new_n1649__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59168
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1649__ $abc$15007$li058_li058 $abc$15007$li063_li063 $abc$15007$li057_li057 $abc$15007$li079_li079 $abc$15007$li055_li055 }
    connect \Y $abc$58630$new_new_n1650__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59169
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1650__ $abc$58630$new_new_n1628__ $abc$15007$li072_li072 \text_in_r[32] \w2[0] }
    connect \Y $0\sa32[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59170
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us02.d[5] \us12.d[7] \w2[29] \w2[23] }
    connect \Y $abc$58630$new_new_n1652__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59171
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1652__ $abc$15007$li057_li057 $abc$58630$new_new_n1580__ $abc$58630$new_new_n1579__ }
    connect \Y $abc$58630$new_new_n1653__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59172
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1653__ $abc$58630$new_new_n1649__ $abc$58630$new_new_n1607__ \text_in_r[47] \w2[15] }
    connect \Y $0\sa22[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59173
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[5] \us32.d[6] \us22.d[5] \w2[13] \w2[5] \w2[6] }
    connect \Y $abc$58630$new_new_n1655__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59174
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1655__ $abc$58630$new_new_n1617__ $abc$58630$new_new_n1595__ $abc$58630$new_new_n1591__ $abc$15007$li072_li072 $abc$15007$li080_li080 }
    connect \Y $abc$58630$new_new_n1656__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59175
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1656__ $abc$58630$new_new_n1579__ \text_in_r[46] \w2[14] }
    connect \Y $0\sa22[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59176
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us22.d[2] \us22.d[4] \us22.d[6] \w2[10] \w2[12] \w2[14] }
    connect \Y $abc$58630$new_new_n1658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59177
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us12.d[2] \us12.d[7] \w2[26] \us02.d[2] \w2[18] \w2[23] }
    connect \Y $abc$58630$new_new_n1659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59178
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1659__ $abc$58630$new_new_n1658__ $abc$58630$new_new_n1590__ }
    connect \Y $abc$58630$new_new_n1660__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59179
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1611__ $abc$15007$li061_li061 $abc$15007$li077_li077 $abc$15007$li072_li072 $abc$15007$li054_li054 $abc$15007$li071_li071 }
    connect \Y $abc$58630$new_new_n1661__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59180
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1661__ $abc$58630$new_new_n1660__ \text_in_r[45] \w2[13] }
    connect \Y $0\sa22[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59181
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1624__ $abc$58630$new_new_n1606__ $abc$58630$new_new_n1601__ $abc$15007$li070_li070 }
    connect \Y $abc$58630$new_new_n1663__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59182
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us22.d[2] \us32.d[3] \w2[10] \w2[3] }
    connect \Y $abc$58630$new_new_n1664__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59183
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[7] \w2[28] \us02.d[4] \w2[4] \us32.d[4] \w2[7] }
    connect \Y $abc$58630$new_new_n1665__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59184
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1665__ $abc$58630$new_new_n1664__ $abc$58630$new_new_n1618__ $abc$15007$li063_li063 $abc$15007$li061_li061 $abc$58630$new_new_n1590__ }
    connect \Y $abc$58630$new_new_n1666__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59185
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1666__ $abc$58630$new_new_n1663__ \text_in_r[44] \w2[12] }
    connect \Y $0\sa22[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59186
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1628__ $abc$58630$new_new_n1622__ $abc$58630$new_new_n1602__ $abc$15007$li064_li064 }
    connect \Y $abc$58630$new_new_n1668__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59187
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1618__ $abc$58630$new_new_n1592__ $abc$58630$new_new_n1591__ $abc$58630$new_new_n1590__ }
    connect \Y $abc$58630$new_new_n1669__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59188
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1669__ $abc$58630$new_new_n1668__ \text_in_r[43] \w2[11] }
    connect \Y $0\sa22[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59189
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li074_li074 $abc$15007$li058_li058 $abc$58630$new_new_n1611__ $abc$15007$li072_li072 $abc$15007$li080_li080 }
    connect \Y $abc$58630$new_new_n1671__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59190
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us32.d[1] \w2[9] \us22.d[1] \us22.d[6] \w2[14] \w2[1] }
    connect \Y $abc$58630$new_new_n1672__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59191
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1672__ $abc$58630$new_new_n1671__ $abc$58630$new_new_n1659__ \text_in_r[42] \w2[10] }
    connect \Y $0\sa22[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59192
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \w2[25] \us02.d[1] \w2[21] \us12.d[5] \us32.d[0] \w2[0] }
    connect \Y $abc$58630$new_new_n1674__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59193
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1674__ $abc$58630$new_new_n1650__ $abc$58630$new_new_n1624__ \text_in_r[41] \w2[9] }
    connect \Y $0\sa22[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59194
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1628__ $abc$58630$new_new_n1623__ $abc$15007$li050_li050 $abc$58630$new_new_n1607__ $abc$58630$new_new_n1616__ }
    connect \Y $abc$58630$new_new_n1676__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59195
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[40] \w2[8] $abc$58630$new_new_n1676__ }
    connect \Y $0\sa22[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59196
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1635__ $abc$15007$li064_li064 $abc$15007$li057_li057 $abc$15007$li081_li081 $abc$15007$li055_li055 $abc$15007$li071_li071 }
    connect \Y $abc$58630$new_new_n1678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59197
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1678__ $abc$58630$new_new_n1580__ $abc$58630$new_new_n1579__ \text_in_r[55] \w2[23] }
    connect \Y $0\sa12[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59198
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1617__ $abc$58630$new_new_n1595__ $abc$15007$li080_li080 $abc$15007$li070_li070 }
    connect \Y $abc$58630$new_new_n1680__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59199
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1680__ $abc$58630$new_new_n1608__ \text_in_r[54] \w2[22] }
    connect \Y $0\sa12[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59200
    parameter \INIT_VALUE 4'0110
    connect \A { \us32.d[2] \w2[2] }
    connect \Y $abc$15007$li052_li052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59201
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us12.d[6] \us22.d[5] \w2[22] \w2[13] \w2[15] \us22.d[7] }
    connect \Y $abc$58630$new_new_n1683__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59202
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1683__ $abc$58630$new_new_n1649__ $abc$15007$li052_li052 $abc$58630$new_new_n1591__ $abc$15007$li070_li070 }
    connect \Y $abc$58630$new_new_n1684__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59203
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1684__ $abc$58630$new_new_n1660__ \text_in_r[53] \w2[21] }
    connect \Y $0\sa12[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59204
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1618__ $abc$58630$new_new_n1607__ $abc$15007$li069_li069 $abc$58630$new_new_n1616__ $abc$15007$li073_li073 $abc$15007$li054_li054 }
    connect \Y $abc$58630$new_new_n1686__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59205
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1686__ $abc$58630$new_new_n1614__ $abc$58630$new_new_n1595__ \text_in_r[52] \w2[20] }
    connect \Y $0\sa12[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59206
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1664__ $abc$58630$new_new_n1628__ $abc$58630$new_new_n1603__ $abc$15007$li077_li077 $abc$15007$li065_li065 $abc$15007$li056_li056 }
    connect \Y $abc$58630$new_new_n1688__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59207
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1688__ $abc$58630$new_new_n1625__ \text_in_r[51] \w2[19] }
    connect \Y $0\sa12[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59208
    parameter \INIT_VALUE 4'0110
    connect \A { \us22.d[2] \w2[10] }
    connect \Y $abc$15007$li060_li060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59209
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[9] \us22.d[1] }
    connect \Y $abc$15007$li059_li059
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59210
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$15007$li059_li059 $abc$58630$new_new_n1602__ $abc$15007$li064_li064 }
    connect \Y $abc$58630$new_new_n1692__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59211
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1692__ $abc$58630$new_new_n1636__ $abc$15007$li067_li067 \text_in_r[50] \w2[18] }
    connect \Y $0\sa12[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59212
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us12.d[0] \w2[16] \w2[21] \us12.d[5] }
    connect \Y $abc$58630$new_new_n1694__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59213
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1623__ $abc$15007$li058_li058 $abc$58630$new_new_n1618__ $abc$58630$new_new_n1607__ $abc$58630$new_new_n1616__ }
    connect \Y $abc$58630$new_new_n1695__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59214
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1695__ $abc$58630$new_new_n1694__ $abc$15007$li051_li051 \text_in_r[49] \w2[17] }
    connect \Y $0\sa12[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59215
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1652__ $abc$58630$new_new_n1635__ $abc$15007$li074_li074 $abc$58630$new_new_n1622__ $abc$58630$new_new_n1578__ }
    connect \Y $abc$58630$new_new_n1697__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59216
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[48] \w2[16] $abc$58630$new_new_n1697__ }
    connect \Y $0\sa12[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59217
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1683__ $abc$58630$new_new_n1653__ $abc$15007$li080_li080 \text_in_r[63] \w2[31] }
    connect \Y $0\sa02[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59218
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$58630$new_new_n1606__ $abc$58630$new_new_n1579__ }
    connect \Y $abc$58630$new_new_n1700__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59219
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1700__ $abc$58630$new_new_n1596__ $abc$15007$li079_li079 \text_in_r[62] \w2[30] }
    connect \Y $0\sa02[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59220
    parameter \INIT_VALUE 4'0110
    connect \A { \us22.d[4] \w2[12] }
    connect \Y $abc$15007$li062_li062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59221
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1655__ $abc$58630$new_new_n1617__ $abc$15007$li061_li061 $abc$15007$li064_li064 $abc$15007$li070_li070 $abc$15007$li071_li071 }
    connect \Y $abc$58630$new_new_n1703__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59222
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1703__ $abc$58630$new_new_n1604__ \text_in_r[61] \w2[29] }
    connect \Y $0\sa02[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59223
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1658__ $abc$58630$new_new_n1592__ $abc$15007$li065_li065 $abc$15007$li055_li055 }
    connect \Y $abc$58630$new_new_n1705__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59224
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1705__ $abc$58630$new_new_n1686__ $abc$58630$new_new_n1663__ \text_in_r[60] \w2[28] }
    connect \Y $0\sa02[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59225
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1659__ $abc$58630$new_new_n1628__ $abc$15007$li050_li050 $abc$15007$li061_li061 $abc$58630$new_new_n1591__ }
    connect \Y $abc$58630$new_new_n1707__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59226
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1707__ $abc$58630$new_new_n1695__ \text_in_r[59] \w2[27] }
    connect \Y $0\sa02[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59227
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1671__ $abc$58630$new_new_n1638__ $abc$58630$new_new_n1612__ \text_in_r[58] \w2[26] }
    connect \Y $0\sa02[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59228
    parameter \INIT_VALUE 4'0110
    connect \A { \w2[25] \us02.d[1] }
    connect \Y $abc$15007$li075_li075
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59229
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1655__ $abc$58630$new_new_n1652__ $abc$58630$new_new_n1628__ $abc$58630$new_new_n1624__ $abc$15007$li059_li059 $abc$15007$li065_li065 }
    connect \Y $abc$58630$new_new_n1711__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59230
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[57] \w2[25] $abc$58630$new_new_n1711__ }
    connect \Y $0\sa02[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59231
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1641__ $abc$58630$new_new_n1694__ $abc$15007$li058_li058 \text_in_r[56] \w2[24] }
    connect \Y $0\sa02[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59232
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[6] \w1[6] }
    connect \Y $abc$15007$li088_li088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59233
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us01.d[4] \w1[31] \us01.d[7] \w1[28] }
    connect \Y $abc$58630$new_new_n1715__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59234
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1715__ $abc$15007$li105_li105 $abc$15007$li087_li087 $abc$15007$li088_li088 $abc$15007$li103_li103 $abc$15007$li097_li097 }
    connect \Y $abc$58630$new_new_n1716__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59235
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1716__ $abc$58630$new_new_n1269__ $abc$15007$li112_li112 \text_in_r[71] \w1[7] }
    connect \Y $0\sa31[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59236
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us31.d[4] \w1[20] \us11.d[4] \w1[4] }
    connect \Y $abc$58630$new_new_n1718__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59237
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us11.d[3] \us31.d[3] \w1[19] \us31.d[7] \w1[3] \w1[7] }
    connect \Y $abc$58630$new_new_n1719__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59238
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$58630$new_new_n1719__ $abc$58630$new_new_n1718__ }
    connect \Y $abc$58630$new_new_n1720__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59239
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1720__ $abc$58630$new_new_n1299__ $abc$58630$new_new_n1259__ \text_in_r[70] \w1[6] }
    connect \Y $0\sa31[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59240
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[4] \w1[4] }
    connect \Y $abc$15007$li086_li086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59241
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$58630$new_new_n1245__ $abc$58630$new_new_n1244__ }
    connect \Y $abc$58630$new_new_n1723__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59242
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[5] \w1[29] }
    connect \Y $abc$15007$li111_li111
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59243
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \w1[21] \us11.d[5] \w1[22] \us11.d[6] }
    connect \Y $abc$58630$new_new_n1725__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59244
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1725__ $abc$58630$new_new_n1719__ $abc$15007$li111_li111 $abc$15007$li086_li086 $abc$15007$li110_li110 }
    connect \Y $abc$58630$new_new_n1726__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59245
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1726__ $abc$58630$new_new_n1253__ $abc$58630$new_new_n1723__ \text_in_r[69] \w1[5] }
    connect \Y $0\sa31[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59246
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us01.d[3] \us21.d[1] \us21.d[6] \w1[9] \w1[14] \w1[27] }
    connect \Y $abc$58630$new_new_n1728__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59247
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1728__ $abc$58630$new_new_n1715__ $abc$15007$li085_li085 $abc$15007$li089_li089 }
    connect \Y $abc$58630$new_new_n1729__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59248
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us21.d[5] \us21.d[4] \w1[12] \w1[13] \us31.d[5] \w1[5] }
    connect \Y $abc$58630$new_new_n1730__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59249
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1730__ $abc$15007$li104_li104 $abc$15007$li105_li105 $abc$58630$new_new_n1252__ $abc$15007$li100_li100 $abc$15007$li102_li102 }
    connect \Y $abc$58630$new_new_n1731__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59250
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1731__ $abc$58630$new_new_n1729__ $abc$58630$new_new_n1264__ \text_in_r[68] \w1[4] }
    connect \Y $0\sa31[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59251
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us31.d[0] \us31.d[5] \us31.d[7] \w1[0] \w1[5] \w1[7] }
    connect \Y $abc$58630$new_new_n1733__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59252
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1733__ $abc$58630$new_new_n1295__ $abc$58630$new_new_n1293__ $abc$58630$new_new_n1280__ $abc$58630$new_new_n1263__ $abc$58630$new_new_n1262__ }
    connect \Y $abc$58630$new_new_n1734__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59253
    parameter \INIT_VALUE 4'0110
    connect \A { \us01.d[2] \w1[26] }
    connect \Y $abc$15007$li108_li108
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59254
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[2] \w1[2] }
    connect \Y $abc$15007$li084_li084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59255
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li101_li101 $abc$58630$new_new_n1255__ $abc$15007$li089_li089 $abc$15007$li084_li084 $abc$15007$li108_li108 }
    connect \Y $abc$58630$new_new_n1737__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59256
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1737__ $abc$58630$new_new_n1734__ \text_in_r[67] \w1[3] }
    connect \Y $0\sa31[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59257
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us31.d[0] \w1[16] \us11.d[0] \w1[0] }
    connect \Y $abc$58630$new_new_n1739__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59258
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1739__ $abc$58630$new_new_n1262__ $abc$15007$li107_li107 $abc$15007$li104_li104 $abc$15007$li100_li100 $abc$58630$new_new_n1245__ }
    connect \Y $abc$58630$new_new_n1740__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59259
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1740__ $abc$58630$new_new_n1244__ \text_in_r[66] \w1[2] }
    connect \Y $0\sa31[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59260
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[16] \us11.d[0] }
    connect \Y $abc$15007$li098_li098
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59261
    parameter \INIT_VALUE 4'0110
    connect \A { \w1[17] \us11.d[1] }
    connect \Y $abc$15007$li099_li099
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59262
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1281__ $abc$58630$new_new_n1270__ $abc$15007$li099_li099 $abc$58630$new_new_n1261__ $abc$15007$li103_li103 $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1744__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59263
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1744__ $abc$15007$li105_li105 \text_in_r[65] \w1[1] }
    connect \Y $0\sa31[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59264
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1725__ $abc$15007$li098_li098 $abc$15007$li087_li087 $abc$15007$li089_li089 $abc$15007$li088_li088 $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1746__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59265
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1746__ $abc$58630$new_new_n1295__ $abc$58630$new_new_n1280__ \text_in_r[64] \w1[0] }
    connect \Y $0\sa31[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59266
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \us01.d[5] \us21.d[4] \w1[12] \w1[29] }
    connect \Y $abc$58630$new_new_n1748__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59267
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1748__ $abc$58630$new_new_n1718__ $abc$15007$li105_li105 $abc$15007$li095_li095 }
    connect \Y $abc$58630$new_new_n1749__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59268
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1715__ $abc$15007$li089_li089 $abc$15007$li088_li088 $abc$15007$li096_li096 }
    connect \Y $abc$58630$new_new_n1750__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59269
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1750__ $abc$58630$new_new_n1749__ \text_in_r[79] \w1[15] }
    connect \Y $0\sa21[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59270
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1719__ $abc$58630$new_new_n1715__ $abc$15007$li105_li105 $abc$58630$new_new_n1255__ $abc$15007$li088_li088 }
    connect \Y $abc$58630$new_new_n1752__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59271
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$58630$new_new_n1730__ $abc$15007$li104_li104 $abc$15007$li112_li112 }
    connect \Y $abc$58630$new_new_n1753__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59272
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1753__ $abc$58630$new_new_n1752__ \text_in_r[78] \w1[14] }
    connect \Y $0\sa21[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59273
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1748__ $abc$58630$new_new_n1294__ $abc$15007$li086_li086 $abc$15007$li093_li093 $abc$58630$new_new_n1252__ $abc$15007$li100_li100 }
    connect \Y $abc$58630$new_new_n1755__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59274
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1755__ $abc$58630$new_new_n1725__ $abc$58630$new_new_n1268__ \text_in_r[77] \w1[13] }
    connect \Y $0\sa21[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59275
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1270__ $abc$58630$new_new_n1263__ $abc$58630$new_new_n1262__ $abc$15007$li086_li086 $abc$15007$li087_li087 }
    connect \Y $abc$58630$new_new_n1757__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59276
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1757__ $abc$58630$new_new_n1277__ $abc$58630$new_new_n1249__ \text_in_r[76] \w1[12] }
    connect \Y $0\sa21[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59277
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1728__ $abc$15007$li085_li085 $abc$15007$li101_li101 $abc$15007$li084_li084 $abc$15007$li092_li092 $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1759__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59278
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$58630$new_new_n1293__ $abc$58630$new_new_n1281__ $abc$58630$new_new_n1280__ $abc$58630$new_new_n1261__ }
    connect \Y $abc$58630$new_new_n1760__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59279
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1760__ $abc$58630$new_new_n1759__ \text_in_r[75] \w1[11] }
    connect \Y $0\sa21[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59280
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us31.d[1] \w1[30] \us01.d[6] \w1[22] \us11.d[6] \w1[1] }
    connect \Y $abc$58630$new_new_n1762__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59281
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1762__ $abc$58630$new_new_n1286__ $abc$58630$new_new_n1278__ \text_in_r[74] \w1[10] }
    connect \Y $0\sa21[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59282
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1733__ $abc$58630$new_new_n1280__ $abc$58630$new_new_n1263__ $abc$58630$new_new_n1262__ $abc$15007$li111_li111 $abc$15007$li107_li107 }
    connect \Y $abc$58630$new_new_n1764__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59283
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1764__ $abc$15007$li103_li103 $abc$15007$li113_li113 \text_in_r[73] \w1[9] }
    connect \Y $0\sa21[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59284
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1733__ $abc$58630$new_new_n1299__ $abc$15007$li106_li106 $abc$58630$new_new_n1279__ $abc$15007$li095_li095 $abc$15007$li097_li097 }
    connect \Y $abc$58630$new_new_n1766__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59285
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[72] \w1[8] $abc$58630$new_new_n1766__ }
    connect \Y $0\sa21[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59286
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us21.d[6] \w1[21] \us11.d[5] \w1[22] \us11.d[6] \w1[14] }
    connect \Y $abc$58630$new_new_n1768__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59287
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1768__ $abc$58630$new_new_n1715__ $abc$58630$new_new_n1294__ $abc$58630$new_new_n1269__ $abc$15007$li089_li089 }
    connect \Y $abc$58630$new_new_n1769__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59288
    parameter \INIT_VALUE 16'0011110010101010
    connect \A { \ld_r \text_in_r[87] \w1[23] $abc$58630$new_new_n1769__ }
    connect \Y $0\sa11[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59289
    parameter \INIT_VALUE 4'0110
    connect \A { \us21.d[4] \w1[12] }
    connect \Y $abc$15007$li094_li094
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59290
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us21.d[5] \us21.d[6] \w1[30] \us01.d[6] \w1[13] \w1[14] }
    connect \Y $abc$58630$new_new_n1772__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59291
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1772__ $abc$15007$li105_li105 $abc$58630$new_new_n1255__ $abc$15007$li088_li088 $abc$15007$li103_li103 $abc$15007$li113_li113 }
    connect \Y $abc$58630$new_new_n1773__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59292
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1773__ $abc$58630$new_new_n1720__ \text_in_r[86] \w1[22] }
    connect \Y $0\sa11[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59293
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1719__ $abc$58630$new_new_n1299__ $abc$15007$li105_li105 $abc$58630$new_new_n1245__ $abc$15007$li108_li108 }
    connect \Y $abc$58630$new_new_n1775__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59294
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1775__ $abc$58630$new_new_n1731__ \text_in_r[85] \w1[21] }
    connect \Y $0\sa11[7:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59295
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { \us11.d[3] \us01.d[4] \w1[17] \us11.d[1] \w1[19] \w1[28] }
    connect \Y $abc$58630$new_new_n1777__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59296
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1777__ $abc$58630$new_new_n1270__ $abc$58630$new_new_n1262__ $abc$15007$li107_li107 $abc$15007$li103_li103 $abc$15007$li112_li112 }
    connect \Y $abc$58630$new_new_n1778__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59297
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1778__ $abc$58630$new_new_n1755__ \text_in_r[84] \w1[20] }
    connect \Y $0\sa11[7:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59298
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li085_li085 $abc$15007$li105_li105 $abc$58630$new_new_n1255__ $abc$15007$li100_li100 $abc$58630$new_new_n1245__ }
    connect \Y $abc$58630$new_new_n1780__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59299
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1780__ $abc$58630$new_new_n1734__ \text_in_r[83] \w1[19] }
    connect \Y $0\sa11[7:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59300
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1739__ $abc$58630$new_new_n1278__ $abc$58630$new_new_n1263__ $abc$15007$li088_li088 $abc$15007$li084_li084 $abc$15007$li112_li112 }
    connect \Y $abc$58630$new_new_n1782__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59301
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1782__ $abc$58630$new_new_n1245__ \text_in_r[82] \w1[18] }
    connect \Y $0\sa11[7:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$58630$auto_59302
    parameter \INIT_VALUE 4'0110
    connect \A { \us31.d[1] \w1[1] }
    connect \Y $abc$15007$li083_li083
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59303
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1294__ $abc$58630$new_new_n1280__ $abc$58630$new_new_n1279__ $abc$15007$li091_li091 $abc$15007$li089_li089 $abc$15007$li096_li096 }
    connect \Y $abc$58630$new_new_n1785__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59304
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1785__ $abc$15007$li083_li083 $abc$58630$new_new_n1261__ \text_in_r[81] \w1[17] }
    connect \Y $0\sa11[7:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59305
    parameter \INIT_VALUE 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \A { $abc$58630$new_new_n1725__ $abc$58630$new_new_n1295__ $abc$58630$new_new_n1294__ $abc$58630$new_new_n1280__ $abc$15007$li105_li105 $abc$15007$li088_li088 }
    connect \Y $abc$58630$new_new_n1787__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59306
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1787__ $abc$15007$li082_li082 \text_in_r[80] \w1[16] }
    connect \Y $0\sa11[7:0][0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59307
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$15007$li104_li104 $abc$15007$li089_li089 $abc$15007$li110_li110 $abc$15007$li097_li097 $abc$15007$li112_li112 }
    connect \Y $abc$58630$new_new_n1789__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59308
    parameter \INIT_VALUE 1717964784
    connect \A { \ld_r $abc$58630$new_new_n1789__ $abc$58630$new_new_n1749__ \text_in_r[95] \w1[31] }
    connect \Y $0\sa01[7:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$58630$auto_59309
    parameter \INIT_VALUE 64'0110011001100110011001100110011011110000000011110000111111110000
    connect \A { \ld_r $abc$58630$new_new_n1768__ $abc$58630$new_new_n1752__ $abc$58630$new_new_n1748__ \text_in_r[94] \w1[30] }
    connect \Y $0\sa01[7:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59310
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1134__ \u0.w[3][31] $ibuf_key[31] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59311
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1136__ \u0.w[3][30] $ibuf_key[30] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59312
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1138__ \u0.w[3][29] $ibuf_key[29] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59313
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1140__ \u0.w[3][28] $ibuf_key[28] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59314
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1142__ \u0.w[3][27] $ibuf_key[27] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59315
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1144__ \u0.w[3][26] $ibuf_key[26] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59316
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $ibuf_kld $abc$58630$new_new_n1146__ \u0.w[3][25] $ibuf_key[25] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$58630$auto_59317
    parameter \INIT_VALUE 16'1010101011000011
    connect \A { $ibuf_kld $abc$58630$new_new_n1148__ \u0.w[3][24] $ibuf_key[24] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59318
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][23] \u0.w[2][23] \u0.w[1][23] \u0.w[0][23] \u0.subword[23] }
    connect \Y $abc$58630$new_new_n1800__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59319
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1800__ $ibuf_key[23] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59320
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][22] \u0.w[2][22] \u0.w[1][22] \u0.w[0][22] \u0.subword[22] }
    connect \Y $abc$58630$new_new_n1802__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59321
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1802__ $ibuf_key[22] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59322
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][21] \u0.w[2][21] \u0.w[1][21] \u0.w[0][21] \u0.subword[21] }
    connect \Y $abc$58630$new_new_n1804__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59323
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1804__ $ibuf_key[21] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59324
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][20] \u0.w[2][20] \u0.w[1][20] \u0.w[0][20] \u0.subword[20] }
    connect \Y $abc$58630$new_new_n1806__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59325
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1806__ $ibuf_key[20] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59326
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][19] \u0.w[0][19] \u0.subword[19] \u0.w[2][19] \u0.w[1][19] }
    connect \Y $abc$58630$new_new_n1808__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59327
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1808__ $ibuf_key[19] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59328
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][18] \u0.w[0][18] \u0.subword[18] \u0.w[2][18] \u0.w[1][18] }
    connect \Y $abc$58630$new_new_n1810__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59329
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1810__ $ibuf_key[18] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59330
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][17] \u0.w[0][17] \u0.subword[17] \u0.w[2][17] \u0.w[1][17] }
    connect \Y $abc$58630$new_new_n1812__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59331
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1812__ $ibuf_key[17] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59332
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][16] \u0.w[0][16] \u0.subword[16] \u0.w[2][16] \u0.w[1][16] }
    connect \Y $abc$58630$new_new_n1814__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59333
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1814__ $ibuf_key[16] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59334
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][15] \u0.w[0][15] \u0.subword[15] \u0.w[2][15] \u0.w[1][15] }
    connect \Y $abc$58630$new_new_n1816__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59335
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1816__ $ibuf_key[15] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59336
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][14] \u0.w[0][14] \u0.subword[14] \u0.w[2][14] \u0.w[1][14] }
    connect \Y $abc$58630$new_new_n1818__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59337
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1818__ $ibuf_key[14] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59338
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][13] \u0.w[0][13] \u0.subword[13] \u0.w[2][13] \u0.w[1][13] }
    connect \Y $abc$58630$new_new_n1820__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59339
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1820__ $ibuf_key[13] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59340
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][12] \u0.w[0][12] \u0.subword[12] \u0.w[2][12] \u0.w[1][12] }
    connect \Y $abc$58630$new_new_n1822__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59341
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1822__ $ibuf_key[12] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59342
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][11] \u0.w[0][11] \u0.subword[11] \u0.w[2][11] \u0.w[1][11] }
    connect \Y $abc$58630$new_new_n1824__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59343
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1824__ $ibuf_key[11] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59344
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][10] \u0.w[0][10] \u0.subword[10] \u0.w[2][10] \u0.w[1][10] }
    connect \Y $abc$58630$new_new_n1826__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59345
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1826__ $ibuf_key[10] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59346
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][9] \u0.w[0][9] \u0.subword[9] \u0.w[2][9] \u0.w[1][9] }
    connect \Y $abc$58630$new_new_n1828__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59347
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1828__ $ibuf_key[9] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59348
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][8] \u0.w[0][8] \u0.subword[8] \u0.w[2][8] \u0.w[1][8] }
    connect \Y $abc$58630$new_new_n1830__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59349
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1830__ $ibuf_key[8] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59350
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][7] \u0.w[0][7] \u0.subword[7] \u0.w[2][7] \u0.w[1][7] }
    connect \Y $abc$58630$new_new_n1832__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59351
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1832__ $ibuf_key[7] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59352
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][6] \u0.w[0][6] \u0.subword[6] \u0.w[2][6] \u0.w[1][6] }
    connect \Y $abc$58630$new_new_n1834__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59353
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1834__ $ibuf_key[6] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59354
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][5] \u0.w[0][5] \u0.subword[5] \u0.w[2][5] \u0.w[1][5] }
    connect \Y $abc$58630$new_new_n1836__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59355
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1836__ $ibuf_key[5] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59356
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][4] \u0.w[0][4] \u0.subword[4] \u0.w[2][4] \u0.w[1][4] }
    connect \Y $abc$58630$new_new_n1838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59357
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1838__ $ibuf_key[4] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59358
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][3] \u0.w[0][3] \u0.subword[3] \u0.w[2][3] \u0.w[1][3] }
    connect \Y $abc$58630$new_new_n1840__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59359
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1840__ $ibuf_key[3] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59360
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][2] \u0.w[0][2] \u0.subword[2] \u0.w[2][2] \u0.w[1][2] }
    connect \Y $abc$58630$new_new_n1842__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59361
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1842__ $ibuf_key[2] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59362
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][1] \u0.w[0][1] \u0.subword[1] \u0.w[2][1] \u0.w[1][1] }
    connect \Y $abc$58630$new_new_n1844__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59363
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1844__ $ibuf_key[1] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$58630$auto_59364
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \u0.w[3][0] \u0.w[0][0] \u0.subword[0] \u0.w[2][0] \u0.w[1][0] }
    connect \Y $abc$58630$new_new_n1846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$58630$auto_59365
    parameter \INIT_VALUE 8'10101100
    connect \A { $ibuf_kld $abc$58630$new_new_n1846__ $ibuf_key[0] }
    connect \Y $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][0]
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$aes_inv_cipher_top.$ibuf_clk
    connect \I \u0.clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O \u0.clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [0]
    connect \O $ibuf_key[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [1]
    connect \O $ibuf_key[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [10]
    connect \O $ibuf_key[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_100
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [100]
    connect \O $ibuf_key[100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_101
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [101]
    connect \O $ibuf_key[101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_102
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [102]
    connect \O $ibuf_key[102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_103
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [103]
    connect \O $ibuf_key[103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_104
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [104]
    connect \O $ibuf_key[104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_105
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [105]
    connect \O $ibuf_key[105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_106
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [106]
    connect \O $ibuf_key[106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_107
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [107]
    connect \O $ibuf_key[107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_108
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [108]
    connect \O $ibuf_key[108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_109
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [109]
    connect \O $ibuf_key[109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [11]
    connect \O $ibuf_key[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_110
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [110]
    connect \O $ibuf_key[110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_111
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [111]
    connect \O $ibuf_key[111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_112
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [112]
    connect \O $ibuf_key[112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_113
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [113]
    connect \O $ibuf_key[113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_114
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [114]
    connect \O $ibuf_key[114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_115
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [115]
    connect \O $ibuf_key[115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_116
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [116]
    connect \O $ibuf_key[116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_117
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [117]
    connect \O $ibuf_key[117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_118
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [118]
    connect \O $ibuf_key[118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_119
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [119]
    connect \O $ibuf_key[119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [12]
    connect \O $ibuf_key[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_120
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [120]
    connect \O $ibuf_key[120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_121
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [121]
    connect \O $ibuf_key[121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_122
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [122]
    connect \O $ibuf_key[122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_123
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [123]
    connect \O $ibuf_key[123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_124
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [124]
    connect \O $ibuf_key[124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_125
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [125]
    connect \O $ibuf_key[125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_126
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [126]
    connect \O $ibuf_key[126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_127
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [127]
    connect \O $ibuf_key[127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [13]
    connect \O $ibuf_key[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [14]
    connect \O $ibuf_key[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [15]
    connect \O $ibuf_key[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [16]
    connect \O $ibuf_key[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [17]
    connect \O $ibuf_key[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [18]
    connect \O $ibuf_key[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [19]
    connect \O $ibuf_key[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [2]
    connect \O $ibuf_key[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [20]
    connect \O $ibuf_key[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [21]
    connect \O $ibuf_key[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [22]
    connect \O $ibuf_key[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [23]
    connect \O $ibuf_key[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [24]
    connect \O $ibuf_key[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [25]
    connect \O $ibuf_key[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [26]
    connect \O $ibuf_key[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [27]
    connect \O $ibuf_key[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [28]
    connect \O $ibuf_key[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [29]
    connect \O $ibuf_key[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [3]
    connect \O $ibuf_key[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [30]
    connect \O $ibuf_key[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [31]
    connect \O $ibuf_key[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_32
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [32]
    connect \O $ibuf_key[32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_33
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [33]
    connect \O $ibuf_key[33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_34
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [34]
    connect \O $ibuf_key[34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_35
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [35]
    connect \O $ibuf_key[35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_36
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [36]
    connect \O $ibuf_key[36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_37
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [37]
    connect \O $ibuf_key[37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_38
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [38]
    connect \O $ibuf_key[38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_39
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [39]
    connect \O $ibuf_key[39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [4]
    connect \O $ibuf_key[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_40
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [40]
    connect \O $ibuf_key[40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_41
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [41]
    connect \O $ibuf_key[41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_42
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [42]
    connect \O $ibuf_key[42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_43
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [43]
    connect \O $ibuf_key[43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_44
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [44]
    connect \O $ibuf_key[44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_45
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [45]
    connect \O $ibuf_key[45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_46
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [46]
    connect \O $ibuf_key[46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_47
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [47]
    connect \O $ibuf_key[47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_48
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [48]
    connect \O $ibuf_key[48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_49
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [49]
    connect \O $ibuf_key[49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [5]
    connect \O $ibuf_key[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_50
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [50]
    connect \O $ibuf_key[50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_51
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [51]
    connect \O $ibuf_key[51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_52
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [52]
    connect \O $ibuf_key[52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_53
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [53]
    connect \O $ibuf_key[53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_54
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [54]
    connect \O $ibuf_key[54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_55
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [55]
    connect \O $ibuf_key[55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_56
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [56]
    connect \O $ibuf_key[56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_57
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [57]
    connect \O $ibuf_key[57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_58
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [58]
    connect \O $ibuf_key[58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_59
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [59]
    connect \O $ibuf_key[59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [6]
    connect \O $ibuf_key[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_60
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [60]
    connect \O $ibuf_key[60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_61
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [61]
    connect \O $ibuf_key[61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_62
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [62]
    connect \O $ibuf_key[62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_63
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [63]
    connect \O $ibuf_key[63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_64
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [64]
    connect \O $ibuf_key[64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_65
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [65]
    connect \O $ibuf_key[65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_66
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [66]
    connect \O $ibuf_key[66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_67
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [67]
    connect \O $ibuf_key[67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_68
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [68]
    connect \O $ibuf_key[68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_69
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [69]
    connect \O $ibuf_key[69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [7]
    connect \O $ibuf_key[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_70
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [70]
    connect \O $ibuf_key[70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_71
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [71]
    connect \O $ibuf_key[71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_72
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [72]
    connect \O $ibuf_key[72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_73
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [73]
    connect \O $ibuf_key[73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_74
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [74]
    connect \O $ibuf_key[74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_75
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [75]
    connect \O $ibuf_key[75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_76
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [76]
    connect \O $ibuf_key[76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_77
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [77]
    connect \O $ibuf_key[77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_78
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [78]
    connect \O $ibuf_key[78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_79
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [79]
    connect \O $ibuf_key[79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [8]
    connect \O $ibuf_key[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_80
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [80]
    connect \O $ibuf_key[80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_81
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [81]
    connect \O $ibuf_key[81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_82
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [82]
    connect \O $ibuf_key[82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_83
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [83]
    connect \O $ibuf_key[83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_84
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [84]
    connect \O $ibuf_key[84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_85
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [85]
    connect \O $ibuf_key[85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_86
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [86]
    connect \O $ibuf_key[86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_87
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [87]
    connect \O $ibuf_key[87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_88
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [88]
    connect \O $ibuf_key[88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_89
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [89]
    connect \O $ibuf_key[89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [9]
    connect \O $ibuf_key[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_90
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [90]
    connect \O $ibuf_key[90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_91
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [91]
    connect \O $ibuf_key[91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_92
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [92]
    connect \O $ibuf_key[92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_93
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [93]
    connect \O $ibuf_key[93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_94
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [94]
    connect \O $ibuf_key[94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_95
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [95]
    connect \O $ibuf_key[95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_96
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [96]
    connect \O $ibuf_key[96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_97
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [97]
    connect \O $ibuf_key[97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_98
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [98]
    connect \O $ibuf_key[98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_key_99
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \key [99]
    connect \O $ibuf_key[99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_kld
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \kld
    connect \O $ibuf_kld
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_ld
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ld
    connect \O $ibuf_ld
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_rst
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \rst
    connect \O $ibuf_rst
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [0]
    connect \O $ibuf_text_in[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [1]
    connect \O $ibuf_text_in[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [10]
    connect \O $ibuf_text_in[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_100
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [100]
    connect \O $ibuf_text_in[100]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_101
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [101]
    connect \O $ibuf_text_in[101]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_102
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [102]
    connect \O $ibuf_text_in[102]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_103
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [103]
    connect \O $ibuf_text_in[103]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_104
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [104]
    connect \O $ibuf_text_in[104]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_105
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [105]
    connect \O $ibuf_text_in[105]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_106
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [106]
    connect \O $ibuf_text_in[106]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_107
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [107]
    connect \O $ibuf_text_in[107]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_108
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [108]
    connect \O $ibuf_text_in[108]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_109
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [109]
    connect \O $ibuf_text_in[109]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [11]
    connect \O $ibuf_text_in[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_110
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [110]
    connect \O $ibuf_text_in[110]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_111
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [111]
    connect \O $ibuf_text_in[111]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_112
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [112]
    connect \O $ibuf_text_in[112]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_113
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [113]
    connect \O $ibuf_text_in[113]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_114
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [114]
    connect \O $ibuf_text_in[114]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_115
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [115]
    connect \O $ibuf_text_in[115]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_116
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [116]
    connect \O $ibuf_text_in[116]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_117
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [117]
    connect \O $ibuf_text_in[117]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_118
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [118]
    connect \O $ibuf_text_in[118]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_119
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [119]
    connect \O $ibuf_text_in[119]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [12]
    connect \O $ibuf_text_in[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_120
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [120]
    connect \O $ibuf_text_in[120]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_121
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [121]
    connect \O $ibuf_text_in[121]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_122
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [122]
    connect \O $ibuf_text_in[122]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_123
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [123]
    connect \O $ibuf_text_in[123]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_124
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [124]
    connect \O $ibuf_text_in[124]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_125
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [125]
    connect \O $ibuf_text_in[125]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_126
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [126]
    connect \O $ibuf_text_in[126]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_127
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [127]
    connect \O $ibuf_text_in[127]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [13]
    connect \O $ibuf_text_in[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [14]
    connect \O $ibuf_text_in[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [15]
    connect \O $ibuf_text_in[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [16]
    connect \O $ibuf_text_in[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [17]
    connect \O $ibuf_text_in[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [18]
    connect \O $ibuf_text_in[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [19]
    connect \O $ibuf_text_in[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [2]
    connect \O $ibuf_text_in[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [20]
    connect \O $ibuf_text_in[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [21]
    connect \O $ibuf_text_in[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [22]
    connect \O $ibuf_text_in[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [23]
    connect \O $ibuf_text_in[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [24]
    connect \O $ibuf_text_in[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [25]
    connect \O $ibuf_text_in[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [26]
    connect \O $ibuf_text_in[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [27]
    connect \O $ibuf_text_in[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [28]
    connect \O $ibuf_text_in[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [29]
    connect \O $ibuf_text_in[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [3]
    connect \O $ibuf_text_in[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [30]
    connect \O $ibuf_text_in[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [31]
    connect \O $ibuf_text_in[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_32
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [32]
    connect \O $ibuf_text_in[32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_33
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [33]
    connect \O $ibuf_text_in[33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_34
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [34]
    connect \O $ibuf_text_in[34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_35
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [35]
    connect \O $ibuf_text_in[35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_36
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [36]
    connect \O $ibuf_text_in[36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_37
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [37]
    connect \O $ibuf_text_in[37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_38
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [38]
    connect \O $ibuf_text_in[38]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_39
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [39]
    connect \O $ibuf_text_in[39]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [4]
    connect \O $ibuf_text_in[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_40
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [40]
    connect \O $ibuf_text_in[40]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_41
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [41]
    connect \O $ibuf_text_in[41]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_42
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [42]
    connect \O $ibuf_text_in[42]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_43
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [43]
    connect \O $ibuf_text_in[43]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_44
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [44]
    connect \O $ibuf_text_in[44]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_45
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [45]
    connect \O $ibuf_text_in[45]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_46
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [46]
    connect \O $ibuf_text_in[46]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_47
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [47]
    connect \O $ibuf_text_in[47]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_48
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [48]
    connect \O $ibuf_text_in[48]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_49
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [49]
    connect \O $ibuf_text_in[49]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [5]
    connect \O $ibuf_text_in[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_50
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [50]
    connect \O $ibuf_text_in[50]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_51
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [51]
    connect \O $ibuf_text_in[51]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_52
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [52]
    connect \O $ibuf_text_in[52]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_53
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [53]
    connect \O $ibuf_text_in[53]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_54
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [54]
    connect \O $ibuf_text_in[54]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_55
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [55]
    connect \O $ibuf_text_in[55]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_56
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [56]
    connect \O $ibuf_text_in[56]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_57
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [57]
    connect \O $ibuf_text_in[57]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_58
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [58]
    connect \O $ibuf_text_in[58]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_59
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [59]
    connect \O $ibuf_text_in[59]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [6]
    connect \O $ibuf_text_in[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_60
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [60]
    connect \O $ibuf_text_in[60]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_61
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [61]
    connect \O $ibuf_text_in[61]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_62
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [62]
    connect \O $ibuf_text_in[62]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_63
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [63]
    connect \O $ibuf_text_in[63]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_64
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [64]
    connect \O $ibuf_text_in[64]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_65
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [65]
    connect \O $ibuf_text_in[65]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_66
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [66]
    connect \O $ibuf_text_in[66]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_67
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [67]
    connect \O $ibuf_text_in[67]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_68
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [68]
    connect \O $ibuf_text_in[68]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_69
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [69]
    connect \O $ibuf_text_in[69]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [7]
    connect \O $ibuf_text_in[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_70
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [70]
    connect \O $ibuf_text_in[70]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_71
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [71]
    connect \O $ibuf_text_in[71]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_72
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [72]
    connect \O $ibuf_text_in[72]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_73
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [73]
    connect \O $ibuf_text_in[73]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_74
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [74]
    connect \O $ibuf_text_in[74]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_75
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [75]
    connect \O $ibuf_text_in[75]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_76
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [76]
    connect \O $ibuf_text_in[76]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_77
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [77]
    connect \O $ibuf_text_in[77]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_78
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [78]
    connect \O $ibuf_text_in[78]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_79
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [79]
    connect \O $ibuf_text_in[79]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [8]
    connect \O $ibuf_text_in[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_80
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [80]
    connect \O $ibuf_text_in[80]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_81
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [81]
    connect \O $ibuf_text_in[81]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_82
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [82]
    connect \O $ibuf_text_in[82]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_83
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [83]
    connect \O $ibuf_text_in[83]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_84
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [84]
    connect \O $ibuf_text_in[84]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_85
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [85]
    connect \O $ibuf_text_in[85]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_86
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [86]
    connect \O $ibuf_text_in[86]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_87
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [87]
    connect \O $ibuf_text_in[87]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_88
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [88]
    connect \O $ibuf_text_in[88]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_89
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [89]
    connect \O $ibuf_text_in[89]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [9]
    connect \O $ibuf_text_in[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_90
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [90]
    connect \O $ibuf_text_in[90]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_91
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [91]
    connect \O $ibuf_text_in[91]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_92
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [92]
    connect \O $ibuf_text_in[92]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_93
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [93]
    connect \O $ibuf_text_in[93]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_94
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [94]
    connect \O $ibuf_text_in[94]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_95
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [95]
    connect \O $ibuf_text_in[95]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_96
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [96]
    connect \O $ibuf_text_in[96]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_97
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [97]
    connect \O $ibuf_text_in[97]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_98
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [98]
    connect \O $ibuf_text_in[98]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$aes_inv_cipher_top.$ibuf_text_in_99
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \text_in [99]
    connect \O $ibuf_text_in[99]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_done
    connect \I $obuf_done
    connect \O \done
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out
    connect \I $obuf_text_out[0]
    connect \O \text_out [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_1
    connect \I $obuf_text_out[1]
    connect \O \text_out [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_10
    connect \I $obuf_text_out[10]
    connect \O \text_out [10]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_100
    connect \I $obuf_text_out[100]
    connect \O \text_out [100]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_101
    connect \I $obuf_text_out[101]
    connect \O \text_out [101]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_102
    connect \I $obuf_text_out[102]
    connect \O \text_out [102]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_103
    connect \I $obuf_text_out[103]
    connect \O \text_out [103]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_104
    connect \I $obuf_text_out[104]
    connect \O \text_out [104]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_105
    connect \I $obuf_text_out[105]
    connect \O \text_out [105]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_106
    connect \I $obuf_text_out[106]
    connect \O \text_out [106]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_107
    connect \I $obuf_text_out[107]
    connect \O \text_out [107]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_108
    connect \I $obuf_text_out[108]
    connect \O \text_out [108]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_109
    connect \I $obuf_text_out[109]
    connect \O \text_out [109]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_11
    connect \I $obuf_text_out[11]
    connect \O \text_out [11]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_110
    connect \I $obuf_text_out[110]
    connect \O \text_out [110]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_111
    connect \I $obuf_text_out[111]
    connect \O \text_out [111]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_112
    connect \I $obuf_text_out[112]
    connect \O \text_out [112]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_113
    connect \I $obuf_text_out[113]
    connect \O \text_out [113]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_114
    connect \I $obuf_text_out[114]
    connect \O \text_out [114]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_115
    connect \I $obuf_text_out[115]
    connect \O \text_out [115]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_116
    connect \I $obuf_text_out[116]
    connect \O \text_out [116]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_117
    connect \I $obuf_text_out[117]
    connect \O \text_out [117]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_118
    connect \I $obuf_text_out[118]
    connect \O \text_out [118]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_119
    connect \I $obuf_text_out[119]
    connect \O \text_out [119]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_12
    connect \I $obuf_text_out[12]
    connect \O \text_out [12]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_120
    connect \I $obuf_text_out[120]
    connect \O \text_out [120]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_121
    connect \I $obuf_text_out[121]
    connect \O \text_out [121]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_122
    connect \I $obuf_text_out[122]
    connect \O \text_out [122]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_123
    connect \I $obuf_text_out[123]
    connect \O \text_out [123]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_124
    connect \I $obuf_text_out[124]
    connect \O \text_out [124]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_125
    connect \I $obuf_text_out[125]
    connect \O \text_out [125]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_126
    connect \I $obuf_text_out[126]
    connect \O \text_out [126]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_127
    connect \I $obuf_text_out[127]
    connect \O \text_out [127]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_13
    connect \I $obuf_text_out[13]
    connect \O \text_out [13]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_14
    connect \I $obuf_text_out[14]
    connect \O \text_out [14]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_15
    connect \I $obuf_text_out[15]
    connect \O \text_out [15]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_16
    connect \I $obuf_text_out[16]
    connect \O \text_out [16]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_17
    connect \I $obuf_text_out[17]
    connect \O \text_out [17]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_18
    connect \I $obuf_text_out[18]
    connect \O \text_out [18]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_19
    connect \I $obuf_text_out[19]
    connect \O \text_out [19]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_2
    connect \I $obuf_text_out[2]
    connect \O \text_out [2]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_20
    connect \I $obuf_text_out[20]
    connect \O \text_out [20]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_21
    connect \I $obuf_text_out[21]
    connect \O \text_out [21]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_22
    connect \I $obuf_text_out[22]
    connect \O \text_out [22]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_23
    connect \I $obuf_text_out[23]
    connect \O \text_out [23]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_24
    connect \I $obuf_text_out[24]
    connect \O \text_out [24]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_25
    connect \I $obuf_text_out[25]
    connect \O \text_out [25]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_26
    connect \I $obuf_text_out[26]
    connect \O \text_out [26]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_27
    connect \I $obuf_text_out[27]
    connect \O \text_out [27]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_28
    connect \I $obuf_text_out[28]
    connect \O \text_out [28]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_29
    connect \I $obuf_text_out[29]
    connect \O \text_out [29]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_3
    connect \I $obuf_text_out[3]
    connect \O \text_out [3]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_30
    connect \I $obuf_text_out[30]
    connect \O \text_out [30]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_31
    connect \I $obuf_text_out[31]
    connect \O \text_out [31]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_32
    connect \I $obuf_text_out[32]
    connect \O \text_out [32]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_33
    connect \I $obuf_text_out[33]
    connect \O \text_out [33]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_34
    connect \I $obuf_text_out[34]
    connect \O \text_out [34]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_35
    connect \I $obuf_text_out[35]
    connect \O \text_out [35]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_36
    connect \I $obuf_text_out[36]
    connect \O \text_out [36]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_37
    connect \I $obuf_text_out[37]
    connect \O \text_out [37]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_38
    connect \I $obuf_text_out[38]
    connect \O \text_out [38]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_39
    connect \I $obuf_text_out[39]
    connect \O \text_out [39]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_4
    connect \I $obuf_text_out[4]
    connect \O \text_out [4]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_40
    connect \I $obuf_text_out[40]
    connect \O \text_out [40]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_41
    connect \I $obuf_text_out[41]
    connect \O \text_out [41]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_42
    connect \I $obuf_text_out[42]
    connect \O \text_out [42]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_43
    connect \I $obuf_text_out[43]
    connect \O \text_out [43]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_44
    connect \I $obuf_text_out[44]
    connect \O \text_out [44]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_45
    connect \I $obuf_text_out[45]
    connect \O \text_out [45]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_46
    connect \I $obuf_text_out[46]
    connect \O \text_out [46]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_47
    connect \I $obuf_text_out[47]
    connect \O \text_out [47]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_48
    connect \I $obuf_text_out[48]
    connect \O \text_out [48]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_49
    connect \I $obuf_text_out[49]
    connect \O \text_out [49]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_5
    connect \I $obuf_text_out[5]
    connect \O \text_out [5]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_50
    connect \I $obuf_text_out[50]
    connect \O \text_out [50]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_51
    connect \I $obuf_text_out[51]
    connect \O \text_out [51]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_52
    connect \I $obuf_text_out[52]
    connect \O \text_out [52]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_53
    connect \I $obuf_text_out[53]
    connect \O \text_out [53]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_54
    connect \I $obuf_text_out[54]
    connect \O \text_out [54]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_55
    connect \I $obuf_text_out[55]
    connect \O \text_out [55]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_56
    connect \I $obuf_text_out[56]
    connect \O \text_out [56]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_57
    connect \I $obuf_text_out[57]
    connect \O \text_out [57]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_58
    connect \I $obuf_text_out[58]
    connect \O \text_out [58]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_59
    connect \I $obuf_text_out[59]
    connect \O \text_out [59]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_6
    connect \I $obuf_text_out[6]
    connect \O \text_out [6]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_60
    connect \I $obuf_text_out[60]
    connect \O \text_out [60]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_61
    connect \I $obuf_text_out[61]
    connect \O \text_out [61]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_62
    connect \I $obuf_text_out[62]
    connect \O \text_out [62]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_63
    connect \I $obuf_text_out[63]
    connect \O \text_out [63]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_64
    connect \I $obuf_text_out[64]
    connect \O \text_out [64]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_65
    connect \I $obuf_text_out[65]
    connect \O \text_out [65]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_66
    connect \I $obuf_text_out[66]
    connect \O \text_out [66]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_67
    connect \I $obuf_text_out[67]
    connect \O \text_out [67]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_68
    connect \I $obuf_text_out[68]
    connect \O \text_out [68]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_69
    connect \I $obuf_text_out[69]
    connect \O \text_out [69]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_7
    connect \I $obuf_text_out[7]
    connect \O \text_out [7]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_70
    connect \I $obuf_text_out[70]
    connect \O \text_out [70]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_71
    connect \I $obuf_text_out[71]
    connect \O \text_out [71]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_72
    connect \I $obuf_text_out[72]
    connect \O \text_out [72]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_73
    connect \I $obuf_text_out[73]
    connect \O \text_out [73]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_74
    connect \I $obuf_text_out[74]
    connect \O \text_out [74]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_75
    connect \I $obuf_text_out[75]
    connect \O \text_out [75]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_76
    connect \I $obuf_text_out[76]
    connect \O \text_out [76]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_77
    connect \I $obuf_text_out[77]
    connect \O \text_out [77]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_78
    connect \I $obuf_text_out[78]
    connect \O \text_out [78]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_79
    connect \I $obuf_text_out[79]
    connect \O \text_out [79]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_8
    connect \I $obuf_text_out[8]
    connect \O \text_out [8]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_80
    connect \I $obuf_text_out[80]
    connect \O \text_out [80]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_81
    connect \I $obuf_text_out[81]
    connect \O \text_out [81]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_82
    connect \I $obuf_text_out[82]
    connect \O \text_out [82]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_83
    connect \I $obuf_text_out[83]
    connect \O \text_out [83]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_84
    connect \I $obuf_text_out[84]
    connect \O \text_out [84]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_85
    connect \I $obuf_text_out[85]
    connect \O \text_out [85]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_86
    connect \I $obuf_text_out[86]
    connect \O \text_out [86]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_87
    connect \I $obuf_text_out[87]
    connect \O \text_out [87]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_88
    connect \I $obuf_text_out[88]
    connect \O \text_out [88]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_89
    connect \I $obuf_text_out[89]
    connect \O \text_out [89]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_9
    connect \I $obuf_text_out[9]
    connect \O \text_out [9]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_90
    connect \I $obuf_text_out[90]
    connect \O \text_out [90]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_91
    connect \I $obuf_text_out[91]
    connect \O \text_out [91]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_92
    connect \I $obuf_text_out[92]
    connect \O \text_out [92]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_93
    connect \I $obuf_text_out[93]
    connect \O \text_out [93]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_94
    connect \I $obuf_text_out[94]
    connect \O \text_out [94]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_95
    connect \I $obuf_text_out[95]
    connect \O \text_out [95]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_96
    connect \I $obuf_text_out[96]
    connect \O \text_out [96]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_97
    connect \I $obuf_text_out[97]
    connect \O \text_out [97]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_98
    connect \I $obuf_text_out[98]
    connect \O \text_out [98]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$aes_inv_cipher_top.$obuf_text_out_99
    connect \I $obuf_text_out[99]
    connect \O \text_out [99]
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\u0.\u0.$auto_1686.0.0_$flatten\u0.\u1.$auto_1686.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110101110110101010010110000000011110010110110011001010000010110100001000010111001101011111100001101100010011010000110001100110111110010100001010101110011101110100110000111000111101001101110010100100011101101100101101001000100011001100011111000111000011001111000011101110000011000011010111001010101110011010101100001000011101111011000000011010010000110011010110101001111100111000010001010100010111011110101001011000111110111010011011101111010001100011010110100101001100001110000101110001001010111100010111010000010001010111001111010011001011110101011110100010101100110110010101001010011101101010110001101011011010011011111001000111001110111100111100100100101011001000101100010101011001101001111000010010111000010010000000110010010010000101000111010001100101110000011011011000010110101111011011110000101001011100011101110010001101000100010010000001010100010001011011100010011111000000101100000011100110001100101011101011001000011110101111110101001111100010000010111010001001001011101011111111011000001001100001100110011011101001011110011111111110001000000100001110110101011011010111100111101010011100010011101100100101000111101000000101000110101000110101000100111110011110001010000011111110000001011111001010001011000010100110011010011010100001111111011101010101110111111010000110011110101100001001100010010100011100110111110110010110110101001011011101100011111110000100000111011010000000011010001010100111000010000101111111000110010100110110011110101100011101101010010101000000101101001101110000110110001101000101100100000110000100101110101101100100010011111101011111000101000000000010010000001111001101000000101100101100001100011000011001000111100011100000100000101010011000111011000011100011111000111100101101001010011010011001100111101110011111100110110001001101001001111111101101101111100000001110010101001001001110010101111101000101101010010101101111100000100011101011001111110100111110111001001100000101100101001110110101010111101011111111110001010110110011100000001001100001100010101101111011010111111001001111011011101110111110001100011
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110101110110101010010110000000011110010110110011001010000010110100001000010111001101011111100001101100010011010000110001100110111110010100001010101110011101110100110000111000111101001101110010100100011101101100101101001000100011001100011111000111000011001111000011101110000011000011010111001010101110011010101100001000011101111011000000011010010000110011010110101001111100111000010001010100010111011110101001011000111110111010011011101111010001100011010110100101001100001110000101110001001010111100010111010000010001010111001111010011001011110101011110100010101100110110010101001010011101101010110001101011011010011011111001000111001110111100111100100100101011001000101100010101011001101001111000010010111000010010000000110010010010000101000111010001100101110000011011011000010110101111011011110000101001011100011101110010001101000100010010000001010100010001011011100010011111000000101100000011100110001100101011101011001000011110101111110101001111100010000010111010001001001011101011111111011000001001100001100110011011101001011110011111111110001000000100001110110101011011010111100111101010011100010011101100100101000111101000000101000110101000110101000100111110011110001010000011111110000001011111001010001011000010100110011010011010100001111111011101010101110111111010000110011110101100001001100010010100011100110111110110010110110101001011011101100011111110000100000111011010000000011010001010100111000010000101111111000110010100110110011110101100011101101010010101000000101101001101110000110110001101000101100100000110000100101110101101100100010011111101011111000101000000000010010000001111001101000000101100101100001100011000011001000111100011100000100000101010011000111011000011100011111000111100101101001010011010011001100111101110011111100110110001001101001001111111101101101111100000001110010101001001001110010101111101000101101010010101101111100000100011101011001111110100111110111001001100000101100101001110110101010111101011111111110001010110110011100000001001100001100010101101111011010111111001001111011011101110111110001100011
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][23] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][22] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][21] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][20] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][19] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][18] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][17] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][16] 3'000 }
    connect \ADDR_A2 { 3'000 $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][15] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][14] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][13] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][12] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][11] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][10] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][9] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][8] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60500 $delete_wire$60499 $delete_wire$60498 $delete_wire$60497 $delete_wire$60496 $delete_wire$60495 $delete_wire$60494 $delete_wire$60493 \u0.subword[31] \u0.subword[30] \u0.subword[29] \u0.subword[28] \u0.subword[27] \u0.subword[26] \u0.subword[25] \u0.subword[24] }
    connect \RDATA_A2 { $delete_wire$60508 $delete_wire$60507 $delete_wire$60506 $delete_wire$60505 $delete_wire$60504 $delete_wire$60503 $delete_wire$60502 $delete_wire$60501 \u0.subword[23] \u0.subword[22] \u0.subword[21] \u0.subword[20] \u0.subword[19] \u0.subword[18] \u0.subword[17] \u0.subword[16] }
    connect \RDATA_B1 { $delete_wire$60524 $delete_wire$60523 $delete_wire$60522 $delete_wire$60521 $delete_wire$60520 $delete_wire$60519 $delete_wire$60518 $delete_wire$60517 $delete_wire$60516 $delete_wire$60515 $delete_wire$60514 $delete_wire$60513 $delete_wire$60512 $delete_wire$60511 $delete_wire$60510 $delete_wire$60509 }
    connect \RDATA_B2 { $delete_wire$60540 $delete_wire$60539 $delete_wire$60538 $delete_wire$60537 $delete_wire$60536 $delete_wire$60535 $delete_wire$60534 $delete_wire$60533 $delete_wire$60532 $delete_wire$60531 $delete_wire$60530 $delete_wire$60529 $delete_wire$60528 $delete_wire$60527 $delete_wire$60526 $delete_wire$60525 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60542 $delete_wire$60541 }
    connect \RPARITY_A2 { $delete_wire$60544 $delete_wire$60543 }
    connect \RPARITY_B1 { $delete_wire$60546 $delete_wire$60545 }
    connect \RPARITY_B2 { $delete_wire$60548 $delete_wire$60547 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\u0.\u2.$auto_1686.0.0_$flatten\u0.\u3.$auto_1686.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110101110110101010010110000000011110010110110011001010000010110100001000010111001101011111100001101100010011010000110001100110111110010100001010101110011101110100110000111000111101001101110010100100011101101100101101001000100011001100011111000111000011001111000011101110000011000011010111001010101110011010101100001000011101111011000000011010010000110011010110101001111100111000010001010100010111011110101001011000111110111010011011101111010001100011010110100101001100001110000101110001001010111100010111010000010001010111001111010011001011110101011110100010101100110110010101001010011101101010110001101011011010011011111001000111001110111100111100100100101011001000101100010101011001101001111000010010111000010010000000110010010010000101000111010001100101110000011011011000010110101111011011110000101001011100011101110010001101000100010010000001010100010001011011100010011111000000101100000011100110001100101011101011001000011110101111110101001111100010000010111010001001001011101011111111011000001001100001100110011011101001011110011111111110001000000100001110110101011011010111100111101010011100010011101100100101000111101000000101000110101000110101000100111110011110001010000011111110000001011111001010001011000010100110011010011010100001111111011101010101110111111010000110011110101100001001100010010100011100110111110110010110110101001011011101100011111110000100000111011010000000011010001010100111000010000101111111000110010100110110011110101100011101101010010101000000101101001101110000110110001101000101100100000110000100101110101101100100010011111101011111000101000000000010010000001111001101000000101100101100001100011000011001000111100011100000100000101010011000111011000011100011111000111100101101001010011010011001100111101110011111100110110001001101001001111111101101101111100000001110010101001001001110010101111101000101101010010101101111100000100011101011001111110100111110111001001100000101100101001110110101010111101011111111110001010110110011100000001001100001100010101101111011010111111001001111011011101110111110001100011
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110101110110101010010110000000011110010110110011001010000010110100001000010111001101011111100001101100010011010000110001100110111110010100001010101110011101110100110000111000111101001101110010100100011101101100101101001000100011001100011111000111000011001111000011101110000011000011010111001010101110011010101100001000011101111011000000011010010000110011010110101001111100111000010001010100010111011110101001011000111110111010011011101111010001100011010110100101001100001110000101110001001010111100010111010000010001010111001111010011001011110101011110100010101100110110010101001010011101101010110001101011011010011011111001000111001110111100111100100100101011001000101100010101011001101001111000010010111000010010000000110010010010000101000111010001100101110000011011011000010110101111011011110000101001011100011101110010001101000100010010000001010100010001011011100010011111000000101100000011100110001100101011101011001000011110101111110101001111100010000010111010001001001011101011111111011000001001100001100110011011101001011110011111111110001000000100001110110101011011010111100111101010011100010011101100100101000111101000000101000110101000110101000100111110011110001010000011111110000001011111001010001011000010100110011010011010100001111111011101010101110111111010000110011110101100001001100010010100011100110111110110010110110101001011011101100011111110000100000111011010000000011010001010100111000010000101111111000110010100110110011110101100011101101010010101000000101101001101110000110110001101000101100100000110000100101110101101100100010011111101011111000101000000000010010000001111001101000000101100101100001100011000011001000111100011100000100000101010011000111011000011100011111000111100101101001010011010011001100111101110011111100110110001001101001001111111101101101111100000001110010101001001001110010101111101000101101010010101101111100000100011101011001111110100111110111001001100000101100101001110110101010111101011111111110001010110110011100000001001100001100010101101111011010111111001001111011011101110111110001100011
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][7] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][6] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][5] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][4] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][3] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][2] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][1] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][31] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][30] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][29] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][28] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][27] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][26] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][25] $abc$12195$abc$5806$flatten\u0.$0\w[3][31:0][24] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60556 $delete_wire$60555 $delete_wire$60554 $delete_wire$60553 $delete_wire$60552 $delete_wire$60551 $delete_wire$60550 $delete_wire$60549 \u0.subword[15] \u0.subword[14] \u0.subword[13] \u0.subword[12] \u0.subword[11] \u0.subword[10] \u0.subword[9] \u0.subword[8] }
    connect \RDATA_A2 { $delete_wire$60564 $delete_wire$60563 $delete_wire$60562 $delete_wire$60561 $delete_wire$60560 $delete_wire$60559 $delete_wire$60558 $delete_wire$60557 \u0.subword[7] \u0.subword[6] \u0.subword[5] \u0.subword[4] \u0.subword[3] \u0.subword[2] \u0.subword[1] \u0.subword[0] }
    connect \RDATA_B1 { $delete_wire$60580 $delete_wire$60579 $delete_wire$60578 $delete_wire$60577 $delete_wire$60576 $delete_wire$60575 $delete_wire$60574 $delete_wire$60573 $delete_wire$60572 $delete_wire$60571 $delete_wire$60570 $delete_wire$60569 $delete_wire$60568 $delete_wire$60567 $delete_wire$60566 $delete_wire$60565 }
    connect \RDATA_B2 { $delete_wire$60596 $delete_wire$60595 $delete_wire$60594 $delete_wire$60593 $delete_wire$60592 $delete_wire$60591 $delete_wire$60590 $delete_wire$60589 $delete_wire$60588 $delete_wire$60587 $delete_wire$60586 $delete_wire$60585 $delete_wire$60584 $delete_wire$60583 $delete_wire$60582 $delete_wire$60581 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60598 $delete_wire$60597 }
    connect \RPARITY_A2 { $delete_wire$60600 $delete_wire$60599 }
    connect \RPARITY_B1 { $delete_wire$60602 $delete_wire$60601 }
    connect \RPARITY_B2 { $delete_wire$60604 $delete_wire$60603 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us00.$auto_1694.0.0_$flatten\us01.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa00[7:0][7] $0\sa00[7:0][6] $0\sa00[7:0][5] $0\sa00[7:0][4] $0\sa00[7:0][3] $0\sa00[7:0][2] $0\sa00[7:0][1] $0\sa00[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa01[7:0][7] $0\sa01[7:0][6] $0\sa01[7:0][5] $0\sa01[7:0][4] $0\sa01[7:0][3] $0\sa01[7:0][2] $0\sa01[7:0][1] $0\sa01[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60612 $delete_wire$60611 $delete_wire$60610 $delete_wire$60609 $delete_wire$60608 $delete_wire$60607 $delete_wire$60606 $delete_wire$60605 \us00.d[7] \us00.d[6] \us00.d[5] \us00.d[4] \us00.d[3] \us00.d[2] \us00.d[1] \us00.d[0] }
    connect \RDATA_A2 { $delete_wire$60620 $delete_wire$60619 $delete_wire$60618 $delete_wire$60617 $delete_wire$60616 $delete_wire$60615 $delete_wire$60614 $delete_wire$60613 \us01.d[7] \us01.d[6] \us01.d[5] \us01.d[4] \us01.d[3] \us01.d[2] \us01.d[1] \us01.d[0] }
    connect \RDATA_B1 { $delete_wire$60636 $delete_wire$60635 $delete_wire$60634 $delete_wire$60633 $delete_wire$60632 $delete_wire$60631 $delete_wire$60630 $delete_wire$60629 $delete_wire$60628 $delete_wire$60627 $delete_wire$60626 $delete_wire$60625 $delete_wire$60624 $delete_wire$60623 $delete_wire$60622 $delete_wire$60621 }
    connect \RDATA_B2 { $delete_wire$60652 $delete_wire$60651 $delete_wire$60650 $delete_wire$60649 $delete_wire$60648 $delete_wire$60647 $delete_wire$60646 $delete_wire$60645 $delete_wire$60644 $delete_wire$60643 $delete_wire$60642 $delete_wire$60641 $delete_wire$60640 $delete_wire$60639 $delete_wire$60638 $delete_wire$60637 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60654 $delete_wire$60653 }
    connect \RPARITY_A2 { $delete_wire$60656 $delete_wire$60655 }
    connect \RPARITY_B1 { $delete_wire$60658 $delete_wire$60657 }
    connect \RPARITY_B2 { $delete_wire$60660 $delete_wire$60659 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us02.$auto_1694.0.0_$flatten\us03.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa02[7:0][7] $0\sa02[7:0][6] $0\sa02[7:0][5] $0\sa02[7:0][4] $0\sa02[7:0][3] $0\sa02[7:0][2] $0\sa02[7:0][1] $0\sa02[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa03[7:0][7] $0\sa03[7:0][6] $0\sa03[7:0][5] $0\sa03[7:0][4] $0\sa03[7:0][3] $0\sa03[7:0][2] $0\sa03[7:0][1] $0\sa03[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60668 $delete_wire$60667 $delete_wire$60666 $delete_wire$60665 $delete_wire$60664 $delete_wire$60663 $delete_wire$60662 $delete_wire$60661 \us02.d[7] \us02.d[6] \us02.d[5] \us02.d[4] \us02.d[3] \us02.d[2] \us02.d[1] \us02.d[0] }
    connect \RDATA_A2 { $delete_wire$60676 $delete_wire$60675 $delete_wire$60674 $delete_wire$60673 $delete_wire$60672 $delete_wire$60671 $delete_wire$60670 $delete_wire$60669 \us03.d[7] \us03.d[6] \us03.d[5] \us03.d[4] \us03.d[3] \us03.d[2] \us03.d[1] \us03.d[0] }
    connect \RDATA_B1 { $delete_wire$60692 $delete_wire$60691 $delete_wire$60690 $delete_wire$60689 $delete_wire$60688 $delete_wire$60687 $delete_wire$60686 $delete_wire$60685 $delete_wire$60684 $delete_wire$60683 $delete_wire$60682 $delete_wire$60681 $delete_wire$60680 $delete_wire$60679 $delete_wire$60678 $delete_wire$60677 }
    connect \RDATA_B2 { $delete_wire$60708 $delete_wire$60707 $delete_wire$60706 $delete_wire$60705 $delete_wire$60704 $delete_wire$60703 $delete_wire$60702 $delete_wire$60701 $delete_wire$60700 $delete_wire$60699 $delete_wire$60698 $delete_wire$60697 $delete_wire$60696 $delete_wire$60695 $delete_wire$60694 $delete_wire$60693 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60710 $delete_wire$60709 }
    connect \RPARITY_A2 { $delete_wire$60712 $delete_wire$60711 }
    connect \RPARITY_B1 { $delete_wire$60714 $delete_wire$60713 }
    connect \RPARITY_B2 { $delete_wire$60716 $delete_wire$60715 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us10.$auto_1694.0.0_$flatten\us11.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa13[7:0][7] $0\sa13[7:0][6] $0\sa13[7:0][5] $0\sa13[7:0][4] $0\sa13[7:0][3] $0\sa13[7:0][2] $0\sa13[7:0][1] $0\sa13[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa10[7:0][7] $0\sa10[7:0][6] $0\sa10[7:0][5] $0\sa10[7:0][4] $0\sa10[7:0][3] $0\sa10[7:0][2] $0\sa10[7:0][1] $0\sa10[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60724 $delete_wire$60723 $delete_wire$60722 $delete_wire$60721 $delete_wire$60720 $delete_wire$60719 $delete_wire$60718 $delete_wire$60717 \us10.d[7] \us10.d[6] \us10.d[5] \us10.d[4] \us10.d[3] \us10.d[2] \us10.d[1] \us10.d[0] }
    connect \RDATA_A2 { $delete_wire$60732 $delete_wire$60731 $delete_wire$60730 $delete_wire$60729 $delete_wire$60728 $delete_wire$60727 $delete_wire$60726 $delete_wire$60725 \us11.d[7] \us11.d[6] \us11.d[5] \us11.d[4] \us11.d[3] \us11.d[2] \us11.d[1] \us11.d[0] }
    connect \RDATA_B1 { $delete_wire$60748 $delete_wire$60747 $delete_wire$60746 $delete_wire$60745 $delete_wire$60744 $delete_wire$60743 $delete_wire$60742 $delete_wire$60741 $delete_wire$60740 $delete_wire$60739 $delete_wire$60738 $delete_wire$60737 $delete_wire$60736 $delete_wire$60735 $delete_wire$60734 $delete_wire$60733 }
    connect \RDATA_B2 { $delete_wire$60764 $delete_wire$60763 $delete_wire$60762 $delete_wire$60761 $delete_wire$60760 $delete_wire$60759 $delete_wire$60758 $delete_wire$60757 $delete_wire$60756 $delete_wire$60755 $delete_wire$60754 $delete_wire$60753 $delete_wire$60752 $delete_wire$60751 $delete_wire$60750 $delete_wire$60749 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60766 $delete_wire$60765 }
    connect \RPARITY_A2 { $delete_wire$60768 $delete_wire$60767 }
    connect \RPARITY_B1 { $delete_wire$60770 $delete_wire$60769 }
    connect \RPARITY_B2 { $delete_wire$60772 $delete_wire$60771 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us12.$auto_1694.0.0_$flatten\us13.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa11[7:0][7] $0\sa11[7:0][6] $0\sa11[7:0][5] $0\sa11[7:0][4] $0\sa11[7:0][3] $0\sa11[7:0][2] $0\sa11[7:0][1] $0\sa11[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa12[7:0][7] $0\sa12[7:0][6] $0\sa12[7:0][5] $0\sa12[7:0][4] $0\sa12[7:0][3] $0\sa12[7:0][2] $0\sa12[7:0][1] $0\sa12[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60780 $delete_wire$60779 $delete_wire$60778 $delete_wire$60777 $delete_wire$60776 $delete_wire$60775 $delete_wire$60774 $delete_wire$60773 \us12.d[7] \us12.d[6] \us12.d[5] \us12.d[4] \us12.d[3] \us12.d[2] \us12.d[1] \us12.d[0] }
    connect \RDATA_A2 { $delete_wire$60788 $delete_wire$60787 $delete_wire$60786 $delete_wire$60785 $delete_wire$60784 $delete_wire$60783 $delete_wire$60782 $delete_wire$60781 \us13.d[7] \us13.d[6] \us13.d[5] \us13.d[4] \us13.d[3] \us13.d[2] \us13.d[1] \us13.d[0] }
    connect \RDATA_B1 { $delete_wire$60804 $delete_wire$60803 $delete_wire$60802 $delete_wire$60801 $delete_wire$60800 $delete_wire$60799 $delete_wire$60798 $delete_wire$60797 $delete_wire$60796 $delete_wire$60795 $delete_wire$60794 $delete_wire$60793 $delete_wire$60792 $delete_wire$60791 $delete_wire$60790 $delete_wire$60789 }
    connect \RDATA_B2 { $delete_wire$60820 $delete_wire$60819 $delete_wire$60818 $delete_wire$60817 $delete_wire$60816 $delete_wire$60815 $delete_wire$60814 $delete_wire$60813 $delete_wire$60812 $delete_wire$60811 $delete_wire$60810 $delete_wire$60809 $delete_wire$60808 $delete_wire$60807 $delete_wire$60806 $delete_wire$60805 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60822 $delete_wire$60821 }
    connect \RPARITY_A2 { $delete_wire$60824 $delete_wire$60823 }
    connect \RPARITY_B1 { $delete_wire$60826 $delete_wire$60825 }
    connect \RPARITY_B2 { $delete_wire$60828 $delete_wire$60827 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us20.$auto_1694.0.0_$flatten\us21.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa22[7:0][7] $0\sa22[7:0][6] $0\sa22[7:0][5] $0\sa22[7:0][4] $0\sa22[7:0][3] $0\sa22[7:0][2] $0\sa22[7:0][1] $0\sa22[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa23[7:0][7] $0\sa23[7:0][6] $0\sa23[7:0][5] $0\sa23[7:0][4] $0\sa23[7:0][3] $0\sa23[7:0][2] $0\sa23[7:0][1] $0\sa23[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60836 $delete_wire$60835 $delete_wire$60834 $delete_wire$60833 $delete_wire$60832 $delete_wire$60831 $delete_wire$60830 $delete_wire$60829 \us20.d[7] \us20.d[6] \us20.d[5] \us20.d[4] \us20.d[3] \us20.d[2] \us20.d[1] \us20.d[0] }
    connect \RDATA_A2 { $delete_wire$60844 $delete_wire$60843 $delete_wire$60842 $delete_wire$60841 $delete_wire$60840 $delete_wire$60839 $delete_wire$60838 $delete_wire$60837 \us21.d[7] \us21.d[6] \us21.d[5] \us21.d[4] \us21.d[3] \us21.d[2] \us21.d[1] \us21.d[0] }
    connect \RDATA_B1 { $delete_wire$60860 $delete_wire$60859 $delete_wire$60858 $delete_wire$60857 $delete_wire$60856 $delete_wire$60855 $delete_wire$60854 $delete_wire$60853 $delete_wire$60852 $delete_wire$60851 $delete_wire$60850 $delete_wire$60849 $delete_wire$60848 $delete_wire$60847 $delete_wire$60846 $delete_wire$60845 }
    connect \RDATA_B2 { $delete_wire$60876 $delete_wire$60875 $delete_wire$60874 $delete_wire$60873 $delete_wire$60872 $delete_wire$60871 $delete_wire$60870 $delete_wire$60869 $delete_wire$60868 $delete_wire$60867 $delete_wire$60866 $delete_wire$60865 $delete_wire$60864 $delete_wire$60863 $delete_wire$60862 $delete_wire$60861 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60878 $delete_wire$60877 }
    connect \RPARITY_A2 { $delete_wire$60880 $delete_wire$60879 }
    connect \RPARITY_B1 { $delete_wire$60882 $delete_wire$60881 }
    connect \RPARITY_B2 { $delete_wire$60884 $delete_wire$60883 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us22.$auto_1694.0.0_$flatten\us23.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa20[7:0][7] $0\sa20[7:0][6] $0\sa20[7:0][5] $0\sa20[7:0][4] $0\sa20[7:0][3] $0\sa20[7:0][2] $0\sa20[7:0][1] $0\sa20[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa21[7:0][7] $0\sa21[7:0][6] $0\sa21[7:0][5] $0\sa21[7:0][4] $0\sa21[7:0][3] $0\sa21[7:0][2] $0\sa21[7:0][1] $0\sa21[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60892 $delete_wire$60891 $delete_wire$60890 $delete_wire$60889 $delete_wire$60888 $delete_wire$60887 $delete_wire$60886 $delete_wire$60885 \us22.d[7] \us22.d[6] \us22.d[5] \us22.d[4] \us22.d[3] \us22.d[2] \us22.d[1] \us22.d[0] }
    connect \RDATA_A2 { $delete_wire$60900 $delete_wire$60899 $delete_wire$60898 $delete_wire$60897 $delete_wire$60896 $delete_wire$60895 $delete_wire$60894 $delete_wire$60893 \us23.d[7] \us23.d[6] \us23.d[5] \us23.d[4] \us23.d[3] \us23.d[2] \us23.d[1] \us23.d[0] }
    connect \RDATA_B1 { $delete_wire$60916 $delete_wire$60915 $delete_wire$60914 $delete_wire$60913 $delete_wire$60912 $delete_wire$60911 $delete_wire$60910 $delete_wire$60909 $delete_wire$60908 $delete_wire$60907 $delete_wire$60906 $delete_wire$60905 $delete_wire$60904 $delete_wire$60903 $delete_wire$60902 $delete_wire$60901 }
    connect \RDATA_B2 { $delete_wire$60932 $delete_wire$60931 $delete_wire$60930 $delete_wire$60929 $delete_wire$60928 $delete_wire$60927 $delete_wire$60926 $delete_wire$60925 $delete_wire$60924 $delete_wire$60923 $delete_wire$60922 $delete_wire$60921 $delete_wire$60920 $delete_wire$60919 $delete_wire$60918 $delete_wire$60917 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60934 $delete_wire$60933 }
    connect \RPARITY_A2 { $delete_wire$60936 $delete_wire$60935 }
    connect \RPARITY_B1 { $delete_wire$60938 $delete_wire$60937 }
    connect \RPARITY_B2 { $delete_wire$60940 $delete_wire$60939 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us30.$auto_1694.0.0_$flatten\us31.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa31[7:0][7] $0\sa31[7:0][6] $0\sa31[7:0][5] $0\sa31[7:0][4] $0\sa31[7:0][3] $0\sa31[7:0][2] $0\sa31[7:0][1] $0\sa31[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa32[7:0][7] $0\sa32[7:0][6] $0\sa32[7:0][5] $0\sa32[7:0][4] $0\sa32[7:0][3] $0\sa32[7:0][2] $0\sa32[7:0][1] $0\sa32[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$60948 $delete_wire$60947 $delete_wire$60946 $delete_wire$60945 $delete_wire$60944 $delete_wire$60943 $delete_wire$60942 $delete_wire$60941 \us30.d[7] \us30.d[6] \us30.d[5] \us30.d[4] \us30.d[3] \us30.d[2] \us30.d[1] \us30.d[0] }
    connect \RDATA_A2 { $delete_wire$60956 $delete_wire$60955 $delete_wire$60954 $delete_wire$60953 $delete_wire$60952 $delete_wire$60951 $delete_wire$60950 $delete_wire$60949 \us31.d[7] \us31.d[6] \us31.d[5] \us31.d[4] \us31.d[3] \us31.d[2] \us31.d[1] \us31.d[0] }
    connect \RDATA_B1 { $delete_wire$60972 $delete_wire$60971 $delete_wire$60970 $delete_wire$60969 $delete_wire$60968 $delete_wire$60967 $delete_wire$60966 $delete_wire$60965 $delete_wire$60964 $delete_wire$60963 $delete_wire$60962 $delete_wire$60961 $delete_wire$60960 $delete_wire$60959 $delete_wire$60958 $delete_wire$60957 }
    connect \RDATA_B2 { $delete_wire$60988 $delete_wire$60987 $delete_wire$60986 $delete_wire$60985 $delete_wire$60984 $delete_wire$60983 $delete_wire$60982 $delete_wire$60981 $delete_wire$60980 $delete_wire$60979 $delete_wire$60978 $delete_wire$60977 $delete_wire$60976 $delete_wire$60975 $delete_wire$60974 $delete_wire$60973 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$60990 $delete_wire$60989 }
    connect \RPARITY_A2 { $delete_wire$60992 $delete_wire$60991 }
    connect \RPARITY_B1 { $delete_wire$60994 $delete_wire$60993 }
    connect \RPARITY_B2 { $delete_wire$60996 $delete_wire$60995 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_$flatten\us32.$auto_1694.0.0_$flatten\us33.$auto_1694.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101000011000010000101010101011000110001010001101001111000010010011011010110011101111011101001111110000001000010101100010111011000011001100101010011100000110011110010111011111010111100100010110000111101010010101010101110010011010011101111100000101000001110111110011100110010011001001110011111011110101110010100101101000011010100101010110101000110011010100101111111010100010110000001011111111011001000000000100111010110010001000000010010101100010011000111000111000001111000100000110011101010001101110100011111111101000101101011001101011110001111111011000000110110111001101000100000011110011101001011000110010010110011111001010110111111000001101110111110000110001010101000001110011000101011011101101111100010011100010100101001000111010111000100011010111100010100011101101110110111110111010100011100111010000011011111111001111000101000010100110101101011011110011100100010011101001010110010010110011100111110011010110100111100001100111011001111111100101001011111101010110111000110011101001111010000010001000110010001001110100110101110001010000100110000000100000011101111011010111111000001000000100000111100111111110010101000111100011110001011001101000000000110010001011011001110111000000001010101100011100100111101110000101011010011101111001000110000000000101010111101100010010000100001001001110110001101101001110101011101000110000101010101111011011010101110011110110111111101010100000100100001110000011011001001001010110110011001010101110111001100010111001010010011010100000101101001100001101000100001100110010011110110111110000111001000100101110100011000101101101101010010011010001001011011011101101011001000100100110110010010100001100110101000010010111000001000010011101100001111111010010000100000101110010101010011001110111000111101001000111100001010100110001100101001010001111011010101001100101111101001110111101100010001000100010000111000111000110100100001111111111100101111100110111000001000111001111000110111110011111011110101111111001110000001100111101010001101000000101111110011100010100101001101100011000011010101011010100000100101010010
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A1 9
    parameter signed \READ_WIDTH_A2 9
    parameter signed \READ_WIDTH_B1 9
    parameter signed \READ_WIDTH_B2 9
    parameter signed \WRITE_WIDTH_A1 18
    parameter signed \WRITE_WIDTH_A2 18
    parameter signed \WRITE_WIDTH_B1 18
    parameter signed \WRITE_WIDTH_B2 18
    connect \ADDR_A1 { 3'000 $0\sa33[7:0][7] $0\sa33[7:0][6] $0\sa33[7:0][5] $0\sa33[7:0][4] $0\sa33[7:0][3] $0\sa33[7:0][2] $0\sa33[7:0][1] $0\sa33[7:0][0] 3'000 }
    connect \ADDR_A2 { 3'000 $0\sa30[7:0][7] $0\sa30[7:0][6] $0\sa30[7:0][5] $0\sa30[7:0][4] $0\sa30[7:0][3] $0\sa30[7:0][2] $0\sa30[7:0][1] $0\sa30[7:0][0] 3'000 }
    connect \ADDR_B1 14'xxxxxxxxxx0000
    connect \ADDR_B2 14'xxxxxxxxxx0000
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 2'00
    connect \BE_B2 2'00
    connect \CLK_A1 $clk_buf_$ibuf_clk
    connect \CLK_A2 $clk_buf_$ibuf_clk
    connect \CLK_B1 $clk_buf_$ibuf_clk
    connect \CLK_B2 $clk_buf_$ibuf_clk
    connect \RDATA_A1 { $delete_wire$61004 $delete_wire$61003 $delete_wire$61002 $delete_wire$61001 $delete_wire$61000 $delete_wire$60999 $delete_wire$60998 $delete_wire$60997 \us32.d[7] \us32.d[6] \us32.d[5] \us32.d[4] \us32.d[3] \us32.d[2] \us32.d[1] \us32.d[0] }
    connect \RDATA_A2 { $delete_wire$61012 $delete_wire$61011 $delete_wire$61010 $delete_wire$61009 $delete_wire$61008 $delete_wire$61007 $delete_wire$61006 $delete_wire$61005 \us33.d[7] \us33.d[6] \us33.d[5] \us33.d[4] \us33.d[3] \us33.d[2] \us33.d[1] \us33.d[0] }
    connect \RDATA_B1 { $delete_wire$61028 $delete_wire$61027 $delete_wire$61026 $delete_wire$61025 $delete_wire$61024 $delete_wire$61023 $delete_wire$61022 $delete_wire$61021 $delete_wire$61020 $delete_wire$61019 $delete_wire$61018 $delete_wire$61017 $delete_wire$61016 $delete_wire$61015 $delete_wire$61014 $delete_wire$61013 }
    connect \RDATA_B2 { $delete_wire$61044 $delete_wire$61043 $delete_wire$61042 $delete_wire$61041 $delete_wire$61040 $delete_wire$61039 $delete_wire$61038 $delete_wire$61037 $delete_wire$61036 $delete_wire$61035 $delete_wire$61034 $delete_wire$61033 $delete_wire$61032 $delete_wire$61031 $delete_wire$61030 $delete_wire$61029 }
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 { $delete_wire$61046 $delete_wire$61045 }
    connect \RPARITY_A2 { $delete_wire$61048 $delete_wire$61047 }
    connect \RPARITY_B1 { $delete_wire$61050 $delete_wire$61049 }
    connect \RPARITY_B2 { $delete_wire$61052 $delete_wire$61051 }
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 16'x
    connect \WDATA_B2 16'x
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 1'0
    connect \WEN_B2 1'0
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \kb.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { 6'000000 \dcnt[3] \dcnt[2] \dcnt[1] \dcnt[0] 5'00000 }
    connect \ADDR_B { 6'000000 \kcnt[3] \kcnt[2] \kcnt[1] \kcnt[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \kb_ld \kb_ld \kb_ld \kb_ld }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \w0[31] \w0[30] \w0[29] \w0[28] \w0[27] \w0[26] \w0[25] \w0[24] \w0[23] \w0[22] \w0[21] \w0[20] \w0[19] \w0[18] \w0[17] \w0[16] \w0[15] \w0[14] \w0[13] \w0[12] \w0[11] \w0[10] \w0[9] \w0[8] \w0[7] \w0[6] \w0[5] \w0[4] \w0[3] \w0[2] \w0[1] \w0[0] }
    connect \RDATA_B { $delete_wire$61084 $delete_wire$61083 $delete_wire$61082 $delete_wire$61081 $delete_wire$61080 $delete_wire$61079 $delete_wire$61078 $delete_wire$61077 $delete_wire$61076 $delete_wire$61075 $delete_wire$61074 $delete_wire$61073 $delete_wire$61072 $delete_wire$61071 $delete_wire$61070 $delete_wire$61069 $delete_wire$61068 $delete_wire$61067 $delete_wire$61066 $delete_wire$61065 $delete_wire$61064 $delete_wire$61063 $delete_wire$61062 $delete_wire$61061 $delete_wire$61060 $delete_wire$61059 $delete_wire$61058 $delete_wire$61057 $delete_wire$61056 $delete_wire$61055 $delete_wire$61054 $delete_wire$61053 }
    connect \REN_A 1'1
    connect \REN_B 1'0
    connect \RPARITY_A { \w1[3] \w1[2] \w1[1] \w1[0] }
    connect \RPARITY_B { $delete_wire$61088 $delete_wire$61087 $delete_wire$61086 $delete_wire$61085 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \u0.w[0][31] \u0.w[0][30] \u0.w[0][29] \u0.w[0][28] \u0.w[0][27] \u0.w[0][26] \u0.w[0][25] \u0.w[0][24] \u0.w[0][23] \u0.w[0][22] \u0.w[0][21] \u0.w[0][20] \u0.w[0][19] \u0.w[0][18] \u0.w[0][17] \u0.w[0][16] \u0.w[0][15] \u0.w[0][14] \u0.w[0][13] \u0.w[0][12] \u0.w[0][11] \u0.w[0][10] \u0.w[0][9] \u0.w[0][8] \u0.w[0][7] \u0.w[0][6] \u0.w[0][5] \u0.w[0][4] \u0.w[0][3] \u0.w[0][2] \u0.w[0][1] \u0.w[0][0] }
    connect \WEN_A 1'0
    connect \WEN_B \kb_ld
    connect \WPARITY_A 4'1111
    connect \WPARITY_B { \u0.w[1][3] \u0.w[1][2] \u0.w[1][1] \u0.w[1][0] }
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \kb.0.1
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { 6'000000 \dcnt[3] \dcnt[2] \dcnt[1] \dcnt[0] 5'00000 }
    connect \ADDR_B { 6'000000 \kcnt[3] \kcnt[2] \kcnt[1] \kcnt[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \kb_ld \kb_ld \kb_ld \kb_ld }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \w2[3] \w2[2] \w2[1] \w2[0] \w1[31] \w1[30] \w1[29] \w1[28] \w1[27] \w1[26] \w1[25] \w1[24] \w1[23] \w1[22] \w1[21] \w1[20] \w1[19] \w1[18] \w1[17] \w1[16] \w1[15] \w1[14] \w1[13] \w1[12] \w1[11] \w1[10] \w1[9] \w1[8] \w1[7] \w1[6] \w1[5] \w1[4] }
    connect \RDATA_B { $delete_wire$61120 $delete_wire$61119 $delete_wire$61118 $delete_wire$61117 $delete_wire$61116 $delete_wire$61115 $delete_wire$61114 $delete_wire$61113 $delete_wire$61112 $delete_wire$61111 $delete_wire$61110 $delete_wire$61109 $delete_wire$61108 $delete_wire$61107 $delete_wire$61106 $delete_wire$61105 $delete_wire$61104 $delete_wire$61103 $delete_wire$61102 $delete_wire$61101 $delete_wire$61100 $delete_wire$61099 $delete_wire$61098 $delete_wire$61097 $delete_wire$61096 $delete_wire$61095 $delete_wire$61094 $delete_wire$61093 $delete_wire$61092 $delete_wire$61091 $delete_wire$61090 $delete_wire$61089 }
    connect \REN_A 1'1
    connect \REN_B 1'0
    connect \RPARITY_A { \w2[7] \w2[6] \w2[5] \w2[4] }
    connect \RPARITY_B { $delete_wire$61124 $delete_wire$61123 $delete_wire$61122 $delete_wire$61121 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \u0.w[2][3] \u0.w[2][2] \u0.w[2][1] \u0.w[2][0] \u0.w[1][31] \u0.w[1][30] \u0.w[1][29] \u0.w[1][28] \u0.w[1][27] \u0.w[1][26] \u0.w[1][25] \u0.w[1][24] \u0.w[1][23] \u0.w[1][22] \u0.w[1][21] \u0.w[1][20] \u0.w[1][19] \u0.w[1][18] \u0.w[1][17] \u0.w[1][16] \u0.w[1][15] \u0.w[1][14] \u0.w[1][13] \u0.w[1][12] \u0.w[1][11] \u0.w[1][10] \u0.w[1][9] \u0.w[1][8] \u0.w[1][7] \u0.w[1][6] \u0.w[1][5] \u0.w[1][4] }
    connect \WEN_A 1'0
    connect \WEN_B \kb_ld
    connect \WPARITY_A 4'1111
    connect \WPARITY_B { \u0.w[2][7] \u0.w[2][6] \u0.w[2][5] \u0.w[2][4] }
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \kb.0.2
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { 6'000000 \dcnt[3] \dcnt[2] \dcnt[1] \dcnt[0] 5'00000 }
    connect \ADDR_B { 6'000000 \kcnt[3] \kcnt[2] \kcnt[1] \kcnt[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \kb_ld \kb_ld \kb_ld \kb_ld }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \w3[7] \w3[6] \w3[5] \w3[4] \w3[3] \w3[2] \w3[1] \w3[0] \w2[31] \w2[30] \w2[29] \w2[28] \w2[27] \w2[26] \w2[25] \w2[24] \w2[23] \w2[22] \w2[21] \w2[20] \w2[19] \w2[18] \w2[17] \w2[16] \w2[15] \w2[14] \w2[13] \w2[12] \w2[11] \w2[10] \w2[9] \w2[8] }
    connect \RDATA_B { $delete_wire$61156 $delete_wire$61155 $delete_wire$61154 $delete_wire$61153 $delete_wire$61152 $delete_wire$61151 $delete_wire$61150 $delete_wire$61149 $delete_wire$61148 $delete_wire$61147 $delete_wire$61146 $delete_wire$61145 $delete_wire$61144 $delete_wire$61143 $delete_wire$61142 $delete_wire$61141 $delete_wire$61140 $delete_wire$61139 $delete_wire$61138 $delete_wire$61137 $delete_wire$61136 $delete_wire$61135 $delete_wire$61134 $delete_wire$61133 $delete_wire$61132 $delete_wire$61131 $delete_wire$61130 $delete_wire$61129 $delete_wire$61128 $delete_wire$61127 $delete_wire$61126 $delete_wire$61125 }
    connect \REN_A 1'1
    connect \REN_B 1'0
    connect \RPARITY_A { \w3[11] \w3[10] \w3[9] \w3[8] }
    connect \RPARITY_B { $delete_wire$61160 $delete_wire$61159 $delete_wire$61158 $delete_wire$61157 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \u0.w[3][7] \u0.w[3][6] \u0.w[3][5] \u0.w[3][4] \u0.w[3][3] \u0.w[3][2] \u0.w[3][1] \u0.w[3][0] \u0.w[2][31] \u0.w[2][30] \u0.w[2][29] \u0.w[2][28] \u0.w[2][27] \u0.w[2][26] \u0.w[2][25] \u0.w[2][24] \u0.w[2][23] \u0.w[2][22] \u0.w[2][21] \u0.w[2][20] \u0.w[2][19] \u0.w[2][18] \u0.w[2][17] \u0.w[2][16] \u0.w[2][15] \u0.w[2][14] \u0.w[2][13] \u0.w[2][12] \u0.w[2][11] \u0.w[2][10] \u0.w[2][9] \u0.w[2][8] }
    connect \WEN_A 1'0
    connect \WEN_B \kb_ld
    connect \WPARITY_A 4'1111
    connect \WPARITY_B { \u0.w[3][11] \u0.w[3][10] \u0.w[3][9] \u0.w[3][8] }
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \kb.0.3
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { 6'000000 \dcnt[3] \dcnt[2] \dcnt[1] \dcnt[0] 5'00000 }
    connect \ADDR_B { 6'000000 \kcnt[3] \kcnt[2] \kcnt[1] \kcnt[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { 1'0 \kb_ld \kb_ld \kb_ld }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { $delete_wire$61172 $delete_wire$61171 $delete_wire$61170 $delete_wire$61169 $delete_wire$61168 $delete_wire$61167 $delete_wire$61166 $delete_wire$61165 $delete_wire$61164 $delete_wire$61163 $delete_wire$61162 $delete_wire$61161 \w3[31] \w3[30] \w3[29] \w3[28] \w3[27] \w3[26] \w3[25] \w3[24] \w3[23] \w3[22] \w3[21] \w3[20] \w3[19] \w3[18] \w3[17] \w3[16] \w3[15] \w3[14] \w3[13] \w3[12] }
    connect \RDATA_B { $delete_wire$61204 $delete_wire$61203 $delete_wire$61202 $delete_wire$61201 $delete_wire$61200 $delete_wire$61199 $delete_wire$61198 $delete_wire$61197 $delete_wire$61196 $delete_wire$61195 $delete_wire$61194 $delete_wire$61193 $delete_wire$61192 $delete_wire$61191 $delete_wire$61190 $delete_wire$61189 $delete_wire$61188 $delete_wire$61187 $delete_wire$61186 $delete_wire$61185 $delete_wire$61184 $delete_wire$61183 $delete_wire$61182 $delete_wire$61181 $delete_wire$61180 $delete_wire$61179 $delete_wire$61178 $delete_wire$61177 $delete_wire$61176 $delete_wire$61175 $delete_wire$61174 $delete_wire$61173 }
    connect \REN_A 1'1
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$61208 $delete_wire$61207 $delete_wire$61206 $delete_wire$61205 }
    connect \RPARITY_B { $delete_wire$61212 $delete_wire$61211 $delete_wire$61210 $delete_wire$61209 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 12'x \u0.w[3][31] \u0.w[3][30] \u0.w[3][29] \u0.w[3][28] \u0.w[3][27] \u0.w[3][26] \u0.w[3][25] \u0.w[3][24] \u0.w[3][23] \u0.w[3][22] \u0.w[3][21] \u0.w[3][20] \u0.w[3][19] \u0.w[3][18] \u0.w[3][17] \u0.w[3][16] \u0.w[3][15] \u0.w[3][14] \u0.w[3][13] \u0.w[3][12] }
    connect \WEN_A 1'0
    connect \WEN_B \kb_ld
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/09_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
