C:/FPGA_projects/binary_adder_segment_display/rtl/hex_7seg_decoder.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/hex_7seg_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hex_7seg_decoder

Top level modules:
	hex_7seg_decoder

} {} {}} C:/FPGA_projects/binary_adder_segment_display/rtl/tb_adder_nbit_top.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/tb_adder_nbit_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_adder_nbit_top

Top level modules:
	tb_adder_nbit_top

} {} {}} C:/FPGA_projects/binary_adder_segment_display/rtl/adder_nbit.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/adder_nbit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_nbit

Top level modules:
	adder_nbit

} {} {}} C:/FPGA_projects/binary_adder_segment_display/rtl/tb_hex_7seg_decoder.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/tb_hex_7seg_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_hex_7seg_decoder

Top level modules:
	tb_hex_7seg_decoder

} {} {}} C:/FPGA_projects/binary_adder_segment_display/rtl/tb_adder_nbit.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/tb_adder_nbit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_adder_nbit

Top level modules:
	tb_adder_nbit

} {} {}} C:/FPGA_projects/binary_adder_segment_display/rtl/adder_nbit_top.v {1 {vlog -work work -stats=none C:/FPGA_projects/binary_adder_segment_display/rtl/adder_nbit_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_nbit_top

Top level modules:
	adder_nbit_top

} {} {}}
