{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 12:59:17 2015 " "Info: Processing started: Sat Nov 14 12:59:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off N_bit_reg -c N_bit_reg " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off N_bit_reg -c N_bit_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vwf " "Info: Using vector source file \"D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|N_bit_reg\|data\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|N_bit_reg\|data\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|N_bit_reg\|data\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|N_bit_reg\|data\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|N_bit_reg\|data\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|N_bit_reg\|data\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|N_bit_reg\|data\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|N_bit_reg\|data\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|N_bit_reg\|D_FF:\\F:3:DFF\|q 4.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 4.0 ns on register \"\|N_bit_reg\|D_FF:\\F:3:DFF\|q\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|N_bit_reg\|D_FF:\\F:2:DFF\|q 4.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 4.0 ns on register \"\|N_bit_reg\|D_FF:\\F:2:DFF\|q\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|N_bit_reg\|D_FF:\\F:1:DFF\|q 4.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 4.0 ns on register \"\|N_bit_reg\|D_FF:\\F:1:DFF\|q\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|N_bit_reg\|D_FF:\\F:0:DFF\|q 4.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 4.0 ns on register \"\|N_bit_reg\|D_FF:\\F:0:DFF\|q\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     53.85 % " "Info: Simulation coverage is      53.85 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "5812 " "Info: Number of transitions in simulation is 5812" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 12:59:58 2015 " "Info: Processing ended: Sat Nov 14 12:59:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Info: Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
