
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
29       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59)
34       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v (2022-07-18 20:29:07, 2022-07-18 21:10:37)
35       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v (2022-07-18 20:32:57, 2022-07-18 21:11:32)
31       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Structures.v (2022-07-18 04:28:40, 2022-07-18 21:12:47)

*******************************************************************
Modules that may have changed as a result of file changes: 8
MID:  lib.cell.view
62       work.Controller.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
0        work.Counter.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (module definition)
64       work.FIFO.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v (2022-07-18 20:29:07, 2022-07-18 21:10:37) <-- (module definition)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v (2022-07-18 20:32:57, 2022-07-18 21:11:32) <-- (may instantiate this module)
65       work.PWM.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
59       work.Registers.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v (2022-07-18 20:29:07, 2022-07-18 21:10:37) <-- (may instantiate this module)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v (2022-07-18 20:32:57, 2022-07-18 21:11:32) <-- (may instantiate this module)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Structures.v (2022-07-18 04:28:40, 2022-07-18 21:12:47) <-- (may instantiate this module)
63       work.Streamer.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v (2022-07-18 20:32:57, 2022-07-18 21:11:32) <-- (module definition)
2        work.UART.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)
60       work.UART_Packets.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v (2022-07-18 20:41:31, 2022-07-18 21:12:59) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
28       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v (2022-07-18 19:16:27)
36       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\PWM.v (2022-07-18 18:02:04)
30       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Registers.v (2022-07-18 09:05:32)
32       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART.v (2022-07-18 20:43:13)
33       C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v (2022-07-18 20:06:20)
2        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2020-10-29 10:20:54)
3        C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v (2020-10-29 10:20:54)
4        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2020-10-29 10:23:10)
5        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2020-10-29 10:23:10)
6        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2020-10-29 10:23:10)
7        C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
