#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55cbe9db7a00 .scope module, "ALU" "ALU" 2 158;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero";
    .port_info 1 /OUTPUT 32 "ALUResult";
    .port_info 2 /OUTPUT 1 "C_out";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
o0x7f8c30e67378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55cbe9de5a30 .functor NOT 32, o0x7f8c30e67378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f8c30e670a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55cbe9de5cc0 .functor AND 32, L_0x55cbe9de5b10, o0x7f8c30e670a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55cbe9de5da0 .functor OR 32, L_0x55cbe9de5b10, o0x7f8c30e670a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f8c30e677c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55cbe9ddc1b0_0 .net "ALUControl", 2 0, o0x7f8c30e677c8;  0 drivers
v0x55cbe9ddc2b0_0 .net "ALUResult", 31 0, L_0x55cbe9df7010;  1 drivers
v0x55cbe9ddc370_0 .net "C_out", 0 0, L_0x55cbe9de5e80;  1 drivers
v0x55cbe9ddc470_0 .net "N0", 31 0, L_0x55cbe9de5cc0;  1 drivers
v0x55cbe9ddc540_0 .net "N1", 31 0, L_0x55cbe9de5da0;  1 drivers
v0x55cbe9ddc5e0_0 .net "N2", 31 0, L_0x55cbe9de5f70;  1 drivers
v0x55cbe9ddc6d0_0 .net "N3", 31 0, L_0x55cbe9df6a40;  1 drivers
v0x55cbe9ddc770_0 .net "SrcA", 31 0, o0x7f8c30e670a8;  0 drivers
v0x55cbe9ddc840_0 .net "SrcB", 31 0, o0x7f8c30e67378;  0 drivers
v0x55cbe9ddc9a0_0 .net "SrcB_not", 31 0, L_0x55cbe9de5a30;  1 drivers
v0x55cbe9ddca70_0 .net "Zero", 0 0, L_0x55cbe9df7670;  1 drivers
v0x55cbe9ddcb10_0 .net *"_ivl_11", 0 0, L_0x55cbe9df6840;  1 drivers
v0x55cbe9ddcbd0_0 .net *"_ivl_12", 0 0, L_0x55cbe9df6970;  1 drivers
L_0x7f8c30e1e0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddccb0_0 .net *"_ivl_17", 30 0, L_0x7f8c30e1e0f0;  1 drivers
L_0x7f8c30e1e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddcd90_0 .net/2u *"_ivl_20", 31 0, L_0x7f8c30e1e138;  1 drivers
v0x55cbe9ddce70_0 .net *"_ivl_22", 0 0, L_0x55cbe9df73a0;  1 drivers
L_0x7f8c30e1e180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddcf30_0 .net/2s *"_ivl_24", 1 0, L_0x7f8c30e1e180;  1 drivers
L_0x7f8c30e1e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddd120_0 .net/2s *"_ivl_26", 1 0, L_0x7f8c30e1e1c8;  1 drivers
v0x55cbe9ddd200_0 .net *"_ivl_28", 1 0, L_0x55cbe9df7490;  1 drivers
v0x55cbe9ddd2e0_0 .net "mux1_out", 31 0, L_0x55cbe9de5b10;  1 drivers
L_0x55cbe9de5bd0 .part o0x7f8c30e677c8, 2, 1;
L_0x55cbe9df6700 .part o0x7f8c30e677c8, 2, 1;
L_0x55cbe9df6840 .part L_0x55cbe9de5f70, 31, 1;
L_0x55cbe9df6970 .concat [ 1 0 0 0], L_0x55cbe9df6840;
L_0x55cbe9df6a40 .concat [ 1 31 0 0], L_0x55cbe9df6970, L_0x7f8c30e1e0f0;
L_0x55cbe9df7230 .part o0x7f8c30e677c8, 0, 2;
L_0x55cbe9df73a0 .cmp/eq 32, L_0x55cbe9df7010, L_0x7f8c30e1e138;
L_0x55cbe9df7490 .functor MUXZ 2, L_0x7f8c30e1e1c8, L_0x7f8c30e1e180, L_0x55cbe9df73a0, C4<>;
L_0x55cbe9df7670 .part L_0x55cbe9df7490, 0, 1;
S_0x55cbe9d713c0 .scope module, "add1" "adder" 2 178, 2 117 0, S_0x55cbe9db7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
v0x55cbe9d856a0_0 .net "C_in", 0 0, L_0x55cbe9df6700;  1 drivers
v0x55cbe9d85520_0 .net "C_out", 0 0, L_0x55cbe9de5e80;  alias, 1 drivers
v0x55cbe9d853a0_0 .net "SrcA", 31 0, L_0x55cbe9de5b10;  alias, 1 drivers
v0x55cbe9d85220_0 .net "SrcB", 31 0, o0x7f8c30e670a8;  alias, 0 drivers
v0x55cbe9d850a0_0 .net "Y", 31 0, L_0x55cbe9de5f70;  alias, 1 drivers
L_0x7f8c30e1e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cbe9d84f20_0 .net *"_ivl_10", 0 0, L_0x7f8c30e1e060;  1 drivers
v0x55cbe9dda880_0 .net *"_ivl_11", 32 0, L_0x55cbe9de62d0;  1 drivers
v0x55cbe9dda960_0 .net *"_ivl_13", 32 0, L_0x55cbe9de6480;  1 drivers
L_0x7f8c30e1e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddaa40_0 .net *"_ivl_16", 31 0, L_0x7f8c30e1e0a8;  1 drivers
v0x55cbe9ddab20_0 .net *"_ivl_17", 32 0, L_0x55cbe9df65c0;  1 drivers
v0x55cbe9ddac00_0 .net *"_ivl_3", 32 0, L_0x55cbe9de6060;  1 drivers
L_0x7f8c30e1e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cbe9ddace0_0 .net *"_ivl_6", 0 0, L_0x7f8c30e1e018;  1 drivers
v0x55cbe9ddadc0_0 .net *"_ivl_7", 32 0, L_0x55cbe9de6170;  1 drivers
L_0x55cbe9de5e80 .part L_0x55cbe9df65c0, 32, 1;
L_0x55cbe9de5f70 .part L_0x55cbe9df65c0, 0, 32;
L_0x55cbe9de6060 .concat [ 32 1 0 0], L_0x55cbe9de5b10, L_0x7f8c30e1e018;
L_0x55cbe9de6170 .concat [ 32 1 0 0], o0x7f8c30e670a8, L_0x7f8c30e1e060;
L_0x55cbe9de62d0 .arith/sum 33, L_0x55cbe9de6060, L_0x55cbe9de6170;
L_0x55cbe9de6480 .concat [ 1 32 0 0], L_0x55cbe9df6700, L_0x7f8c30e1e0a8;
L_0x55cbe9df65c0 .arith/sum 33, L_0x55cbe9de62d0, L_0x55cbe9de6480;
S_0x55cbe9ddaf40 .scope module, "mux1" "mux_2_32b" 2 171, 2 205 0, S_0x55cbe9db7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
v0x55cbe9ddb160_0 .net "D0", 31 0, o0x7f8c30e67378;  alias, 0 drivers
v0x55cbe9ddb240_0 .net "D1", 31 0, L_0x55cbe9de5a30;  alias, 1 drivers
v0x55cbe9ddb320_0 .net "out", 31 0, L_0x55cbe9de5b10;  alias, 1 drivers
v0x55cbe9ddb3c0_0 .net "sel", 0 0, L_0x55cbe9de5bd0;  1 drivers
L_0x55cbe9de5b10 .functor MUXZ 32, o0x7f8c30e67378, L_0x55cbe9de5a30, L_0x55cbe9de5bd0, C4<>;
S_0x55cbe9ddb4e0 .scope module, "mux2" "mux_4_32b" 2 181, 2 216 0, S_0x55cbe9db7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /INPUT 32 "D2";
    .port_info 5 /INPUT 32 "D3";
v0x55cbe9ddb760_0 .net "D0", 31 0, L_0x55cbe9de5cc0;  alias, 1 drivers
v0x55cbe9ddb840_0 .net "D1", 31 0, L_0x55cbe9de5da0;  alias, 1 drivers
v0x55cbe9ddb920_0 .net "D2", 31 0, L_0x55cbe9de5f70;  alias, 1 drivers
v0x55cbe9ddb9c0_0 .net "D3", 31 0, L_0x55cbe9df6a40;  alias, 1 drivers
v0x55cbe9ddba80_0 .net *"_ivl_1", 0 0, L_0x55cbe9df6bd0;  1 drivers
v0x55cbe9ddbbb0_0 .net *"_ivl_3", 0 0, L_0x55cbe9df6c70;  1 drivers
v0x55cbe9ddbc90_0 .net *"_ivl_4", 31 0, L_0x55cbe9df6d60;  1 drivers
v0x55cbe9ddbd70_0 .net *"_ivl_7", 0 0, L_0x55cbe9df6e50;  1 drivers
v0x55cbe9ddbe50_0 .net *"_ivl_8", 31 0, L_0x55cbe9df6f20;  1 drivers
v0x55cbe9ddbf30_0 .net "out", 31 0, L_0x55cbe9df7010;  alias, 1 drivers
v0x55cbe9ddc010_0 .net "sel", 1 0, L_0x55cbe9df7230;  1 drivers
L_0x55cbe9df6bd0 .part L_0x55cbe9df7230, 1, 1;
L_0x55cbe9df6c70 .part L_0x55cbe9df7230, 0, 1;
L_0x55cbe9df6d60 .functor MUXZ 32, L_0x55cbe9de5f70, L_0x55cbe9df6a40, L_0x55cbe9df6c70, C4<>;
L_0x55cbe9df6e50 .part L_0x55cbe9df7230, 0, 1;
L_0x55cbe9df6f20 .functor MUXZ 32, L_0x55cbe9de5cc0, L_0x55cbe9de5da0, L_0x55cbe9df6e50, C4<>;
L_0x55cbe9df7010 .functor MUXZ 32, L_0x55cbe9df6f20, L_0x55cbe9df6d60, L_0x55cbe9df6bd0, C4<>;
S_0x55cbe9dc1a80 .scope module, "AluDecoder" "AluDecoder" 2 239;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "AluOP";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0x55cbe9ddd4a0_0 .var "ALUControl", 2 0;
o0x7f8c30e67af8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55cbe9ddd5a0_0 .net "AluOP", 1 0, o0x7f8c30e67af8;  0 drivers
o0x7f8c30e67b28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cbe9ddd680_0 .net "Funct", 5 0, o0x7f8c30e67b28;  0 drivers
E_0x55cbe9d77aa0 .event edge, v0x55cbe9ddd5a0_0, v0x55cbe9ddd680_0;
S_0x55cbe9d7f010 .scope module, "And" "And" 2 146;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f8c30e67be8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f8c30e67c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55cbe9de6370 .functor AND 32, o0x7f8c30e67be8, o0x7f8c30e67c18, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x55cbe9ddd7c0_0 .net "SrcA", 31 0, o0x7f8c30e67be8;  0 drivers
v0x55cbe9ddd8a0_0 .net "SrcB", 31 0, o0x7f8c30e67c18;  0 drivers
v0x55cbe9ddd980_0 .net "Y", 31 0, L_0x55cbe9de6370;  1 drivers
S_0x55cbe9d7f1a0 .scope module, "Controller_tb" "Controller_tb" 3 6;
 .timescale 0 0;
v0x55cbe9ddf820_0 .net "ALUOp", 1 0, v0x55cbe9dde5e0_0;  1 drivers
v0x55cbe9ddf900_0 .net "ALUSrcA", 0 0, v0x55cbe9dde6e0_0;  1 drivers
v0x55cbe9ddf9d0_0 .net "ALUSrcB", 1 0, v0x55cbe9dde7a0_0;  1 drivers
v0x55cbe9ddfad0_0 .net "Branch", 0 0, v0x55cbe9dde890_0;  1 drivers
v0x55cbe9ddfba0_0 .var "Clk", 0 0;
v0x55cbe9ddfc40_0 .net "IRWrite", 0 0, v0x55cbe9ddea60_0;  1 drivers
v0x55cbe9ddfd10_0 .net "IorD", 0 0, v0x55cbe9ddeb20_0;  1 drivers
v0x55cbe9ddfde0_0 .net "Jump", 0 0, v0x55cbe9ddebe0_0;  1 drivers
v0x55cbe9ddfeb0_0 .net "MemWrite", 0 0, v0x55cbe9ddeca0_0;  1 drivers
v0x55cbe9ddff80_0 .net "MemtoReg", 0 0, v0x55cbe9ddedf0_0;  1 drivers
v0x55cbe9de0050_0 .var "Opcode", 5 0;
v0x55cbe9de0120_0 .net "PCSrc", 0 0, v0x55cbe9ddef90_0;  1 drivers
v0x55cbe9de01f0_0 .net "PCWrite", 0 0, v0x55cbe9ddf050_0;  1 drivers
v0x55cbe9de02c0_0 .net "RegDst", 0 0, v0x55cbe9ddf110_0;  1 drivers
v0x55cbe9de0390_0 .net "RegWrite", 0 0, v0x55cbe9ddf1d0_0;  1 drivers
v0x55cbe9de0460_0 .var "Reset", 0 0;
S_0x55cbe9dddaf0 .scope module, "dut" "mainDecoder" 3 26, 2 270 0, S_0x55cbe9d7f1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "IorD";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 1 "ALUSrcA";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 1 "PCWrite";
    .port_info 15 /OUTPUT 1 "Branch";
P_0x55cbe9dddcd0 .param/l "S0" 0 2 287, C4<0000>;
P_0x55cbe9dddd10 .param/l "S1" 0 2 288, C4<0001>;
P_0x55cbe9dddd50 .param/l "S2" 0 2 289, C4<0010>;
P_0x55cbe9dddd90 .param/l "S3" 0 2 290, C4<0011>;
P_0x55cbe9ddddd0 .param/l "S4" 0 2 291, C4<0100>;
P_0x55cbe9ddde10 .param/l "S5" 0 2 292, C4<0101>;
P_0x55cbe9ddde50 .param/l "S6" 0 2 293, C4<0110>;
P_0x55cbe9ddde90 .param/l "S7" 0 2 294, C4<0111>;
P_0x55cbe9ddded0 .param/l "S8" 0 2 295, C4<1000>;
v0x55cbe9dde5e0_0 .var "ALUOp", 1 0;
v0x55cbe9dde6e0_0 .var "ALUSrcA", 0 0;
v0x55cbe9dde7a0_0 .var "ALUSrcB", 1 0;
v0x55cbe9dde890_0 .var "Branch", 0 0;
v0x55cbe9dde950_0 .net "Clk", 0 0, v0x55cbe9ddfba0_0;  1 drivers
v0x55cbe9ddea60_0 .var "IRWrite", 0 0;
v0x55cbe9ddeb20_0 .var "IorD", 0 0;
v0x55cbe9ddebe0_0 .var "Jump", 0 0;
v0x55cbe9ddeca0_0 .var "MemWrite", 0 0;
v0x55cbe9ddedf0_0 .var "MemtoReg", 0 0;
v0x55cbe9ddeeb0_0 .net "Opcode", 5 0, v0x55cbe9de0050_0;  1 drivers
v0x55cbe9ddef90_0 .var "PCSrc", 0 0;
v0x55cbe9ddf050_0 .var "PCWrite", 0 0;
v0x55cbe9ddf110_0 .var "RegDst", 0 0;
v0x55cbe9ddf1d0_0 .var "RegWrite", 0 0;
v0x55cbe9ddf290_0 .net "Reset", 0 0, v0x55cbe9de0460_0;  1 drivers
v0x55cbe9ddf350_0 .var "nextstate", 3 0;
v0x55cbe9ddf540_0 .var "state", 3 0;
E_0x55cbe9dde4c0 .event edge, v0x55cbe9ddf540_0;
E_0x55cbe9dde520 .event edge, v0x55cbe9ddf540_0, v0x55cbe9ddeeb0_0;
E_0x55cbe9dde580 .event posedge, v0x55cbe9ddf290_0, v0x55cbe9dde950_0;
S_0x55cbe9d7f330 .scope module, "Instruction_memory" "Instruction_memory" 2 57;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x55cbe9df7940 .functor BUFZ 32, L_0x55cbe9df7760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f8c30e68368 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cbe9de0530_0 .net "A", 5 0, o0x7f8c30e68368;  0 drivers
v0x55cbe9de05d0 .array "RAM", 0 63, 31 0;
v0x55cbe9de0670_0 .net "RD", 31 0, L_0x55cbe9df7940;  1 drivers
v0x55cbe9de0740_0 .net *"_ivl_0", 31 0, L_0x55cbe9df7760;  1 drivers
v0x55cbe9de07e0_0 .net *"_ivl_2", 7 0, L_0x55cbe9df7800;  1 drivers
L_0x7f8c30e1e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de0880_0 .net *"_ivl_5", 1 0, L_0x7f8c30e1e210;  1 drivers
L_0x55cbe9df7760 .array/port v0x55cbe9de05d0, L_0x55cbe9df7800;
L_0x55cbe9df7800 .concat [ 6 2 0 0], o0x7f8c30e68368, L_0x7f8c30e1e210;
S_0x55cbe9d75210 .scope module, "Or" "Or" 2 136;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f8c30e684b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f8c30e684e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55cbe9df7a00 .functor OR 32, o0x7f8c30e684b8, o0x7f8c30e684e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cbe9de0920_0 .net "SrcA", 31 0, o0x7f8c30e684b8;  0 drivers
v0x55cbe9de09e0_0 .net "SrcB", 31 0, o0x7f8c30e684e8;  0 drivers
v0x55cbe9de0ac0_0 .net "Y", 31 0, L_0x55cbe9df7a00;  1 drivers
S_0x55cbe9d753f0 .scope module, "SignExtender" "SignExtender" 2 108;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v0x55cbe9de0c00_0 .net *"_ivl_1", 0 0, L_0x55cbe9df7a70;  1 drivers
v0x55cbe9de0ce0_0 .net *"_ivl_2", 15 0, L_0x55cbe9df7b40;  1 drivers
o0x7f8c30e68638 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbe9de0dc0_0 .net "extend", 15 0, o0x7f8c30e68638;  0 drivers
v0x55cbe9de0eb0_0 .net "extended", 31 0, L_0x55cbe9df80a0;  1 drivers
L_0x55cbe9df7a70 .part o0x7f8c30e68638, 15, 1;
LS_0x55cbe9df7b40_0_0 .concat [ 1 1 1 1], L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70;
LS_0x55cbe9df7b40_0_4 .concat [ 1 1 1 1], L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70;
LS_0x55cbe9df7b40_0_8 .concat [ 1 1 1 1], L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70;
LS_0x55cbe9df7b40_0_12 .concat [ 1 1 1 1], L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70, L_0x55cbe9df7a70;
L_0x55cbe9df7b40 .concat [ 4 4 4 4], LS_0x55cbe9df7b40_0_0, LS_0x55cbe9df7b40_0_4, LS_0x55cbe9df7b40_0_8, LS_0x55cbe9df7b40_0_12;
L_0x55cbe9df80a0 .concat [ 16 16 0 0], o0x7f8c30e68638, L_0x55cbe9df7b40;
S_0x55cbe9d9c560 .scope module, "controller" "controller" 2 488;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 6 "ALUControl";
    .port_info 10 /OUTPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "IRWrite";
    .port_info 13 /OUTPUT 1 "PCWrite";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 1 "ALUSrcA";
    .port_info 16 /OUTPUT 1 "PCEn";
o0x7f8c30e686f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cbe9de0ff0_0 .net "ALUControl", 5 0, o0x7f8c30e686f8;  0 drivers
o0x7f8c30e68728 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de10d0_0 .net "ALUSrcA", 0 0, o0x7f8c30e68728;  0 drivers
o0x7f8c30e68758 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55cbe9de1190_0 .net "ALUSrcB", 1 0, o0x7f8c30e68758;  0 drivers
o0x7f8c30e68788 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1280_0 .net "Branch", 0 0, o0x7f8c30e68788;  0 drivers
o0x7f8c30e687b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1340_0 .net "Clk", 0 0, o0x7f8c30e687b8;  0 drivers
o0x7f8c30e687e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cbe9de1450_0 .net "Funct", 5 0, o0x7f8c30e687e8;  0 drivers
o0x7f8c30e68818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1530_0 .net "IRWrite", 0 0, o0x7f8c30e68818;  0 drivers
o0x7f8c30e68848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de15f0_0 .net "IorD", 0 0, o0x7f8c30e68848;  0 drivers
o0x7f8c30e68878 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de16b0_0 .net "MemWrite", 0 0, o0x7f8c30e68878;  0 drivers
o0x7f8c30e688a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1800_0 .net "MemtoReg", 0 0, o0x7f8c30e688a8;  0 drivers
o0x7f8c30e688d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cbe9de18c0_0 .net "Opcode", 5 0, o0x7f8c30e688d8;  0 drivers
o0x7f8c30e68908 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de19a0_0 .net "PCEn", 0 0, o0x7f8c30e68908;  0 drivers
o0x7f8c30e68938 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1a60_0 .net "PCSrc", 0 0, o0x7f8c30e68938;  0 drivers
o0x7f8c30e68968 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1b20_0 .net "PCWrite", 0 0, o0x7f8c30e68968;  0 drivers
o0x7f8c30e68998 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1be0_0 .net "RegDst", 0 0, o0x7f8c30e68998;  0 drivers
o0x7f8c30e689c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1ca0_0 .net "RegWrite", 0 0, o0x7f8c30e689c8;  0 drivers
o0x7f8c30e689f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de1d60_0 .net "Zero", 0 0, o0x7f8c30e689f8;  0 drivers
S_0x55cbe9d9c890 .scope module, "data_memory" "data_memory" 2 78;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
o0x7f8c30e68d58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbe9de2420_0 .net "A", 31 0, o0x7f8c30e68d58;  0 drivers
o0x7f8c30e68d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de2520_0 .net "Clk", 0 0, o0x7f8c30e68d88;  0 drivers
v0x55cbe9de25e0_0 .var "RD", 31 0;
o0x7f8c30e68de8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbe9de26a0_0 .net "WD", 31 0, o0x7f8c30e68de8;  0 drivers
o0x7f8c30e68e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de2780_0 .net "WE", 0 0, o0x7f8c30e68e18;  0 drivers
v0x55cbe9de2840 .array "data", 0 63, 31 0;
E_0x55cbe9de2150 .event posedge, v0x55cbe9de2520_0;
v0x55cbe9de2840_0 .array/port v0x55cbe9de2840, 0;
v0x55cbe9de2840_1 .array/port v0x55cbe9de2840, 1;
v0x55cbe9de2840_2 .array/port v0x55cbe9de2840, 2;
E_0x55cbe9de21d0/0 .event edge, v0x55cbe9de2420_0, v0x55cbe9de2840_0, v0x55cbe9de2840_1, v0x55cbe9de2840_2;
v0x55cbe9de2840_3 .array/port v0x55cbe9de2840, 3;
v0x55cbe9de2840_4 .array/port v0x55cbe9de2840, 4;
v0x55cbe9de2840_5 .array/port v0x55cbe9de2840, 5;
v0x55cbe9de2840_6 .array/port v0x55cbe9de2840, 6;
E_0x55cbe9de21d0/1 .event edge, v0x55cbe9de2840_3, v0x55cbe9de2840_4, v0x55cbe9de2840_5, v0x55cbe9de2840_6;
v0x55cbe9de2840_7 .array/port v0x55cbe9de2840, 7;
v0x55cbe9de2840_8 .array/port v0x55cbe9de2840, 8;
v0x55cbe9de2840_9 .array/port v0x55cbe9de2840, 9;
v0x55cbe9de2840_10 .array/port v0x55cbe9de2840, 10;
E_0x55cbe9de21d0/2 .event edge, v0x55cbe9de2840_7, v0x55cbe9de2840_8, v0x55cbe9de2840_9, v0x55cbe9de2840_10;
v0x55cbe9de2840_11 .array/port v0x55cbe9de2840, 11;
v0x55cbe9de2840_12 .array/port v0x55cbe9de2840, 12;
v0x55cbe9de2840_13 .array/port v0x55cbe9de2840, 13;
v0x55cbe9de2840_14 .array/port v0x55cbe9de2840, 14;
E_0x55cbe9de21d0/3 .event edge, v0x55cbe9de2840_11, v0x55cbe9de2840_12, v0x55cbe9de2840_13, v0x55cbe9de2840_14;
v0x55cbe9de2840_15 .array/port v0x55cbe9de2840, 15;
v0x55cbe9de2840_16 .array/port v0x55cbe9de2840, 16;
v0x55cbe9de2840_17 .array/port v0x55cbe9de2840, 17;
v0x55cbe9de2840_18 .array/port v0x55cbe9de2840, 18;
E_0x55cbe9de21d0/4 .event edge, v0x55cbe9de2840_15, v0x55cbe9de2840_16, v0x55cbe9de2840_17, v0x55cbe9de2840_18;
v0x55cbe9de2840_19 .array/port v0x55cbe9de2840, 19;
v0x55cbe9de2840_20 .array/port v0x55cbe9de2840, 20;
v0x55cbe9de2840_21 .array/port v0x55cbe9de2840, 21;
v0x55cbe9de2840_22 .array/port v0x55cbe9de2840, 22;
E_0x55cbe9de21d0/5 .event edge, v0x55cbe9de2840_19, v0x55cbe9de2840_20, v0x55cbe9de2840_21, v0x55cbe9de2840_22;
v0x55cbe9de2840_23 .array/port v0x55cbe9de2840, 23;
v0x55cbe9de2840_24 .array/port v0x55cbe9de2840, 24;
v0x55cbe9de2840_25 .array/port v0x55cbe9de2840, 25;
v0x55cbe9de2840_26 .array/port v0x55cbe9de2840, 26;
E_0x55cbe9de21d0/6 .event edge, v0x55cbe9de2840_23, v0x55cbe9de2840_24, v0x55cbe9de2840_25, v0x55cbe9de2840_26;
v0x55cbe9de2840_27 .array/port v0x55cbe9de2840, 27;
v0x55cbe9de2840_28 .array/port v0x55cbe9de2840, 28;
v0x55cbe9de2840_29 .array/port v0x55cbe9de2840, 29;
v0x55cbe9de2840_30 .array/port v0x55cbe9de2840, 30;
E_0x55cbe9de21d0/7 .event edge, v0x55cbe9de2840_27, v0x55cbe9de2840_28, v0x55cbe9de2840_29, v0x55cbe9de2840_30;
v0x55cbe9de2840_31 .array/port v0x55cbe9de2840, 31;
v0x55cbe9de2840_32 .array/port v0x55cbe9de2840, 32;
v0x55cbe9de2840_33 .array/port v0x55cbe9de2840, 33;
v0x55cbe9de2840_34 .array/port v0x55cbe9de2840, 34;
E_0x55cbe9de21d0/8 .event edge, v0x55cbe9de2840_31, v0x55cbe9de2840_32, v0x55cbe9de2840_33, v0x55cbe9de2840_34;
v0x55cbe9de2840_35 .array/port v0x55cbe9de2840, 35;
v0x55cbe9de2840_36 .array/port v0x55cbe9de2840, 36;
v0x55cbe9de2840_37 .array/port v0x55cbe9de2840, 37;
v0x55cbe9de2840_38 .array/port v0x55cbe9de2840, 38;
E_0x55cbe9de21d0/9 .event edge, v0x55cbe9de2840_35, v0x55cbe9de2840_36, v0x55cbe9de2840_37, v0x55cbe9de2840_38;
v0x55cbe9de2840_39 .array/port v0x55cbe9de2840, 39;
v0x55cbe9de2840_40 .array/port v0x55cbe9de2840, 40;
v0x55cbe9de2840_41 .array/port v0x55cbe9de2840, 41;
v0x55cbe9de2840_42 .array/port v0x55cbe9de2840, 42;
E_0x55cbe9de21d0/10 .event edge, v0x55cbe9de2840_39, v0x55cbe9de2840_40, v0x55cbe9de2840_41, v0x55cbe9de2840_42;
v0x55cbe9de2840_43 .array/port v0x55cbe9de2840, 43;
v0x55cbe9de2840_44 .array/port v0x55cbe9de2840, 44;
v0x55cbe9de2840_45 .array/port v0x55cbe9de2840, 45;
v0x55cbe9de2840_46 .array/port v0x55cbe9de2840, 46;
E_0x55cbe9de21d0/11 .event edge, v0x55cbe9de2840_43, v0x55cbe9de2840_44, v0x55cbe9de2840_45, v0x55cbe9de2840_46;
v0x55cbe9de2840_47 .array/port v0x55cbe9de2840, 47;
v0x55cbe9de2840_48 .array/port v0x55cbe9de2840, 48;
v0x55cbe9de2840_49 .array/port v0x55cbe9de2840, 49;
v0x55cbe9de2840_50 .array/port v0x55cbe9de2840, 50;
E_0x55cbe9de21d0/12 .event edge, v0x55cbe9de2840_47, v0x55cbe9de2840_48, v0x55cbe9de2840_49, v0x55cbe9de2840_50;
v0x55cbe9de2840_51 .array/port v0x55cbe9de2840, 51;
v0x55cbe9de2840_52 .array/port v0x55cbe9de2840, 52;
v0x55cbe9de2840_53 .array/port v0x55cbe9de2840, 53;
v0x55cbe9de2840_54 .array/port v0x55cbe9de2840, 54;
E_0x55cbe9de21d0/13 .event edge, v0x55cbe9de2840_51, v0x55cbe9de2840_52, v0x55cbe9de2840_53, v0x55cbe9de2840_54;
v0x55cbe9de2840_55 .array/port v0x55cbe9de2840, 55;
v0x55cbe9de2840_56 .array/port v0x55cbe9de2840, 56;
v0x55cbe9de2840_57 .array/port v0x55cbe9de2840, 57;
v0x55cbe9de2840_58 .array/port v0x55cbe9de2840, 58;
E_0x55cbe9de21d0/14 .event edge, v0x55cbe9de2840_55, v0x55cbe9de2840_56, v0x55cbe9de2840_57, v0x55cbe9de2840_58;
v0x55cbe9de2840_59 .array/port v0x55cbe9de2840, 59;
v0x55cbe9de2840_60 .array/port v0x55cbe9de2840, 60;
v0x55cbe9de2840_61 .array/port v0x55cbe9de2840, 61;
v0x55cbe9de2840_62 .array/port v0x55cbe9de2840, 62;
E_0x55cbe9de21d0/15 .event edge, v0x55cbe9de2840_59, v0x55cbe9de2840_60, v0x55cbe9de2840_61, v0x55cbe9de2840_62;
v0x55cbe9de2840_63 .array/port v0x55cbe9de2840, 63;
E_0x55cbe9de21d0/16 .event edge, v0x55cbe9de2840_63;
E_0x55cbe9de21d0 .event/or E_0x55cbe9de21d0/0, E_0x55cbe9de21d0/1, E_0x55cbe9de21d0/2, E_0x55cbe9de21d0/3, E_0x55cbe9de21d0/4, E_0x55cbe9de21d0/5, E_0x55cbe9de21d0/6, E_0x55cbe9de21d0/7, E_0x55cbe9de21d0/8, E_0x55cbe9de21d0/9, E_0x55cbe9de21d0/10, E_0x55cbe9de21d0/11, E_0x55cbe9de21d0/12, E_0x55cbe9de21d0/13, E_0x55cbe9de21d0/14, E_0x55cbe9de21d0/15, E_0x55cbe9de21d0/16;
S_0x55cbe9d6cfb0 .scope module, "flopr" "flopr" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55cbe9d6d140 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
o0x7f8c30e69b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de3220_0 .net "Clk", 0 0, o0x7f8c30e69b38;  0 drivers
o0x7f8c30e69b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de3300_0 .net "Reset", 0 0, o0x7f8c30e69b68;  0 drivers
o0x7f8c30e69b98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cbe9de33c0_0 .net "d", 7 0, o0x7f8c30e69b98;  0 drivers
v0x55cbe9de3480_0 .var "q", 7 0;
E_0x55cbe9de31a0 .event posedge, v0x55cbe9de3300_0, v0x55cbe9de3220_0;
S_0x55cbe9d6d250 .scope module, "mux2" "mux2" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55cbe9d6d3e0 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000001000>;
o0x7f8c30e69cb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cbe9de3610_0 .net "d0", 7 0, o0x7f8c30e69cb8;  0 drivers
o0x7f8c30e69ce8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cbe9de3710_0 .net "d1", 7 0, o0x7f8c30e69ce8;  0 drivers
o0x7f8c30e69d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de37f0_0 .net "s", 0 0, o0x7f8c30e69d18;  0 drivers
v0x55cbe9de3890_0 .net "y", 7 0, L_0x55cbe9df8190;  1 drivers
L_0x55cbe9df8190 .functor MUXZ 8, o0x7f8c30e69cb8, o0x7f8c30e69ce8, o0x7f8c30e69d18, C4<>;
S_0x55cbe9d73fa0 .scope module, "mux_2_5b" "mux_2_5b" 2 518;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 5 "D0";
    .port_info 3 /INPUT 5 "D1";
o0x7f8c30e69e38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbe9de3a20_0 .net "D0", 4 0, o0x7f8c30e69e38;  0 drivers
o0x7f8c30e69e68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbe9de3b20_0 .net "D1", 4 0, o0x7f8c30e69e68;  0 drivers
v0x55cbe9de3c00_0 .net "out", 4 0, L_0x55cbe9df8290;  1 drivers
o0x7f8c30e69ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de3cc0_0 .net "sel", 0 0, o0x7f8c30e69ec8;  0 drivers
L_0x55cbe9df8290 .functor MUXZ 5, o0x7f8c30e69e38, o0x7f8c30e69e68, o0x7f8c30e69ec8, C4<>;
S_0x55cbe9d741a0 .scope module, "registerFile" "registerFile" 2 34;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
o0x7f8c30e69fb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbe9de3eb0_0 .net "A1", 4 0, o0x7f8c30e69fb8;  0 drivers
o0x7f8c30e69fe8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbe9de3fb0_0 .net "A2", 4 0, o0x7f8c30e69fe8;  0 drivers
o0x7f8c30e6a018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbe9de4090_0 .net "A3", 4 0, o0x7f8c30e6a018;  0 drivers
o0x7f8c30e6a048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de4150_0 .net "Clk", 0 0, o0x7f8c30e6a048;  0 drivers
v0x55cbe9de4210_0 .net "RD1", 31 0, L_0x55cbe9df88f0;  1 drivers
v0x55cbe9de4340_0 .net "RD2", 31 0, L_0x55cbe9df8f70;  1 drivers
o0x7f8c30e6a0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbe9de4420_0 .net "WD3", 31 0, o0x7f8c30e6a0d8;  0 drivers
o0x7f8c30e6a108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbe9de4500_0 .net "WE3", 0 0, o0x7f8c30e6a108;  0 drivers
v0x55cbe9de45c0_0 .net *"_ivl_0", 31 0, L_0x55cbe9df83f0;  1 drivers
v0x55cbe9de46a0_0 .net *"_ivl_10", 6 0, L_0x55cbe9df8730;  1 drivers
L_0x7f8c30e1e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de4780_0 .net *"_ivl_13", 1 0, L_0x7f8c30e1e2e8;  1 drivers
L_0x7f8c30e1e330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de4860_0 .net/2u *"_ivl_14", 31 0, L_0x7f8c30e1e330;  1 drivers
v0x55cbe9de4940_0 .net *"_ivl_18", 31 0, L_0x55cbe9df8a80;  1 drivers
L_0x7f8c30e1e378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de4a20_0 .net *"_ivl_21", 26 0, L_0x7f8c30e1e378;  1 drivers
L_0x7f8c30e1e3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de4b00_0 .net/2u *"_ivl_22", 31 0, L_0x7f8c30e1e3c0;  1 drivers
v0x55cbe9de4be0_0 .net *"_ivl_24", 0 0, L_0x55cbe9df8bb0;  1 drivers
v0x55cbe9de4ca0_0 .net *"_ivl_26", 31 0, L_0x55cbe9df8cf0;  1 drivers
v0x55cbe9de4e90_0 .net *"_ivl_28", 6 0, L_0x55cbe9df8de0;  1 drivers
L_0x7f8c30e1e258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de4f70_0 .net *"_ivl_3", 26 0, L_0x7f8c30e1e258;  1 drivers
L_0x7f8c30e1e408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de5050_0 .net *"_ivl_31", 1 0, L_0x7f8c30e1e408;  1 drivers
L_0x7f8c30e1e450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de5130_0 .net/2u *"_ivl_32", 31 0, L_0x7f8c30e1e450;  1 drivers
L_0x7f8c30e1e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de5210_0 .net/2u *"_ivl_4", 31 0, L_0x7f8c30e1e2a0;  1 drivers
v0x55cbe9de52f0_0 .net *"_ivl_6", 0 0, L_0x55cbe9df8570;  1 drivers
v0x55cbe9de53b0_0 .net *"_ivl_8", 31 0, L_0x55cbe9df8690;  1 drivers
v0x55cbe9de5490 .array "internal_mem", 0 31, 31 0;
E_0x55cbe9de3e30 .event posedge, v0x55cbe9de4150_0;
L_0x55cbe9df83f0 .concat [ 5 27 0 0], o0x7f8c30e69fb8, L_0x7f8c30e1e258;
L_0x55cbe9df8570 .cmp/ne 32, L_0x55cbe9df83f0, L_0x7f8c30e1e2a0;
L_0x55cbe9df8690 .array/port v0x55cbe9de5490, L_0x55cbe9df8730;
L_0x55cbe9df8730 .concat [ 5 2 0 0], o0x7f8c30e69fb8, L_0x7f8c30e1e2e8;
L_0x55cbe9df88f0 .functor MUXZ 32, L_0x7f8c30e1e330, L_0x55cbe9df8690, L_0x55cbe9df8570, C4<>;
L_0x55cbe9df8a80 .concat [ 5 27 0 0], o0x7f8c30e69fe8, L_0x7f8c30e1e378;
L_0x55cbe9df8bb0 .cmp/ne 32, L_0x55cbe9df8a80, L_0x7f8c30e1e3c0;
L_0x55cbe9df8cf0 .array/port v0x55cbe9de5490, L_0x55cbe9df8de0;
L_0x55cbe9df8de0 .concat [ 5 2 0 0], o0x7f8c30e69fe8, L_0x7f8c30e1e408;
L_0x55cbe9df8f70 .functor MUXZ 32, L_0x7f8c30e1e450, L_0x55cbe9df8cf0, L_0x55cbe9df8bb0, C4<>;
S_0x55cbe9d71230 .scope module, "shift_left_2" "shift_left_2" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "shifted_out";
    .port_info 1 /INPUT 32 "shift_in";
v0x55cbe9de5650_0 .net *"_ivl_2", 29 0, L_0x55cbe9df9110;  1 drivers
L_0x7f8c30e1e498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbe9de5750_0 .net *"_ivl_4", 1 0, L_0x7f8c30e1e498;  1 drivers
o0x7f8c30e6a618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbe9de5830_0 .net "shift_in", 31 0, o0x7f8c30e6a618;  0 drivers
v0x55cbe9de58f0_0 .net "shifted_out", 31 0, L_0x55cbe9df91b0;  1 drivers
L_0x55cbe9df9110 .part o0x7f8c30e6a618, 0, 30;
L_0x55cbe9df91b0 .concat [ 2 30 0 0], L_0x7f8c30e1e498, L_0x55cbe9df9110;
    .scope S_0x55cbe9dc1a80;
T_0 ;
    %wait E_0x55cbe9d77aa0;
    %load/vec4 v0x55cbe9ddd5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v0x55cbe9ddd680_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55cbe9ddd4a0_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cbe9dddaf0;
T_1 ;
    %wait E_0x55cbe9dde580;
    %load/vec4 v0x55cbe9ddf290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cbe9ddf540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55cbe9ddf350_0;
    %assign/vec4 v0x55cbe9ddf540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cbe9dddaf0;
T_2 ;
    %wait E_0x55cbe9dde520;
    %load/vec4 v0x55cbe9ddf540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x55cbe9ddeeb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x55cbe9ddeeb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbe9ddf350_0, 0, 4;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cbe9dddaf0;
T_3 ;
    %wait E_0x55cbe9dde4c0;
    %load/vec4 v0x55cbe9ddf540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddedf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeca0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf110_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf1d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddebe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddeb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9ddef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9dde6e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddea60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55cbe9ddf050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbe9dde890_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cbe9dde5e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cbe9dde7a0_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cbe9d7f1a0;
T_4 ;
    %vpi_call 3 20 "$display", "starting controller test" {0 0 0};
    %vpi_call 3 21 "$dumpfile", "Controller.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55cbe9d7f1a0;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cbe9de0050_0, 0;
    %delay 10, 0;
    %end;
    .thread T_5;
    .scope S_0x55cbe9d7f1a0;
T_6 ;
    %delay 150, 0;
    %vpi_call 3 38 "$stop" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55cbe9d7f1a0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cbe9de0460_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cbe9de0460_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55cbe9d7f1a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cbe9ddfba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cbe9ddfba0_0, 0;
    %delay 10, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cbe9d7f330;
T_9 ;
    %vpi_call 2 65 "$readmemh", "memfile.dat", v0x55cbe9de05d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55cbe9d9c890;
T_10 ;
    %wait E_0x55cbe9de21d0;
    %load/vec4 v0x55cbe9de2420_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55cbe9de2840, 4;
    %assign/vec4 v0x55cbe9de25e0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55cbe9d9c890;
T_11 ;
    %wait E_0x55cbe9de2150;
    %load/vec4 v0x55cbe9de2780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55cbe9de26a0_0;
    %load/vec4 v0x55cbe9de2420_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cbe9de2840, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55cbe9d6cfb0;
T_12 ;
    %wait E_0x55cbe9de31a0;
    %load/vec4 v0x55cbe9de3300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cbe9de3480_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55cbe9de33c0_0;
    %assign/vec4 v0x55cbe9de3480_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55cbe9d741a0;
T_13 ;
    %wait E_0x55cbe9de3e30;
    %load/vec4 v0x55cbe9de4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55cbe9de4420_0;
    %load/vec4 v0x55cbe9de4090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cbe9de5490, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./MIPS_Multicycle.v";
    "Controller_tb.v";
