#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue May 17 15:01:44 2022
# Process ID: 16928
# Current directory: D:/intelight/intelight_backup3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4672 D:\intelight\intelight_backup3\intelight.xpr
# Log file: D:/intelight/intelight_backup3/vivado.log
# Journal file: D:/intelight/intelight_backup3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup3/intelight.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1328.887 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top system_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_1bit
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module enabler4_32bit
INFO: [VRFC 10-311] analyzing module enabler_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to1_2bit
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_1bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_3bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_3bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-311] analyzing module reg_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_delta
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:41]
WARNING: [VRFC 10-8497] literal value 'd5 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:42]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2458] undeclared symbol state_sim_sel, assumed default net type wire [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v:161]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_input_interface
INFO: [VRFC 10-311] analyzing module bram_output_interface
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module en_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_output_interface_0_0/sim/testbench_bram_output_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_input_interface_0_0/sim/testbench_bram_input_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_wrapper_tb_behav xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_wrapper_tb_behav xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r0' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:131]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r1' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:132]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r2' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:133]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r3' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:134]
WARNING: [VRFC 10-5021] port 'batas_3' is not connected on this instance [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.enabler_32bit
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.reg_3bit
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.mux4to1_3bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.multiply_delta
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.mux2to1_1bit
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.reg_1bit
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.enabler_1bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.testbench_cnst_0_4bit_0
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.en_decoder
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.bram_input_interface
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.bram_output_interface
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim/xsim.dir/testbench_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 17 15:07:27 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1328.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_behav -key {Behavioral:sim_1:Functional:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/memory.protoinst" -view {D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/memory.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/memory.protoinst for the following reason(s):
There are no instances of module "memory" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_1.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_1.PL_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_2.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_2.PL_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_3.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_3.PL_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 60000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 60000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 80000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 80000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 100000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 100000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 120000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 120000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 140000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 140000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 160000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 160000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 200000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 200000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 220000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 220000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 240000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 240000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 260000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 260000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 280000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 280000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 300000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 300000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 320000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 320000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 340000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 340000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 360000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 360000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 380000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 380000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 400000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 400000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 420000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 420000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 440000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 440000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 460000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 460000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 480000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 480000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 500000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 500000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 520000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 520000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 540000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 540000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1368.840 ; gain = 39.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1368.840 ; gain = 39.953
run 10 s
launch_runs synth_1 -jobs 8
[Tue May 17 15:08:32 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup3/intelight.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_CU_0_0/testbench_CU_0_0.dcp' for cell 'testbench_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_input_interface_0_0/testbench_bram_input_interface_0_0.dcp' for cell 'testbench_i/bram_input_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_output_interface_0_0/testbench_bram_output_interface_0_0.dcp' for cell 'testbench_i/bram_output_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PG_0_0/testbench_PG_0_0.dcp' for cell 'testbench_i/AGENT/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_QA_0_0/testbench_QA_0_0.dcp' for cell 'testbench_i/AGENT/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_RD_0_0/testbench_RD_0_0.dcp' for cell 'testbench_i/EV/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_SD_0_0/testbench_SD_0_0.dcp' for cell 'testbench_i/EV/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_0_0/testbench_Action_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/Action_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_0_0/testbench_PL_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/PL_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_1_0/testbench_Action_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/Action_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_1_0/testbench_PL_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/PL_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_2_0/testbench_Action_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/Action_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_2_0/testbench_PL_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/PL_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_3_0/testbench_Action_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/Action_RAM_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_3_0/testbench_PL_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/PL_RAM_3'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1744.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sel_sim'. [D:/intelight/PYNQ-Z1_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Tx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Rx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1840.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1984.012 ; gain = 603.266
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.121 ; gain = 34.473
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.297 ; gain = 385.176
INFO: [SIM-utils-36] Netlist generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_3
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_4
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_5
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_16
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_17
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply_6
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_13
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_14
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_15
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_10
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_11
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_12
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_7
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_8
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_9
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_analyzer
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_gsg
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_1
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_2
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_mux2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_3
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_4
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_5
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_bram_input_interface
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_en_decoder
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit_2
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0_bram_output_interface
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2409.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r0' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:131]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r1' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:132]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r2' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:133]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r3' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:134]
WARNING: [VRFC 10-5021] port 'batas_3' is not connected on this instance [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit_0
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_1
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_2
Compiling module xil_defaultlib.testbench_PG_0_0_max4to1_32bit
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.testbench_PG_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_PG_0_0_PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_1
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_2
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_3
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_4
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_5
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_plus_14
Compiling module xil_defaultlib.testbench_QA_0_0_plus_15
Compiling module xil_defaultlib.testbench_QA_0_0_multiply
Compiling module xil_defaultlib.testbench_QA_0_0_plus
Compiling module xil_defaultlib.testbench_QA_0_0_plus_13
Compiling module xil_defaultlib.testbench_QA_0_0_multiply_6
Compiling module xil_defaultlib.testbench_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_7
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_8
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_9
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_10
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_11
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_12
Compiling module xil_defaultlib.testbench_QA_0_0_QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.testbench_CU_0_0_CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_RD_0_0_analyzer
Compiling module xil_defaultlib.testbench_RD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_gsg
Compiling module xil_defaultlib.testbench_SD_0_0_plus_5
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta
Compiling module xil_defaultlib.testbench_SD_0_0_plus_4
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus_3
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_mux2to1_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/xsim.dir/testbench_wrapper_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 17 15:12:19 2022...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:51 . Memory (MB): peak = 2481.945 ; gain = 72.648
INFO: [USF-XSim-69] 'elaborate' step finished in '110' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_time_synth -key {Post-Synthesis:sim_1:Timing:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/memory.protoinst" -view {D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/memory.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/memory.protoinst for the following reason(s):
There are no instances of module "memory" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79839 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79839 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79839 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79839 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:02:45 . Memory (MB): peak = 2492.070 ; gain = 1111.324
run 10 s
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.000 ; gain = 16.930
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd}
Reading block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd>...
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <testbench> from block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.086 ; gain = 0.000
update_module_reference {system_SD_0_3 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Reading block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:uart_rx:1.0 - uart_rx_0
Adding component instance block -- xilinx.com:module_ref:uart_tx:1.0 - uart_tx_0
Adding component instance block -- xilinx.com:user:adapt_mem:1.0 - adapt_mem_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:user:intelight_mem_v2:1.0 - intelight_mem_v2_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <system> from block design file <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_3 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sel_state_sim'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_arduino'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_python'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_sim'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_SD_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'sel_state_sim' is not found on the upgraded version of the cell '/EV/SD_0'. Its connection to the net 'sel_state_sim_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'state_python' is not found on the upgraded version of the cell '/EV/SD_0'. Its connection to the net 'state_python_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'state_arduino' is not found on the upgraded version of the cell '/EV/SD_0'. Its connection to the net 'state_sim_0_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_SD_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <state_python_1> has no source
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/testbench_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sel_state_sim'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_arduino'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_python'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_sim'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_SD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_SD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.086 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.086 ; gain = 0.000
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/state_sim]
endgroup
delete_bd_objs [get_bd_nets state_sim_0_2] [get_bd_ports state_sim_0]
delete_bd_objs [get_bd_nets EV/state_sim_0_2] [get_bd_pins EV/state_sim_0]
connect_bd_net [get_bd_pins EV/state_sim] [get_bd_pins EV/SD_0/state_sim]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
current_bd_design [get_bd_designs system]
delete_bd_objs [get_bd_nets EV/sel_state_sim_0_1] [get_bd_pins EV/sel_state_sim]
delete_bd_objs [get_bd_nets UART_com_state] [get_bd_nets EV/state_sim_0_1] [get_bd_pins EV/state_arduino]
delete_bd_objs [get_bd_nets state_python_1] [get_bd_nets EV/state_python_0_1] [get_bd_pins EV/state_python]
delete_bd_objs [get_bd_nets CU_0_read_sig]
connect_bd_net [get_bd_ports read_sig] [get_bd_pins adapt_mem_0/read_sig]
startgroup
make_bd_pins_external  [get_bd_pins EV/SD_0/state_sim]
endgroup
set_property name state_sim [get_bd_pins EV/state_sim_0]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name state_sim [get_bd_ports state_sim_0]
delete_bd_objs [get_bd_nets state_sim_0_1] [get_bd_ports state_sim]
set_property location {3 1448 591} [get_bd_cells adapt_mem_0]
set_property location {2 1164 1466} [get_bd_cells adapt_mem_0]
set_property location {1 307 1641} [get_bd_cells adapt_mem_0]
connect_bd_net [get_bd_pins EV/state_sim] [get_bd_pins adapt_mem_0/state_python]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
current_bd_design [get_bd_designs testbench]
update_module_reference {system_CU_0_3 testbench_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_3 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'read_sig_arduino'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'read_sig_python'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_CU_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'read_sig_arduino' is not found on the upgraded version of the cell '/CU_0'. Its connection to the net 'simulation_mem_0_read_sig' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'read_sig_python' is not found on the upgraded version of the cell '/CU_0'. Its connection to the net 'adapt_mem_0_read_sig' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_CU_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/testbench_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'read_sig_arduino'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'read_sig_python'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
current_bd_design [get_bd_designs system]
delete_bd_objs [get_bd_nets sel_state_sim_0_1] [get_bd_ports sel_sim]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference {system_CU_0_3 testbench_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_3 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sel_state_sim'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_CU_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_CU_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sel_state_sim'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3009.086 ; gain = 0.000
update_module_reference {system_CU_0_3 testbench_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_3 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'read_sig' in differs from original direction out
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_CU_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_CU_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'read_sig' in differs from original direction out
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3036.832 ; gain = 27.746
delete_bd_objs [get_bd_nets read_sig_0_1] [get_bd_ports read_sig]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets read_sig_0_1] [get_bd_ports read_sig]'
connect_bd_net [get_bd_ports read_sig] [get_bd_pins CU_0/read_sig]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
make_wrapper -files [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd] -top
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/synth/testbench.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/sim/testbench.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd]
INFO: [BD 41-1662] The design 'testbench.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/synth/testbench.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/sim/testbench.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hw_handoff/testbench.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hw_handoff/testbench_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/synth/testbench.hwdef
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd] -directory D:/intelight/intelight_backup3/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup3/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup3/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3036.832 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_1bit
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module enabler4_32bit
INFO: [VRFC 10-311] analyzing module enabler_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to1_2bit
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_1bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_3bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_3bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-311] analyzing module reg_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_delta
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:41]
WARNING: [VRFC 10-8497] literal value 'd5 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:42]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_input_interface
INFO: [VRFC 10-311] analyzing module bram_output_interface
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module en_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_output_interface_0_0/sim/testbench_bram_output_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_input_interface_0_0/sim/testbench_bram_input_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3036.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_wrapper_tb_behav xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_wrapper_tb_behav xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r0' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:131]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r1' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:132]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r2' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:133]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r3' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:134]
WARNING: [VRFC 10-5021] port 'batas_3' is not connected on this instance [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.enabler_32bit
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.reg_3bit
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.mux4to1_3bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.multiply_delta
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.mux2to1_1bit
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.reg_1bit
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.enabler_1bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.testbench_cnst_0_4bit_0
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.en_decoder
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.bram_input_interface
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.bram_output_interface
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3036.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_behav -key {Behavioral:sim_1:Functional:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/memory.protoinst" -view {D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/memory.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/memory.protoinst for the following reason(s):
There are no instances of module "memory" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_1.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_1.PL_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_2.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_2.PL_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_3.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_3.PL_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 60000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 60000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 80000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 80000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 100000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 100000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 120000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 120000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 140000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 140000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 160000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 160000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 200000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 200000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 220000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 220000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 240000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 240000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 260000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 260000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 280000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 280000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 300000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 300000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 320000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 320000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 340000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 340000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 360000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 360000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 380000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 380000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 400000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 400000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 420000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 420000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 440000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 440000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 460000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 460000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 480000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 480000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 500000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 500000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 520000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 520000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 540000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 540000, Instance: testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3036.832 ; gain = 0.000
run 10 s
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
[Tue May 17 15:42:36 2022] Launched testbench_CU_0_0_synth_1, testbench_SD_0_0_synth_1...
Run output will be captured here:
testbench_CU_0_0_synth_1: D:/intelight/intelight_backup3/intelight.runs/testbench_CU_0_0_synth_1/runme.log
testbench_SD_0_0_synth_1: D:/intelight/intelight_backup3/intelight.runs/testbench_SD_0_0_synth_1/runme.log
[Tue May 17 15:42:36 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup3/intelight.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.832 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_CU_0_0/testbench_CU_0_0.dcp' for cell 'testbench_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_input_interface_0_0/testbench_bram_input_interface_0_0.dcp' for cell 'testbench_i/bram_input_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_output_interface_0_0/testbench_bram_output_interface_0_0.dcp' for cell 'testbench_i/bram_output_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PG_0_0/testbench_PG_0_0.dcp' for cell 'testbench_i/AGENT/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_QA_0_0/testbench_QA_0_0.dcp' for cell 'testbench_i/AGENT/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_RD_0_0/testbench_RD_0_0.dcp' for cell 'testbench_i/EV/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_SD_0_0/testbench_SD_0_0.dcp' for cell 'testbench_i/EV/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_0_0/testbench_Action_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/Action_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_0_0/testbench_PL_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/PL_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_1_0/testbench_Action_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/Action_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_1_0/testbench_PL_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/PL_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_2_0/testbench_Action_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/Action_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_2_0/testbench_PL_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/PL_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_3_0/testbench_Action_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/Action_RAM_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_3_0/testbench_PL_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/PL_RAM_3'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 3036.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sel_sim'. [D:/intelight/PYNQ-Z1_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Tx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Rx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3036.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3070.715 ; gain = 33.883
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3100.113 ; gain = 3.215
INFO: [SIM-utils-36] Netlist generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_3
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_4
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_5
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_16
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_17
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply_6
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_13
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_14
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_15
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_10
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_11
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_12
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_7
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_8
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_9
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_analyzer
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_gsg
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_1
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_2
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_mux2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_3
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_4
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_5
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_bram_input_interface
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_en_decoder
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit_2
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0_bram_output_interface
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r0' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:131]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r1' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:132]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r2' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:133]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r3' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:134]
WARNING: [VRFC 10-5021] port 'batas_3' is not connected on this instance [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit_0
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_1
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_2
Compiling module xil_defaultlib.testbench_PG_0_0_max4to1_32bit
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.testbench_PG_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_PG_0_0_PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_1
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_2
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_3
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_4
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_5
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_plus_14
Compiling module xil_defaultlib.testbench_QA_0_0_plus_15
Compiling module xil_defaultlib.testbench_QA_0_0_multiply
Compiling module xil_defaultlib.testbench_QA_0_0_plus
Compiling module xil_defaultlib.testbench_QA_0_0_plus_13
Compiling module xil_defaultlib.testbench_QA_0_0_multiply_6
Compiling module xil_defaultlib.testbench_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_7
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_8
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_9
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_10
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_11
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_12
Compiling module xil_defaultlib.testbench_QA_0_0_QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.testbench_CU_0_0_CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_RD_0_0_analyzer
Compiling module xil_defaultlib.testbench_RD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_gsg
Compiling module xil_defaultlib.testbench_SD_0_0_plus_5
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta
Compiling module xil_defaultlib.testbench_SD_0_0_plus_4
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus_3
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_mux2to1_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_time_synth
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:50 . Memory (MB): peak = 3100.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '110' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_time_synth -key {Post-Synthesis:sim_1:Timing:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/memory.protoinst" -view {D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/memory.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/memory.protoinst for the following reason(s):
There are no instances of module "memory" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:55 ; elapsed = 00:02:37 . Memory (MB): peak = 3100.988 ; gain = 64.156
run 10 s
run 10 s
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd}
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/testbench/testbench.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.262 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_enabler_2bit_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_3
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_4
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_enabler_32bit_5
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_16
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_17
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply_6
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_13
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_14
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_15
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_10
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_11
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_12
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_7
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_8
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_9
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_analyzer
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_3bit_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_gsg
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_1
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_delta_2
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_mux2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_3
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_4
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_5
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_1bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_bram_input_interface
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_en_decoder
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit_2
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0_bram_output_interface
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3106.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r0' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:139]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r1' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:140]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r2' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:141]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'level_r3' [D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit_0
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_1
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_2
Compiling module xil_defaultlib.testbench_PG_0_0_max4to1_32bit
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.testbench_PG_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_PG_0_0_PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_0
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_1
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_2
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_3
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_4
Compiling module xil_defaultlib.testbench_QA_0_0_enabler_32bit_5
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_plus_14
Compiling module xil_defaultlib.testbench_QA_0_0_plus_15
Compiling module xil_defaultlib.testbench_QA_0_0_multiply
Compiling module xil_defaultlib.testbench_QA_0_0_plus
Compiling module xil_defaultlib.testbench_QA_0_0_plus_13
Compiling module xil_defaultlib.testbench_QA_0_0_multiply_6
Compiling module xil_defaultlib.testbench_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_7
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_8
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_9
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_10
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_11
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_12
Compiling module xil_defaultlib.testbench_QA_0_0_QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.testbench_CU_0_0_CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_3bit_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_RD_0_0_analyzer
Compiling module xil_defaultlib.testbench_RD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_enabler_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_gsg
Compiling module xil_defaultlib.testbench_SD_0_0_plus_5
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta
Compiling module xil_defaultlib.testbench_SD_0_0_plus_4
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus_3
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_plus
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_delta_...
Compiling module xil_defaultlib.testbench_SD_0_0_mux2to1_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_reg_1bit
Compiling module xil_defaultlib.testbench_SD_0_0_SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_time_synth
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:01:42 . Memory (MB): peak = 3106.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '101' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup3/intelight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_time_synth -key {Post-Synthesis:sim_1:Timing:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/memory.protoinst" -view {D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/memory.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/memory.protoinst for the following reason(s):
There are no instances of module "memory" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup3/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/RAMB36E1.v" Line 1367: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/TChk1367_79933 at time 101555 ps $setuphold (posedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:02:09 . Memory (MB): peak = 3106.820 ; gain = 0.559
run 10 s
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 2163910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk166_14047 at time 2323714 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[19]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[23]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[24]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[25]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[26]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[27]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[28]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[29]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[30]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[31]/TChk166_14047 at time 2363404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk166_14047 at time 2403714 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk166_14047 at time 2863910 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk166_14047 at time 3103714 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 3563910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[19]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[23]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[24]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[25]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[26]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[27]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[28]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[29]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[30]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[31]/TChk166_14047 at time 3763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
run 10 s
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 4503714 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 5663910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 6363910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 7223714 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 7923714 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 8703714 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 9863910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk163_14044 at time 10563910 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/AGENT/PG_0/inst/en1/out0_reg[0]/TChk166_14047 at time 10723714 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[19]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[23]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[24]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[25]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[26]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[27]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[28]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[29]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[30]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /testbench_wrapper_tb/dut/testbench_i/EV/RD_0/inst/en0/out0_reg[31]/TChk166_14047 at time 10763404 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3106.820 ; gain = 0.000
set_property top system_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/synth_1

reset_run system_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/system_xbar_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/PS/processing_system7_0/Data' to master interface '/PS/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /PS/ps7_0_axi_periph/xbar/M00_AXI'
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /PS/axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adapt_mem_0/state_arduino
/CU_0/read_sig

Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_input_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intelight_mem_v2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m07_couplers/auto_pc .
Exporting to file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_CU_0_3, cache-ID = 68803f8a3d82e28c; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_PG_0_3, cache-ID = f22d9a4e87031781; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_QA_0_3, cache-ID = df2e6941f626549b; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_RD_0_3, cache-ID = b9a11bec5ddc0a67; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_SD_0_3, cache-ID = f97041c1dbf90d97; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 1edeb1a67c119b58; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 1edeb1a67c119b58; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1edeb1a67c119b58; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 504bfcefa4b0a818; cache size = 120.657 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bram_input_interface_0_2, cache-ID = 85c4fd4e63974e65; cache size = 120.657 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 17 16:16:51 2022] Launched system_xbar_0_synth_1, system_intelight_mem_v2_0_1_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/intelight/intelight_backup3/intelight.runs/system_xbar_0_synth_1/runme.log
system_intelight_mem_v2_0_1_synth_1: D:/intelight/intelight_backup3/intelight.runs/system_intelight_mem_v2_0_1_synth_1/runme.log
synth_1: D:/intelight/intelight_backup3/intelight.runs/synth_1/runme.log
[Tue May 17 16:16:51 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup3/intelight.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:53 ; elapsed = 00:01:31 . Memory (MB): peak = 3280.699 ; gain = 67.125
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd}
connect_bd_net [get_bd_pins CU_0/read_sig] [get_bd_pins adapt_mem_0/read_sig]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets i_Rx_Serial_0_1] [get_bd_ports i_Rx_Serial]
delete_bd_objs [get_bd_nets uart_tx_0_o_Tx_Serial] [get_bd_ports o_Tx_Serial]
delete_bd_objs [get_bd_nets simulation_mem_0_read_sig] [get_bd_cells UART_com]
save_bd_design
Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs testbench]
current_bd_design [get_bd_designs system]
open_bd_design {D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/PS/processing_system7_0/Data' to master interface '/PS/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /PS/ps7_0_axi_periph/xbar/M00_AXI'
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /PS/axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adapt_mem_0/state_arduino

Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
make_wrapper: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3317.543 ; gain = 0.000
generate_target all [get_files  D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adapt_mem_0/state_arduino

Wrote  : <D:\intelight\intelight_backup3\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m07_couplers/auto_pc .
Exporting to file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 504bfcefa4b0a818; cache size = 122.345 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 1edeb1a67c119b58; cache size = 122.345 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 1edeb1a67c119b58; cache size = 122.345 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1edeb1a67c119b58; cache size = 122.345 MB.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup3/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup3/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup3/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup3/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup3/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup3/intelight.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 17 16:27:01 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup3/intelight.runs/synth_1/runme.log
[Tue May 17 16:27:01 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup3/intelight.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 17 19:56:52 2022...
