// Seed: 1659995060
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output wor id_7,
    input tri0 id_8
    , id_18,
    output tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input tri id_12,
    output tri0 id_13,
    output wor id_14,
    output supply0 id_15,
    input tri0 id_16
);
  wire id_19, id_20;
  wire id_21;
  wire id_22;
  tri1 id_23;
  wire id_24 = id_24;
  tri  id_25, id_26 = 1;
  wire id_27;
  assign id_23 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    output tri1 id_7,
    output wire id_8,
    input uwire id_9
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_9,
      id_1,
      id_6,
      id_3,
      id_1,
      id_6,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_2,
      id_7,
      id_6
  );
  assign modCall_1.type_7 = 0;
endmodule
