# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge

async def reset(dut):
    dut.rst_n.value = 0

    await ClockCycles(dut.clk, 5)
    dut.rst_n.value = 1

@cocotb.test()
async def test_project(dut):
    dut._log.info("Start")

    # Set the clock period to 10 us (100 KHz)
    clock = Clock(dut.clk, 10, units="us")
    cocotb.start_soon(clock.start())

    # Reset
    dut._log.info("Reset")
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    # dut.rst_n.value = 1
    # await ClockCycles(dut.clk, 10)
    # dut.rst_n.value = 0

    for i in range(1):
        await reset(dut)

    dut._log.info("Test project behavior")

    # Set the input values you want to test
    # dut.ui_in.value = 20
    # dut.uio_in.value = 30

    # Wait for one clock cycle to see the output values
    #await ClockCycles(dut.clk, 1)

    # The following assersion is just an example of how to check the output values.
    # Change it to match the actual expected output of your module:
    # assert dut.uo_out.value == 50

    # Keep testing the module by changing the input values, waiting for
    # one or more clock cycles, and asserting the expected output values.

    dut.ui_in.value = 1
    # test a range of values
    for i in range(20):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 0
    # test a range of values
    for i in range(10):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 1
    for i in range(30):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)
    
    dut.ui_in.value = 0
    for i in range(20):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 1
    for i in range(10):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 0
    for i in range(20):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 1
    for i in range(10):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)

    dut.ui_in.value = 0
    for i in range(20):
        # set in to this level
        await RisingEdge(dut.clk)
        assert(dut.uo_out)
