strict digraph "" {
	node [label="\N"];
	"516:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f415554b0d0>",
		clk_sens=True,
		fillcolor=gold,
		label="516:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MdcEn_n', 'MdoEn_2d', 'SerialEn', 'MdoEn_d', 'InProgress', 'BitCounter']"];
	"517:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540a750>",
		fillcolor=turquoise,
		label="517:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"516:AL" -> "517:BL"	 [cond="[]",
		lineno=None];
	"518:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415540afd0>",
		fillcolor=springgreen,
		label="518:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"517:BL" -> "518:IF"	 [cond="[]",
		lineno=None];
	"519:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540af90>",
		fillcolor=turquoise,
		label="519:BL
MdoEn_2d <= #Tp 1'b0;
MdoEn_d <= #Tp 1'b0;
MdoEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554fd9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f415540bed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540aed0>]",
		style=filled,
		typ=Block];
	"518:IF" -> "519:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=518];
	"525:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540af10>",
		fillcolor=turquoise,
		label="525:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"518:IF" -> "525:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=518];
	"Leaf_516:AL"	 [def_var="['MdoEn_d', 'MdoEn_2d', 'MdoEn']",
		label="Leaf_516:AL"];
	"519:BL" -> "Leaf_516:AL"	 [cond="[]",
		lineno=None];
	"526:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554b450>",
		fillcolor=springgreen,
		label="526:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"527:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b3d0>",
		fillcolor=turquoise,
		label="527:BL
MdoEn_2d <= #Tp SerialEn | InProgress & (BitCounter < 32);
MdoEn_d <= #Tp MdoEn_2d;
MdoEn <= #Tp MdoEn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554b510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f415554b210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554b250>]",
		style=filled,
		typ=Block];
	"526:IF" -> "527:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=526];
	"525:BL" -> "526:IF"	 [cond="[]",
		lineno=None];
	"527:BL" -> "Leaf_516:AL"	 [cond="[]",
		lineno=None];
}
