---
title: Sourya Dey | Research
---
<style>
li {
    margin-top:8px;
}
li:first-child {
    margin-top:0;
}
h5 {
    margin-bottom:0;
}
</style>

<div class="w3-container">
	<h3>Publications</h3>
	<ul style="list-style-type:none;">
	
    	<li><h5>2019</h5></li>
    	<ul style="list-style-type:disc;">
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8689061" target="_blank">Pre-Defined Sparse Neural Networks with Hardware Acceleration</a>
    			<a class="pub" href="/research/bibs/JETCAS2019.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1812.01164" target="_blank">arXiv</a>
    			<a class="pub" href="https://github.com/souryadey/predefinedsparse-nnets" target="_blank">Github</a><br>
    			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
    			<i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)</i>
    		</li>
    	</ul>
    	
    	<li><h5>2018</h5></li>
    	<ul style="list-style-type:disc;">
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8494011" target="_blank">Morse Code Datasets for Machine Learning</a>
    			<a class="pub" href="/research/bibs/ICCCNT2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1807.04239" target="_blank">arXiv</a>
    			<a class="pub" href="https://github.com/souryadey/morse-dataset" target="_blank">Github</a>
    			<a class="pub" href="/research/material/SouryaDey_ICCCNT2018_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Keith M. Chugg, Peter A. Beerel<br>
    			<b>Won Best Paper Award</b> at <i>International Conference on Computing, Communication and Networking Technologies (ICCCNT)</i><br>
    			Dataset also available on <a class="inlink" href="https://ieee-dataport.org/open-access/morse-code-symbol-classification" target="_blank">IEEEDataPort</a>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8502950" target="_blank">Characterizing Sparse Connectivity Patterns in Neural Networks</a>
    			<a class="pub" href="/research/bibs/ITA2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.02131" target="_blank">arXiv</a><br>
    			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
    			<i>Information Theory and Applications (ITA) Workshop</i>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8641739" target="_blank">A Highly Parallel FPGA Implementation of Sparse Neural Network Training</a>
    			<a class="pub" href="/research/bibs/Reconfig2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1806.01087" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_Reconfig2018_Poster.pdf" target="_blank">Poster</a><br>
    			Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel<br>
    			<i>International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i><br>
    			See arXiv for expanded pre-print version
    		</li>
    	</ul>
    	
    	<li><h5>2017</h5></li>
    	<ul style="list-style-type:disc;">
    		<li>
    			<a class="inlink" href="https://link.springer.com/chapter/10.1007%2F978-3-319-68600-4_32" target="_blank">Accelerating Training of Deep Neural Networks via Sparse Edge Processing</a>
    			<a class="pub" href="/research/bibs/ICANN2017.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.01343" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_ICANN2017_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Yinan Shao, Keith M. Chugg, Peter A. Beerel<br>
    			<i>International Conference on Artificial Neural Networks (ICANN)</i><br>
    			<b>First paper on the concept of pre-defined sparsity</b>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8335713" target="_blank">Interleaver Design for Deep Neural Networks</a>
    			<a class="pub" href="/research/bibs/Asilomar2017.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.06935" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_Asilomar2017_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Peter A. Beerel, Keith M. Chugg<br>
    			<i>Asilomar Conference on Signals, Systems and Computers</i>
    		</li>
    	</ul>
    	
    	<li><h5>2016</h5></li>
    	<ul style="list-style-type:disc;">
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/7571162" target="_blank">A Nonuniform Sampling ADC Architecture With Reconfigurable Digital Anti-Aliasing Filter</a>
    			<a class="pub" href="/research/bibs/TCAS2016.bib">BIB</a><br>
    			Tzu-Fan Wu, Sourya Dey, Mike Shuo-Wei Chen<br>
    			<i>IEEE Transactions on Circuits and Systems (TCAS) I </i>: Regular Papers
    		</li>
    	</ul>
    
    </ul>


	<h3>Invited Talks and Posters</h3>
	<ul style="list-style-type:none;">
	
    	<ul style="list-style-type:disc;">
    		<li>
    			Exploring Complexity Reduction in Deep Learning
    			<a class="pub" href="/research/material/SouryaDey_ASU2019_Talk.pdf" target="_blank">Slides</a><br>
    			<i>Arizona State University</i>, 2019
    		</li>
    		<li>
    			Exploring Complexity Reduction in Deep Learning
    			<a class="pub" href="/research/material/SouryaDey_MHI2019_Poster.pdf" target="_blank">Poster</a><br>
    			<i>Ming Hsieh ECE Department Annual Research Festival, University of Southern California</i>, 2019
    		</li>
    		<li>
    			Hardware Acceleration of Neural Networks via Pre-defined Sparsity
    			<a class="pub" href="/research/material/SouryaDey_HALO2017_Poster.pdf" target="_blank">Poster</a><br>
    			<i>Hardware and Algorithms for Learning On-a-Chip (HALO) workshop, International Conference on Computer Aided Design (ICCAD)</i>, 2017
    		</li>
    	</ul>
    
    </ul>
	
	<!--
	<h3>Other Projects and Reports</h3>
	<div class="w3-container">
    	<ul>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8689061" target="_blank">Pre-Defined Sparse Neural Networks with Hardware Acceleration</a>
    			<a class="pub" href="/research/bibs/JETCAS2019.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1812.01164" target="_blank">arXiv</a>
    			<a class="pub" href="https://github.com/souryadey/predefinedsparse-nnets" target="_blank">Github</a><br>
    			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
    			<i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)</i>
    		</li>
    	</ul>
    	
    	<h5>2018</h5>
    	<ul>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8494011" target="_blank">Morse Code Datasets for Machine Learning</a>
    			<a class="pub" href="/research/bibs/ICCCNT2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1807.04239" target="_blank">arXiv</a>
    			<a class="pub" href="https://github.com/souryadey/morse-dataset" target="_blank">Github</a>
    			<a class="pub" href="/research/material/SouryaDey_ICCCNT2018_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Keith M. Chugg, Peter A. Beerel<br>
    			<b>Won Best Paper Award</b> at <i>International Conference on Computing, Communication and Networking Technologies (ICCCNT)</i><br>
    			Dataset also available on <a class="inlink" href="https://ieee-dataport.org/open-access/morse-code-symbol-classification" target="_blank">IEEEDataPort</a>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8502950" target="_blank">Characterizing Sparse Connectivity Patterns in Neural Networks</a>
    			<a class="pub" href="/research/bibs/ITA2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.02131" target="_blank">arXiv</a><br>
    			Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg<br>
    			<i>Information Theory and Applications (ITA) Workshop</i>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8641739" target="_blank">A Highly Parallel FPGA Implementation of Sparse Neural Network Training</a>
    			<a class="pub" href="/research/bibs/Reconfig2018.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1806.01087" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_Reconfig2018_Poster.pdf" target="_blank">Poster</a><br>
    			Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel<br>
    			<i>International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i><br>
    			See arXiv for expanded pre-print version
    		</li>
    	</ul>
    	
    	<h5>2017</h5>
    	<ul>
    		<li>
    			<a class="inlink" href="https://link.springer.com/chapter/10.1007%2F978-3-319-68600-4_32" target="_blank">Accelerating Training of Deep Neural Networks via Sparse Edge Processing</a>
    			<a class="pub" href="/research/bibs/ICANN2017.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.01343" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_ICANN2017_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Yinan Shao, Keith M. Chugg, Peter A. Beerel<br>
    			<i>International Conference on Artificial Neural Networks (ICANN)</i><br>
    			<b>First paper on the concept of pre-defined sparsity</b>
    		</li>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/8335713" target="_blank">Interleaver Design for Deep Neural Networks</a>
    			<a class="pub" href="/research/bibs/Asilomar2017.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.06935" target="_blank">arXiv</a>
    			<a class="pub" href="/research/material/SouryaDey_Asilomar2017_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey, Peter A. Beerel, Keith M. Chugg<br>
    			<i>Asilomar Conference on Signals, Systems and Computers</i>
    		</li>
    		<li>
    			Hardware Acceleration of Neural Networks via Pre-defined Sparsity
    			<a class="pub" href="/research/material/SouryaDey_HALO2017_Poster.pdf" target="_blank">Poster</a><br>
    			Sourya Dey, Keith M. Chugg, Peter A. Beerel<br>
    			<i>Hardware and Algorithms for Learning On-a-Chip (HALO) workshop</i> in <i>International Conference on Computer Aided Design (ICCAD)</i>
    		</li>
    		<li>
    			Pricing Football Players using Neural Networks
    			<a class="pub" href="/research/bibs/Football2017.bib">BIB</a>
    			<a class="pub" href="https://arxiv.org/abs/1711.05865" target="_blank">arXiv</a>
    			<a class="pub" href="https://github.com/souryadey/footballer-price" target="_blank">Github</a>
    			<a class="pub" href="/research/material/SouryaDey_Football2017_Presentation.pptx" target="_blank">Slides</a><br>
    			Sourya Dey<br>
    		</li>
    	</ul>
    	
    	<h5>2016</h5>
    	<ul>
    		<li>
    			<a class="inlink" href="https://ieeexplore.ieee.org/document/7571162" target="_blank">A Nonuniform Sampling ADC Architecture With Reconfigurable Digital Anti-Aliasing Filter</a>
    			<a class="pub" href="/research/bibs/TCAS2016.bib">BIB</a><br>
    			Tzu-Fan Wu, Sourya Dey, Mike Shuo-Wei Chen<br>
    			<i>IEEE Transactions on Circuits and Systems (TCAS) I </i>: Regular Papers
    		</li>
    	</ul>
    </div>
    -->
</div>
