////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test.vf
// /___/   /\     Timestamp : 12/15/2021 20:09:04
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family kintex7 -verilog test.vf -w D:/NewFolder/ShiftReg8b/test.sch
//Design Name: test
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module test(C, 
            D, 
            XLXN_6, 
            XLXN_7, 
            Q, 
            XLXN_8);

    input C;
    input D;
    input XLXN_6;
    input XLXN_7;
   output Q;
   output XLXN_8;
   
   wire Q_DUMMY;
   
   assign Q = Q_DUMMY;
   FD #( .INIT(1'b0) ) XLXI_1 (.C(C), 
              .D(D), 
              .Q(Q_DUMMY));
   INV  XLXI_2 (.I(D), 
               .O(Q_DUMMY));
   OR2  XLXI_4 (.I0(XLXN_6), 
               .I1(XLXN_7), 
               .O(XLXN_8));
endmodule
