#![no_std]
//for STM32F429ZI

pub const AHB1_BASE_ADDR: u32 = 0x4002_0000;

pub const GPIOA_BASE_ADDR: u32 = AHB1_BASE_ADDR;
pub const GPIOB_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x0400;
pub const GPIOC_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x0800;
pub const GPIOD_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x0C00;
pub const GPIOE_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x1000;
pub const GPIOF_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x1400;
pub const GPIOG_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x1800;
pub const GPIOH_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x1C00;
pub const GPIOI_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x2000;
pub const GPIOJ_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x2400;
pub const GPIOK_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x2800;

pub const RCC_BASE_ADDR: u32 = AHB1_BASE_ADDR + 0x3800;
pub const RCC_AHB1ENR:   u32 = RCC_BASE_ADDR + 0x0030;

pub const PORT_SIZE : u8 = 16;
