// Seed: 1776421005
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3
);
  assign {id_2, id_3} = id_1;
  assign id_5 = 1'b0;
  assign id_6 = -1;
  wire id_7, id_8;
endmodule
module module_1 (
    output tri0 id_0,
    inout tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    output tri0 id_11,
    input wand id_12,
    input wor id_13
);
  tri id_15 = id_1, id_16;
  wire id_17, id_18;
  assign id_15 = -1'b0;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_6,
      id_15
  );
  assign modCall_1.id_6 = 0;
  wire id_19;
  wire id_20;
endmodule
