<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5')">rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"><a href="mod719.html#Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod719.html#Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod719.html#Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod719.html#Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod719.html#inst_tag_220647"  onclick="showContent('inst_tag_220647')">config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"><a href="mod719.html#inst_tag_220647_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod719.html#inst_tag_220647_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod719.html#inst_tag_220647_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod719.html#inst_tag_220647_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod719.html#inst_tag_220648"  onclick="showContent('inst_tag_220648')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"><a href="mod719.html#inst_tag_220648_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod719.html#inst_tag_220648_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod719.html#inst_tag_220648_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod719.html#inst_tag_220648_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_220647'>
<hr>
<a name="inst_tag_220647"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_220647" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"><a href="mod719.html#inst_tag_220647_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod719.html#inst_tag_220647_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod719.html#inst_tag_220647_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod719.html#inst_tag_220647_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.71</td>
<td class="s7 cl rt"> 79.82</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod200.html#inst_tag_33094" >USB_axi_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod583.html#inst_tag_194558" id="tag_urg_inst_194558">Ab</a></td>
<td class="s0 cl rt">  6.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_336569" id="tag_urg_inst_336569">Af</a></td>
<td class="s5 cl rt"> 53.35</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1152.html#inst_tag_357067" id="tag_urg_inst_357067">Bp</a></td>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_22319" id="tag_urg_inst_22319">Cf</a></td>
<td class="s4 cl rt"> 48.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.47</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_6839" id="tag_urg_inst_6839">Rp</a></td>
<td class="s5 cl rt"> 50.47</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod704.html#inst_tag_220616" id="tag_urg_inst_220616">Wb</a></td>
<td class="s0 cl rt">  5.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod294.html#inst_tag_86552" id="tag_urg_inst_86552">Wf</a></td>
<td class="s5 cl rt"> 51.93</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_29650" id="tag_urg_inst_29650">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159527" id="tag_urg_inst_159527">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298269" id="tag_urg_inst_298269">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_678" id="tag_urg_inst_678">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45721" id="tag_urg_inst_45721">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45722" id="tag_urg_inst_45722">ursrsrg245</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47916" id="tag_urg_inst_47916">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47915" id="tag_urg_inst_47915">us6abbdefa_307</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1087.html#inst_tag_337698" id="tag_urg_inst_337698">uu201b9eee9c</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod132.html#inst_tag_27653" id="tag_urg_inst_27653">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_220648'>
<hr>
<a name="inst_tag_220648"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_220648" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"><a href="mod719.html#inst_tag_220648_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod719.html#inst_tag_220648_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod719.html#inst_tag_220648_Toggle" >  0.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod719.html#inst_tag_220648_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.71</td>
<td class="s7 cl rt"> 79.82</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod671.html#inst_tag_215959" >ddr_axil_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod583.html#inst_tag_194559" id="tag_urg_inst_194559">Ab</a></td>
<td class="s0 cl rt">  6.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_336570" id="tag_urg_inst_336570">Af</a></td>
<td class="s5 cl rt"> 53.35</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1152.html#inst_tag_357068" id="tag_urg_inst_357068">Bp</a></td>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_22320" id="tag_urg_inst_22320">Cf</a></td>
<td class="s4 cl rt"> 48.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.47</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_6840" id="tag_urg_inst_6840">Rp</a></td>
<td class="s5 cl rt"> 50.47</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod704.html#inst_tag_220617" id="tag_urg_inst_220617">Wb</a></td>
<td class="s0 cl rt">  5.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod294.html#inst_tag_86553" id="tag_urg_inst_86553">Wf</a></td>
<td class="s5 cl rt"> 51.93</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_29651" id="tag_urg_inst_29651">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159528" id="tag_urg_inst_159528">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298273" id="tag_urg_inst_298273">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_680" id="tag_urg_inst_680">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45723" id="tag_urg_inst_45723">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45724" id="tag_urg_inst_45724">ursrsrg245</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47918" id="tag_urg_inst_47918">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47917" id="tag_urg_inst_47917">us6abbdefa_307</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1087.html#inst_tag_337699" id="tag_urg_inst_337699">uu201b9eee9c</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod132.html#inst_tag_27654" id="tag_urg_inst_27654">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod719.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>48</td><td>36</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41981</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41998</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42028</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42084</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42184</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42189</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42194</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42261</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42276</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42356</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42370</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41980                   		};
41981      1/1          	assign PortSel = Int_Head ? TblSel : u_7c15;
41982      1/1          	assign Tx1_1_Rdy = Tx_1_Rdy;
41983      1/1          	assign Tx1_2_Rdy = Tx_2_Rdy;
41984      <font color = "red">0/1     ==>  	assign Tx1_3_Rdy = Tx_3_Rdy;</font>
                        MISSING_ELSE
41985                   	assign Tx1_4_Rdy = Tx_4_Rdy;
41986                   	assign Tx1_5_Rdy = Tx_5_Rdy;
41987                   	assign Tx1_6_Rdy = Tx_6_Rdy;
41988                   	assign Int_Rdy =
41989                   			Tx1_0_Rdy &amp; PortSel [0]
41990                   		|	Tx1_1_Rdy &amp; PortSel [1]
41991                   		|	Tx1_2_Rdy &amp; PortSel [2]
41992                   		|	Tx1_3_Rdy &amp; PortSel [3]
41993                   		|	Tx1_4_Rdy &amp; PortSel [4]
41994                   		|	Tx1_5_Rdy &amp; PortSel [5]
41995                   		|	Tx1_6_Rdy &amp; PortSel [6];
41996                   	rsnoc_z_T_C_S_C_L_R_R_7 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
41997                   	rsnoc_z_T_C_S_C_L_R_S_L_7 usl( .I( u_ab1f ) , .O( TblSel ) );
41998      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
41999      1/1          		if ( ! Sys_Clk_RstN )
42000      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
42001      <font color = "red">0/1     ==>  		else if ( Int_Vld &amp; Int_Head )</font>
                        MISSING_ELSE
42002                   			u_7c15 &lt;= #1.0 ( TblSel );
42003                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
42004                   		.Hdr( Hdr )
42005                   	,	.Rx_Data( Rx1_Data )
42006                   	,	.Rx_Head( Rx1_Head )
42007                   	,	.Rx_Rdy( Rx1_Rdy )
42008                   	,	.Rx_Tail( Rx1_Tail )
42009                   	,	.Rx_Vld( Rx1_Vld )
42010                   	,	.Sys_Clk( Sys_Clk )
42011                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
42012                   	,	.Sys_Clk_En( Sys_Clk_En )
42013                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
42014                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
42015                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
42016                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
42017                   	,	.Sys_Pwr_Idle( HdrPwr_Idle )
42018                   	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
42019                   	,	.Tx_Data( Int_Data )
42020                   	,	.Tx_Head( Int_Head )
42021                   	,	.Tx_Rdy( Int_Rdy )
42022                   	,	.Tx_Tail( Int_Tail )
42023                   	,	.Tx_Vld( Int_Vld )
42024                   	);
42025                   	assign Rx_Rdy = Rx1_Rdy;
42026                   	assign Sys_Pwr_Idle = HdrPwr_Idle;
42027                   	assign WakeUp_Rx = Rx_Vld;
42028      1/1          	assign Sys_Pwr_WakeUp = WakeUp_Rx;
42029      1/1          	assign Tx1_0_Data = Int_Data &amp; { 108 { PortSel [0] }  };
42030      1/1          	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
42031      <font color = "red">0/1     ==>  	assign Tx1_0_Head = Int_Head &amp; { 1 { PortSel [0] }  };</font>
                        MISSING_ELSE
42032                   	assign Tx_0_Head = Tx1_0_Head;
42033                   	assign Tx1_0_Tail = Int_Tail &amp; { 1 { PortSel [0] }  };
42034                   	assign Tx_0_Tail = Tx1_0_Tail;
42035                   	assign Tx1_0_Vld = Int_Vld &amp; PortSel [0];
42036                   	assign Tx_0_Vld = Tx1_0_Vld;
42037                   	assign Tx1_1_Data = Int_Data &amp; { 108 { PortSel [1] }  };
42038                   	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
42039                   	assign Tx1_1_Head = Int_Head &amp; { 1 { PortSel [1] }  };
42040                   	assign Tx_1_Head = Tx1_1_Head;
42041                   	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
42042                   	assign Tx_1_Tail = Tx1_1_Tail;
42043                   	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
42044                   	assign Tx_1_Vld = Tx1_1_Vld;
42045                   	assign Tx1_2_Data = Int_Data &amp; { 108 { PortSel [2] }  };
42046                   	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
42047                   	assign Tx1_2_Head = Int_Head &amp; { 1 { PortSel [2] }  };
42048                   	assign Tx_2_Head = Tx1_2_Head;
42049                   	assign Tx1_2_Tail = Int_Tail &amp; { 1 { PortSel [2] }  };
42050                   	assign Tx_2_Tail = Tx1_2_Tail;
42051                   	assign Tx1_2_Vld = Int_Vld &amp; PortSel [2];
42052                   	assign Tx_2_Vld = Tx1_2_Vld;
42053                   	assign Tx1_3_Data = Int_Data &amp; { 108 { PortSel [3] }  };
42054                   	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
42055                   	assign Tx1_3_Head = Int_Head &amp; { 1 { PortSel [3] }  };
42056                   	assign Tx_3_Head = Tx1_3_Head;
42057                   	assign Tx1_3_Tail = Int_Tail &amp; { 1 { PortSel [3] }  };
42058                   	assign Tx_3_Tail = Tx1_3_Tail;
42059                   	assign Tx1_3_Vld = Int_Vld &amp; PortSel [3];
42060                   	assign Tx_3_Vld = Tx1_3_Vld;
42061                   	assign Tx1_4_Data = Int_Data &amp; { 108 { PortSel [4] }  };
42062                   	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
42063                   	assign Tx1_4_Head = Int_Head &amp; { 1 { PortSel [4] }  };
42064                   	assign Tx_4_Head = Tx1_4_Head;
42065                   	assign Tx1_4_Tail = Int_Tail &amp; { 1 { PortSel [4] }  };
42066                   	assign Tx_4_Tail = Tx1_4_Tail;
42067                   	assign Tx1_4_Vld = Int_Vld &amp; PortSel [4];
42068                   	assign Tx_4_Vld = Tx1_4_Vld;
42069                   	assign Tx1_5_Data = Int_Data &amp; { 108 { PortSel [5] }  };
42070                   	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
42071                   	assign Tx1_5_Head = Int_Head &amp; { 1 { PortSel [5] }  };
42072                   	assign Tx_5_Head = Tx1_5_Head;
42073                   	assign Tx1_5_Tail = Int_Tail &amp; { 1 { PortSel [5] }  };
42074                   	assign Tx_5_Tail = Tx1_5_Tail;
42075                   	assign Tx1_5_Vld = Int_Vld &amp; PortSel [5];
42076                   	assign Tx_5_Vld = Tx1_5_Vld;
42077                   	assign Tx1_6_Data = Int_Data &amp; { 108 { PortSel [6] }  };
42078                   	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
42079                   	assign Tx1_6_Head = Int_Head &amp; { 1 { PortSel [6] }  };
42080                   	assign Tx_6_Head = Tx1_6_Head;
42081                   	assign Tx1_6_Tail = Int_Tail &amp; { 1 { PortSel [6] }  };
42082                   	assign Tx_6_Tail = Tx1_6_Tail;
42083                   	assign Tx1_6_Vld = Int_Vld &amp; PortSel [6];
42084      1/1          	assign Tx_6_Vld = Tx1_6_Vld;
42085      1/1          endmodule
42086      1/1          
42087      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
42088                   
42089                   // FlexNoC version    : 4.7.0
42090                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
42091                   // Exported Structure : /Specification.Architecture.Structure
42092                   // ExportOption       : /verilog
42093                   
42094                   `timescale 1ps/1ps
42095                   module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
42096                   	input  [8:0] I ;
42097                   	output [8:0] O ;
42098                   	wire  u_13   ;
42099                   	wire  u_2    ;
42100                   	wire  u_214c ;
42101                   	wire  u_6100 ;
42102                   	wire  u_7466 ;
42103                   	wire  u_7732 ;
42104                   	wire  u_c140 ;
42105                   	wire  u_ce62 ;
42106                   	wire  u_d73  ;
42107                   	wire  u_ddb1 ;
42108                   	wire  u_ff71 ;
42109                   	assign u_d73 = I [0];
42110                   	assign u_214c = u_d73 | I [1];
42111                   	assign u_ddb1 = I [2];
42112                   	assign u_ff71 = u_214c | u_ddb1 | I [3];
42113                   	assign u_c140 = I [4];
42114                   	assign u_7466 = u_c140 | I [5];
42115                   	assign u_6100 = I [6];
42116                   	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
42117                   	assign u_13 = ~ u_ff71;
42118                   	assign u_ce62 = u_13 &amp; ~ u_7466;
42119                   	assign u_2 = ~ u_214c;
42120                   	assign O =
42121                   		{		~ u_7732 &amp; I [8]
42122                   		,		u_ce62 &amp; ~ u_6100 &amp; I [7]
42123                   		,	u_ce62 &amp; I [6]
42124                   		,		u_13 &amp; ~ u_c140 &amp; I [5]
42125                   		,	u_13 &amp; I [4]
42126                   		,		u_2 &amp; ~ u_ddb1 &amp; I [3]
42127                   		,	u_2 &amp; I [2]
42128                   		,		~ u_d73 &amp; I [1]
42129                   		,	I [0]
42130                   		};
42131                   endmodule
42132                   
42133                   `timescale 1ps/1ps
42134                   module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
42135                   	Rx_Data
42136                   ,	Rx_Head
42137                   ,	Rx_Rdy
42138                   ,	Rx_Tail
42139                   ,	Rx_Vld
42140                   ,	Sys_Clk
42141                   ,	Sys_Clk_ClkS
42142                   ,	Sys_Clk_En
42143                   ,	Sys_Clk_EnS
42144                   ,	Sys_Clk_RetRstN
42145                   ,	Sys_Clk_RstN
42146                   ,	Sys_Clk_Tm
42147                   ,	Sys_Pwr_Idle
42148                   ,	Sys_Pwr_WakeUp
42149                   ,	Tx_0_Data
42150                   ,	Tx_0_Head
42151                   ,	Tx_0_Rdy
42152                   ,	Tx_0_Tail
42153                   ,	Tx_0_Vld
42154                   ,	Tx_1_Data
42155                   ,	Tx_1_Head
42156                   ,	Tx_1_Rdy
42157                   ,	Tx_1_Tail
42158                   ,	Tx_1_Vld
42159                   ,	Tx_2_Data
42160                   ,	Tx_2_Head
42161                   ,	Tx_2_Rdy
42162                   ,	Tx_2_Tail
42163                   ,	Tx_2_Vld
42164                   ,	Tx_3_Data
42165                   ,	Tx_3_Head
42166                   ,	Tx_3_Rdy
42167      1/1          ,	Tx_3_Tail
42168      1/1          ,	Tx_3_Vld
42169      1/1          ,	Tx_4_Data
42170      <font color = "red">0/1     ==>  ,	Tx_4_Head</font>
                        MISSING_ELSE
42171                   ,	Tx_4_Rdy
42172                   ,	Tx_4_Tail
42173                   ,	Tx_4_Vld
42174                   ,	Tx_5_Data
42175                   ,	Tx_5_Head
42176                   ,	Tx_5_Rdy
42177                   ,	Tx_5_Tail
42178                   ,	Tx_5_Vld
42179                   ,	Tx_6_Data
42180                   ,	Tx_6_Head
42181                   ,	Tx_6_Rdy
42182                   ,	Tx_6_Tail
42183                   ,	Tx_6_Vld
42184      1/1          ,	Tx_7_Data
42185      1/1          ,	Tx_7_Head
42186      1/1          ,	Tx_7_Rdy
42187      <font color = "red">0/1     ==>  ,	Tx_7_Tail</font>
                        MISSING_ELSE
42188                   ,	Tx_7_Vld
42189      1/1          ,	Tx_8_Data
42190      1/1          ,	Tx_8_Head
42191      1/1          ,	Tx_8_Rdy
42192      <font color = "red">0/1     ==>  ,	Tx_8_Tail</font>
                        MISSING_ELSE
42193                   ,	Tx_8_Vld
42194      1/1          ,	WakeUp_Rx
42195      1/1          );
42196      1/1          	input  [107:0] Rx_Data         ;
42197      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
42198                   	output         Rx_Rdy          ;
42199                   	input          Rx_Tail         ;
42200                   	input          Rx_Vld          ;
42201                   	input          Sys_Clk         ;
42202                   	input          Sys_Clk_ClkS    ;
42203                   	input          Sys_Clk_En      ;
42204                   	input          Sys_Clk_EnS     ;
42205                   	input          Sys_Clk_RetRstN ;
42206                   	input          Sys_Clk_RstN    ;
42207                   	input          Sys_Clk_Tm      ;
42208                   	output         Sys_Pwr_Idle    ;
42209                   	output         Sys_Pwr_WakeUp  ;
42210                   	output [107:0] Tx_0_Data       ;
42211                   	output         Tx_0_Head       ;
42212                   	input          Tx_0_Rdy        ;
42213                   	output         Tx_0_Tail       ;
42214                   	output         Tx_0_Vld        ;
42215                   	output [107:0] Tx_1_Data       ;
42216                   	output         Tx_1_Head       ;
42217                   	input          Tx_1_Rdy        ;
42218                   	output         Tx_1_Tail       ;
42219                   	output         Tx_1_Vld        ;
42220                   	output [107:0] Tx_2_Data       ;
42221                   	output         Tx_2_Head       ;
42222                   	input          Tx_2_Rdy        ;
42223                   	output         Tx_2_Tail       ;
42224                   	output         Tx_2_Vld        ;
42225                   	output [107:0] Tx_3_Data       ;
42226                   	output         Tx_3_Head       ;
42227                   	input          Tx_3_Rdy        ;
42228                   	output         Tx_3_Tail       ;
42229                   	output         Tx_3_Vld        ;
42230                   	output [107:0] Tx_4_Data       ;
42231                   	output         Tx_4_Head       ;
42232                   	input          Tx_4_Rdy        ;
42233                   	output         Tx_4_Tail       ;
42234                   	output         Tx_4_Vld        ;
42235                   	output [107:0] Tx_5_Data       ;
42236                   	output         Tx_5_Head       ;
42237                   	input          Tx_5_Rdy        ;
42238                   	output         Tx_5_Tail       ;
42239                   	output         Tx_5_Vld        ;
42240                   	output [107:0] Tx_6_Data       ;
42241                   	output         Tx_6_Head       ;
42242                   	input          Tx_6_Rdy        ;
42243                   	output         Tx_6_Tail       ;
42244                   	output         Tx_6_Vld        ;
42245                   	output [107:0] Tx_7_Data       ;
42246                   	output         Tx_7_Head       ;
42247                   	input          Tx_7_Rdy        ;
42248                   	output         Tx_7_Tail       ;
42249                   	output         Tx_7_Vld        ;
42250                   	output [107:0] Tx_8_Data       ;
42251                   	output         Tx_8_Head       ;
42252                   	input          Tx_8_Rdy        ;
42253                   	output         Tx_8_Tail       ;
42254                   	output         Tx_8_Vld        ;
42255                   	output         WakeUp_Rx       ;
42256                   	wire [13:0]  u_2c0b        ;
42257                   	wire [8:0]   u_34e6        ;
42258                   	wire [13:0]  u_3545        ;
42259                   	wire [13:0]  u_39a2        ;
42260                   	wire [13:0]  u_3e7f        ;
42261      1/1          	wire [13:0]  u_47b9        ;
42262      1/1          	wire [8:0]   u_49eb        ;
42263      1/1          	wire [8:0]   u_5325        ;
42264      <font color = "red">0/1     ==>  	wire [8:0]   u_5c5f        ;</font>
                        MISSING_ELSE
42265                   	wire [8:0]   u_6599        ;
42266      1/1          	wire [13:0]  u_67c4        ;
42267      1/1          	wire [13:0]  u_70fe        ;
42268      1/1          	reg  [8:0]   u_7c15        ;
42269      <font color = "red">0/1     ==>  	wire [13:0]  u_8495        ;</font>
                        MISSING_ELSE
42270                   	wire [8:0]   u_8e3c        ;
42271      1/1          	wire [8:0]   u_9776        ;
42272      1/1          	wire [8:0]   u_a9ea        ;
42273      1/1          	wire [8:0]   u_ab1f        ;
42274      <font color = "red">0/1     ==>  	wire [69:0]  Hdr           ;</font>
                        MISSING_ELSE
42275                   	wire         HdrPwr_Idle   ;
42276      1/1          	wire         HdrPwr_WakeUp ;
42277      1/1          	wire [107:0] Int_Data      ;
42278      1/1          	wire         Int_Head      ;
42279      <font color = "red">0/1     ==>  	wire         Int_Rdy       ;</font>
                        MISSING_ELSE
42280                   	wire         Int_Tail      ;
42281                   	wire         Int_Vld       ;
42282                   	wire [8:0]   PortSel       ;
42283                   	wire [107:0] Rx1_Data      ;
42284                   	wire         Rx1_Head      ;
42285                   	wire         Rx1_Rdy       ;
42286                   	wire         Rx1_Tail      ;
42287                   	wire         Rx1_Vld       ;
42288                   	wire [8:0]   TblSel        ;
42289                   	wire [7:0]   TblSel1       ;
42290                   	wire [107:0] Tx1_0_Data    ;
42291                   	wire         Tx1_0_Head    ;
42292                   	wire         Tx1_0_Rdy     ;
42293                   	wire         Tx1_0_Tail    ;
42294                   	wire         Tx1_0_Vld     ;
42295                   	wire [107:0] Tx1_1_Data    ;
42296                   	wire         Tx1_1_Head    ;
42297                   	wire         Tx1_1_Rdy     ;
42298                   	wire         Tx1_1_Tail    ;
42299                   	wire         Tx1_1_Vld     ;
42300                   	wire [107:0] Tx1_2_Data    ;
42301                   	wire         Tx1_2_Head    ;
42302                   	wire         Tx1_2_Rdy     ;
42303                   	wire         Tx1_2_Tail    ;
42304                   	wire         Tx1_2_Vld     ;
42305                   	wire [107:0] Tx1_3_Data    ;
42306                   	wire         Tx1_3_Head    ;
42307                   	wire         Tx1_3_Rdy     ;
42308                   	wire         Tx1_3_Tail    ;
42309                   	wire         Tx1_3_Vld     ;
42310                   	wire [107:0] Tx1_4_Data    ;
42311                   	wire         Tx1_4_Head    ;
42312                   	wire         Tx1_4_Rdy     ;
42313                   	wire         Tx1_4_Tail    ;
42314                   	wire         Tx1_4_Vld     ;
42315                   	wire [107:0] Tx1_5_Data    ;
42316                   	wire         Tx1_5_Head    ;
42317                   	wire         Tx1_5_Rdy     ;
42318                   	wire         Tx1_5_Tail    ;
42319                   	wire         Tx1_5_Vld     ;
42320                   	wire [107:0] Tx1_6_Data    ;
42321                   	wire         Tx1_6_Head    ;
42322                   	wire         Tx1_6_Rdy     ;
42323                   	wire         Tx1_6_Tail    ;
42324                   	wire         Tx1_6_Vld     ;
42325                   	wire [107:0] Tx1_7_Data    ;
42326                   	wire         Tx1_7_Head    ;
42327                   	wire         Tx1_7_Rdy     ;
42328                   	wire         Tx1_7_Tail    ;
42329                   	wire         Tx1_7_Vld     ;
42330                   	wire [107:0] Tx1_8_Data    ;
42331                   	wire         Tx1_8_Head    ;
42332                   	wire         Tx1_8_Rdy     ;
42333                   	wire         Tx1_8_Tail    ;
42334                   	wire         Tx1_8_Vld     ;
42335                   	assign Rx1_Data = Rx_Data;
42336                   	assign Rx1_Head = Rx_Head;
42337                   	assign Rx1_Tail = Rx_Tail;
42338                   	assign Rx1_Vld = Rx_Vld;
42339                   	assign Tx1_0_Rdy = Tx_0_Rdy;
42340                   	assign u_8495 = Hdr [68:55];
42341                   	assign u_34e6 = u_8495 [13:5];
42342                   	assign u_70fe = Hdr [68:55];
42343                   	assign u_9776 = u_70fe [13:5];
42344                   	assign u_67c4 = Hdr [68:55];
42345                   	assign u_8e3c = u_67c4 [13:5];
42346                   	assign u_39a2 = Hdr [68:55];
42347                   	assign u_a9ea = u_39a2 [13:5];
42348                   	assign u_3545 = Hdr [68:55];
42349                   	assign u_6599 = u_3545 [13:5];
42350                   	assign u_2c0b = Hdr [68:55];
42351                   	assign u_5c5f = u_2c0b [13:5];
42352                   	assign u_47b9 = Hdr [68:55];
42353                   	assign u_5325 = u_47b9 [13:5];
42354                   	assign u_3e7f = Hdr [68:55];
42355                   	assign u_49eb = u_3e7f [13:5];
42356      <font color = "grey">unreachable  </font>	assign TblSel1 =
42357      <font color = "grey">unreachable  </font>		{		( u_34e6 &amp; 9'b000001100 ) == 9'b000001000
42358      <font color = "grey">unreachable  </font>		,		( u_9776 &amp; 9'b000001111 ) == 9'b000001101
42359      <font color = "grey">unreachable  </font>		,		( u_8e3c &amp; 9'b000011110 ) == 9'b000010100
                   <font color = "red">==>  MISSING_ELSE</font>
42360      <font color = "grey">unreachable  </font>		,		( u_a9ea &amp; 9'b000011010 ) == 9'b000010010
42361      <font color = "grey">unreachable  </font>		,		( u_6599 &amp; 9'b000001111 ) == 9'b000001100
42362      <font color = "grey">unreachable  </font>		,		( u_5c5f &amp; 9'b000010111 ) == 9'b000000110
42363                   		,		( u_5325 &amp; 9'b000010111 ) == 9'b000000111
                   <font color = "red">==>  MISSING_ELSE</font>
42364                   		,		( u_49eb &amp; 9'b000011110 ) == 9'b000010000
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42365                   		};
42366                   	assign PortSel = Int_Head ? TblSel : u_7c15;
42367                   	assign Tx1_1_Rdy = Tx_1_Rdy;
42368                   	assign Tx1_2_Rdy = Tx_2_Rdy;
42369                   	assign Tx1_3_Rdy = Tx_3_Rdy;
42370      <font color = "grey">unreachable  </font>	assign Tx1_4_Rdy = Tx_4_Rdy;
42371      <font color = "grey">unreachable  </font>	assign Tx1_5_Rdy = Tx_5_Rdy;
42372      <font color = "grey">unreachable  </font>	assign Tx1_6_Rdy = Tx_6_Rdy;
42373      <font color = "grey">unreachable  </font>	assign Tx1_7_Rdy = Tx_7_Rdy;
                   <font color = "red">==>  MISSING_ELSE</font>
42374      <font color = "grey">unreachable  </font>	assign Tx1_8_Rdy = Tx_8_Rdy;
42375      <font color = "grey">unreachable  </font>	assign Int_Rdy =
42376      <font color = "grey">unreachable  </font>			Tx1_0_Rdy &amp; PortSel [0]
42377                   		|	Tx1_1_Rdy &amp; PortSel [1]
                   <font color = "red">==>  MISSING_ELSE</font>
42378                   		|	Tx1_2_Rdy &amp; PortSel [2]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42379                   		|	Tx1_3_Rdy &amp; PortSel [3]
42380                   		|	Tx1_4_Rdy &amp; PortSel [4]
42381                   		|	Tx1_5_Rdy &amp; PortSel [5]
42382                   		|	Tx1_6_Rdy &amp; PortSel [6]
42383                   		|	Tx1_7_Rdy &amp; PortSel [7]
42384      <font color = "grey">unreachable  </font>		|	Tx1_8_Rdy &amp; PortSel [8];
42385      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_R_9 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
42386      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_L_9 usl( .I( u_ab1f ) , .O( TblSel ) );
42387      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
42388      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
42389      <font color = "grey">unreachable  </font>			u_7c15 &lt;= #1.0 ( 9'b0 );
42390      <font color = "grey">unreachable  </font>		else if ( Int_Vld &amp; Int_Head )
42391                   			u_7c15 &lt;= #1.0 ( TblSel );
                   <font color = "red">==>  MISSING_ELSE</font>
42392                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod719.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42025
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42087
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42111
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42112
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42115
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42116
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42252
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42255
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod719.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">2.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2574</td>
<td class="rt">10</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1287</td>
<td class="rt">6</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1287</td>
<td class="rt">4</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">10</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">6</td>
<td class="rt">2.04  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">4</td>
<td class="rt">1.36  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">150</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1986</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1795</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_341e[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_45b0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cdd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_615e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b986</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Decode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2RdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2WrRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddrB[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxCtl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDecode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProtB[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DirOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWord[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstCmd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoData[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqStall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspActive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod719.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">31</td>
<td class="rt">60.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42025</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42115</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42116</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42252</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42255</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41981</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41998</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42028</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">42084</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42184</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42189</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42194</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42261</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42276</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42025      	assign Rx_Rdy = Rx1_Rdy;
           	                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42111      	assign u_ddb1 = I [2];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42115      	assign u_6100 = I [6];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6b1e) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42252      	input          Tx_8_Rdy        ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42255      	output         WakeUp_Rx       ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	<font color = "green">-1-</font>                                            
41982      	assign Tx1_1_Rdy = Tx_1_Rdy;
           <font color = "green">	==></font>
41983      	assign Tx1_2_Rdy = Tx_2_Rdy;
           	<font color = "red">-2-</font>                            
41984      	assign Tx1_3_Rdy = Tx_3_Rdy;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41998      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
41999      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
42000      			u_7c15 <= #1.0 ( 7'b0 );
           			<font color = "red">-2-</font>                        
42001      		else if ( Int_Vld & Int_Head )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42028      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	<font color = "green">-1-</font>                                  
42029      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           <font color = "green">	==></font>
42030      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	<font color = "red">-2-</font>                                                               
42031      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42084      	assign Tx_6_Vld = Tx1_6_Vld;
           	<font color = "green">-1-</font>                            
42085      endmodule
           <font color = "green">==></font>
42086      
           <font color = "red">-2-</font>
42087      
           
42088      
           
42089      // FlexNoC version    : 4.7.0
                                        
42090      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
42091      // Exported Structure : /Specification.Architecture.Structure
                                                                        
42092      // ExportOption       : /verilog
                                           
42093      
           
42094      `timescale 1ps/1ps
                             
42095      module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
                                                      
42096      	input  [8:0] I ;
           	                
42097      	output [8:0] O ;
           	                
42098      	wire  u_13   ;
           	              
42099      	wire  u_2    ;
           	              
42100      	wire  u_214c ;
           	              
42101      	wire  u_6100 ;
           	              
42102      	wire  u_7466 ;
           	              
42103      	wire  u_7732 ;
           	              
42104      	wire  u_c140 ;
           	              
42105      	wire  u_ce62 ;
           	              
42106      	wire  u_d73  ;
           	              
42107      	wire  u_ddb1 ;
           	              
42108      	wire  u_ff71 ;
           	              
42109      	assign u_d73 = I [0];
           	                     
42110      	assign u_214c = u_d73 | I [1];
           	                              
42111      	assign u_ddb1 = I [2];
           	                      
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
42113      	assign u_c140 = I [4];
           	                      
42114      	assign u_7466 = u_c140 | I [5];
           	                               
42115      	assign u_6100 = I [6];
           	                      
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
42117      	assign u_13 = ~ u_ff71;
           	                       
42118      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
42119      	assign u_2 = ~ u_214c;
           	                      
42120      	assign O =
           	          
42121      		{		~ u_7732 & I [8]
           		 		                
42122      		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
42123      		,	u_ce62 & I [6]
           		 	              
42124      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
42125      		,	u_13 & I [4]
           		 	            
42126      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
42127      		,	u_2 & I [2]
           		 	           
42128      		,		~ u_d73 & I [1]
           		 		               
42129      		,	I [0]
           		 	     
42130      		};
           		  
42131      endmodule
                    
42132      
           
42133      `timescale 1ps/1ps
                             
42134      module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
                                                
42135      	Rx_Data
           	       
42136      ,	Rx_Head
            	       
42137      ,	Rx_Rdy
            	      
42138      ,	Rx_Tail
            	       
42139      ,	Rx_Vld
            	      
42140      ,	Sys_Clk
            	       
42141      ,	Sys_Clk_ClkS
            	            
42142      ,	Sys_Clk_En
            	          
42143      ,	Sys_Clk_EnS
            	           
42144      ,	Sys_Clk_RetRstN
            	               
42145      ,	Sys_Clk_RstN
            	            
42146      ,	Sys_Clk_Tm
            	          
42147      ,	Sys_Pwr_Idle
            	            
42148      ,	Sys_Pwr_WakeUp
            	              
42149      ,	Tx_0_Data
            	         
42150      ,	Tx_0_Head
            	         
42151      ,	Tx_0_Rdy
            	        
42152      ,	Tx_0_Tail
            	         
42153      ,	Tx_0_Vld
            	        
42154      ,	Tx_1_Data
            	         
42155      ,	Tx_1_Head
            	         
42156      ,	Tx_1_Rdy
            	        
42157      ,	Tx_1_Tail
            	         
42158      ,	Tx_1_Vld
            	        
42159      ,	Tx_2_Data
            	         
42160      ,	Tx_2_Head
            	         
42161      ,	Tx_2_Rdy
            	        
42162      ,	Tx_2_Tail
            	         
42163      ,	Tx_2_Vld
            	        
42164      ,	Tx_3_Data
            	         
42165      ,	Tx_3_Head
            	         
42166      ,	Tx_3_Rdy
            	        
42167      ,	Tx_3_Tail
            	         
42168      ,	Tx_3_Vld
            	        
42169      ,	Tx_4_Data
            	         
42170      ,	Tx_4_Head
            	         
42171      ,	Tx_4_Rdy
            	        
42172      ,	Tx_4_Tail
            	         
42173      ,	Tx_4_Vld
            	        
42174      ,	Tx_5_Data
            	         
42175      ,	Tx_5_Head
            	         
42176      ,	Tx_5_Rdy
            	        
42177      ,	Tx_5_Tail
            	         
42178      ,	Tx_5_Vld
            	        
42179      ,	Tx_6_Data
            	         
42180      ,	Tx_6_Head
            	         
42181      ,	Tx_6_Rdy
            	        
42182      ,	Tx_6_Tail
            	         
42183      ,	Tx_6_Vld
            	        
42184      ,	Tx_7_Data
            	         
42185      ,	Tx_7_Head
            	         
42186      ,	Tx_7_Rdy
            	        
42187      ,	Tx_7_Tail
            	         
42188      ,	Tx_7_Vld
            	        
42189      ,	Tx_8_Data
            	         
42190      ,	Tx_8_Head
            	         
42191      ,	Tx_8_Rdy
            	        
42192      ,	Tx_8_Tail
            	         
42193      ,	Tx_8_Vld
            	        
42194      ,	WakeUp_Rx
            	         
42195      );
             
42196      	input  [107:0] Rx_Data         ;
           	                                
42197      	input          Rx_Head         ;
           	                                
42198      	output         Rx_Rdy          ;
           	                                
42199      	input          Rx_Tail         ;
           	                                
42200      	input          Rx_Vld          ;
           	                                
42201      	input          Sys_Clk         ;
           	                                
42202      	input          Sys_Clk_ClkS    ;
           	                                
42203      	input          Sys_Clk_En      ;
           	                                
42204      	input          Sys_Clk_EnS     ;
           	                                
42205      	input          Sys_Clk_RetRstN ;
           	                                
42206      	input          Sys_Clk_RstN    ;
           	                                
42207      	input          Sys_Clk_Tm      ;
           	                                
42208      	output         Sys_Pwr_Idle    ;
           	                                
42209      	output         Sys_Pwr_WakeUp  ;
           	                                
42210      	output [107:0] Tx_0_Data       ;
           	                                
42211      	output         Tx_0_Head       ;
           	                                
42212      	input          Tx_0_Rdy        ;
           	                                
42213      	output         Tx_0_Tail       ;
           	                                
42214      	output         Tx_0_Vld        ;
           	                                
42215      	output [107:0] Tx_1_Data       ;
           	                                
42216      	output         Tx_1_Head       ;
           	                                
42217      	input          Tx_1_Rdy        ;
           	                                
42218      	output         Tx_1_Tail       ;
           	                                
42219      	output         Tx_1_Vld        ;
           	                                
42220      	output [107:0] Tx_2_Data       ;
           	                                
42221      	output         Tx_2_Head       ;
           	                                
42222      	input          Tx_2_Rdy        ;
           	                                
42223      	output         Tx_2_Tail       ;
           	                                
42224      	output         Tx_2_Vld        ;
           	                                
42225      	output [107:0] Tx_3_Data       ;
           	                                
42226      	output         Tx_3_Head       ;
           	                                
42227      	input          Tx_3_Rdy        ;
           	                                
42228      	output         Tx_3_Tail       ;
           	                                
42229      	output         Tx_3_Vld        ;
           	                                
42230      	output [107:0] Tx_4_Data       ;
           	                                
42231      	output         Tx_4_Head       ;
           	                                
42232      	input          Tx_4_Rdy        ;
           	                                
42233      	output         Tx_4_Tail       ;
           	                                
42234      	output         Tx_4_Vld        ;
           	                                
42235      	output [107:0] Tx_5_Data       ;
           	                                
42236      	output         Tx_5_Head       ;
           	                                
42237      	input          Tx_5_Rdy        ;
           	                                
42238      	output         Tx_5_Tail       ;
           	                                
42239      	output         Tx_5_Vld        ;
           	                                
42240      	output [107:0] Tx_6_Data       ;
           	                                
42241      	output         Tx_6_Head       ;
           	                                
42242      	input          Tx_6_Rdy        ;
           	                                
42243      	output         Tx_6_Tail       ;
           	                                
42244      	output         Tx_6_Vld        ;
           	                                
42245      	output [107:0] Tx_7_Data       ;
           	                                
42246      	output         Tx_7_Head       ;
           	                                
42247      	input          Tx_7_Rdy        ;
           	                                
42248      	output         Tx_7_Tail       ;
           	                                
42249      	output         Tx_7_Vld        ;
           	                                
42250      	output [107:0] Tx_8_Data       ;
           	                                
42251      	output         Tx_8_Head       ;
           	                                
42252      	input          Tx_8_Rdy        ;
           	                                
42253      	output         Tx_8_Tail       ;
           	                                
42254      	output         Tx_8_Vld        ;
           	                                
42255      	output         WakeUp_Rx       ;
           	                                
42256      	wire [13:0]  u_2c0b        ;
           	                            
42257      	wire [8:0]   u_34e6        ;
           	                            
42258      	wire [13:0]  u_3545        ;
           	                            
42259      	wire [13:0]  u_39a2        ;
           	                            
42260      	wire [13:0]  u_3e7f        ;
           	                            
42261      	wire [13:0]  u_47b9        ;
           	                            
42262      	wire [8:0]   u_49eb        ;
           	                            
42263      	wire [8:0]   u_5325        ;
           	                            
42264      	wire [8:0]   u_5c5f        ;
           	                            
42265      	wire [8:0]   u_6599        ;
           	                            
42266      	wire [13:0]  u_67c4        ;
           	                            
42267      	wire [13:0]  u_70fe        ;
           	                            
42268      	reg  [8:0]   u_7c15        ;
           	                            
42269      	wire [13:0]  u_8495        ;
           	                            
42270      	wire [8:0]   u_8e3c        ;
           	                            
42271      	wire [8:0]   u_9776        ;
           	                            
42272      	wire [8:0]   u_a9ea        ;
           	                            
42273      	wire [8:0]   u_ab1f        ;
           	                            
42274      	wire [69:0]  Hdr           ;
           	                            
42275      	wire         HdrPwr_Idle   ;
           	                            
42276      	wire         HdrPwr_WakeUp ;
           	                            
42277      	wire [107:0] Int_Data      ;
           	                            
42278      	wire         Int_Head      ;
           	                            
42279      	wire         Int_Rdy       ;
           	                            
42280      	wire         Int_Tail      ;
           	                            
42281      	wire         Int_Vld       ;
           	                            
42282      	wire [8:0]   PortSel       ;
           	                            
42283      	wire [107:0] Rx1_Data      ;
           	                            
42284      	wire         Rx1_Head      ;
           	                            
42285      	wire         Rx1_Rdy       ;
           	                            
42286      	wire         Rx1_Tail      ;
           	                            
42287      	wire         Rx1_Vld       ;
           	                            
42288      	wire [8:0]   TblSel        ;
           	                            
42289      	wire [7:0]   TblSel1       ;
           	                            
42290      	wire [107:0] Tx1_0_Data    ;
           	                            
42291      	wire         Tx1_0_Head    ;
           	                            
42292      	wire         Tx1_0_Rdy     ;
           	                            
42293      	wire         Tx1_0_Tail    ;
           	                            
42294      	wire         Tx1_0_Vld     ;
           	                            
42295      	wire [107:0] Tx1_1_Data    ;
           	                            
42296      	wire         Tx1_1_Head    ;
           	                            
42297      	wire         Tx1_1_Rdy     ;
           	                            
42298      	wire         Tx1_1_Tail    ;
           	                            
42299      	wire         Tx1_1_Vld     ;
           	                            
42300      	wire [107:0] Tx1_2_Data    ;
           	                            
42301      	wire         Tx1_2_Head    ;
           	                            
42302      	wire         Tx1_2_Rdy     ;
           	                            
42303      	wire         Tx1_2_Tail    ;
           	                            
42304      	wire         Tx1_2_Vld     ;
           	                            
42305      	wire [107:0] Tx1_3_Data    ;
           	                            
42306      	wire         Tx1_3_Head    ;
           	                            
42307      	wire         Tx1_3_Rdy     ;
           	                            
42308      	wire         Tx1_3_Tail    ;
           	                            
42309      	wire         Tx1_3_Vld     ;
           	                            
42310      	wire [107:0] Tx1_4_Data    ;
           	                            
42311      	wire         Tx1_4_Head    ;
           	                            
42312      	wire         Tx1_4_Rdy     ;
           	                            
42313      	wire         Tx1_4_Tail    ;
           	                            
42314      	wire         Tx1_4_Vld     ;
           	                            
42315      	wire [107:0] Tx1_5_Data    ;
           	                            
42316      	wire         Tx1_5_Head    ;
           	                            
42317      	wire         Tx1_5_Rdy     ;
           	                            
42318      	wire         Tx1_5_Tail    ;
           	                            
42319      	wire         Tx1_5_Vld     ;
           	                            
42320      	wire [107:0] Tx1_6_Data    ;
           	                            
42321      	wire         Tx1_6_Head    ;
           	                            
42322      	wire         Tx1_6_Rdy     ;
           	                            
42323      	wire         Tx1_6_Tail    ;
           	                            
42324      	wire         Tx1_6_Vld     ;
           	                            
42325      	wire [107:0] Tx1_7_Data    ;
           	                            
42326      	wire         Tx1_7_Head    ;
           	                            
42327      	wire         Tx1_7_Rdy     ;
           	                            
42328      	wire         Tx1_7_Tail    ;
           	                            
42329      	wire         Tx1_7_Vld     ;
           	                            
42330      	wire [107:0] Tx1_8_Data    ;
           	                            
42331      	wire         Tx1_8_Head    ;
           	                            
42332      	wire         Tx1_8_Rdy     ;
           	                            
42333      	wire         Tx1_8_Tail    ;
           	                            
42334      	wire         Tx1_8_Vld     ;
           	                            
42335      	assign Rx1_Data = Rx_Data;
           	                          
42336      	assign Rx1_Head = Rx_Head;
           	                          
42337      	assign Rx1_Tail = Rx_Tail;
           	                          
42338      	assign Rx1_Vld = Rx_Vld;
           	                        
42339      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
42340      	assign u_8495 = Hdr [68:55];
           	                            
42341      	assign u_34e6 = u_8495 [13:5];
           	                              
42342      	assign u_70fe = Hdr [68:55];
           	                            
42343      	assign u_9776 = u_70fe [13:5];
           	                              
42344      	assign u_67c4 = Hdr [68:55];
           	                            
42345      	assign u_8e3c = u_67c4 [13:5];
           	                              
42346      	assign u_39a2 = Hdr [68:55];
           	                            
42347      	assign u_a9ea = u_39a2 [13:5];
           	                              
42348      	assign u_3545 = Hdr [68:55];
           	                            
42349      	assign u_6599 = u_3545 [13:5];
           	                              
42350      	assign u_2c0b = Hdr [68:55];
           	                            
42351      	assign u_5c5f = u_2c0b [13:5];
           	                              
42352      	assign u_47b9 = Hdr [68:55];
           	                            
42353      	assign u_5325 = u_47b9 [13:5];
           	                              
42354      	assign u_3e7f = Hdr [68:55];
           	                            
42355      	assign u_49eb = u_3e7f [13:5];
           	                              
42356      	assign TblSel1 =
           	                
42357      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
42358      		,		( u_9776 & 9'b000001111 ) == 9'b000001101
           		 		                                         
42359      		,		( u_8e3c & 9'b000011110 ) == 9'b000010100
           		 		                                         
42360      		,		( u_a9ea & 9'b000011010 ) == 9'b000010010
           		 		                                         
42361      		,		( u_6599 & 9'b000001111 ) == 9'b000001100
           		 		                                         
42362      		,		( u_5c5f & 9'b000010111 ) == 9'b000000110
           		 		                                         
42363      		,		( u_5325 & 9'b000010111 ) == 9'b000000111
           		 		                                         
42364      		,		( u_49eb & 9'b000011110 ) == 9'b000010000
           		 		                                         
42365      		};
           		  
42366      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-3-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42167      ,	Tx_3_Tail
           <font color = "green">-1-</font> 	         
42168      ,	Tx_3_Vld
           <font color = "green">==></font>
42169      ,	Tx_4_Data
           <font color = "red">-2-</font> 	         
42170      ,	Tx_4_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42184      ,	Tx_7_Data
           <font color = "green">-1-</font> 	         
42185      ,	Tx_7_Head
           <font color = "green">==></font>
42186      ,	Tx_7_Rdy
           <font color = "red">-2-</font> 	        
42187      ,	Tx_7_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42189      ,	Tx_8_Data
           <font color = "green">-1-</font> 	         
42190      ,	Tx_8_Head
           <font color = "green">==></font>
42191      ,	Tx_8_Rdy
           <font color = "red">-2-</font> 	        
42192      ,	Tx_8_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42194      ,	WakeUp_Rx
           <font color = "green">-1-</font> 	         
42195      );
           <font color = "green">==></font>
42196      	input  [107:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
42197      	input          Rx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42261      	wire [13:0]  u_47b9        ;
           	<font color = "green">-1-</font>                            
42262      	wire [8:0]   u_49eb        ;
           <font color = "green">	==></font>
42263      	wire [8:0]   u_5325        ;
           	<font color = "red">-2-</font>                            
42264      	wire [8:0]   u_5c5f        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42266      	wire [13:0]  u_67c4        ;
           	<font color = "green">-1-</font>                            
42267      	wire [13:0]  u_70fe        ;
           <font color = "green">	==></font>
42268      	reg  [8:0]   u_7c15        ;
           	<font color = "red">-2-</font>                            
42269      	wire [13:0]  u_8495        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42271      	wire [8:0]   u_9776        ;
           	<font color = "green">-1-</font>                            
42272      	wire [8:0]   u_a9ea        ;
           <font color = "green">	==></font>
42273      	wire [8:0]   u_ab1f        ;
           	<font color = "red">-2-</font>                            
42274      	wire [69:0]  Hdr           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42276      	wire         HdrPwr_WakeUp ;
           	<font color = "green">-1-</font>                            
42277      	wire [107:0] Int_Data      ;
           <font color = "green">	==></font>
42278      	wire         Int_Head      ;
           	<font color = "red">-2-</font>                            
42279      	wire         Int_Rdy       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_220647'>
<a name="inst_tag_220647_Line"></a>
<b>Line Coverage for Instance : <a href="mod719.html#inst_tag_220647" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>48</td><td>36</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41981</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41998</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42028</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42084</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42184</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42189</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42194</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42261</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42276</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42356</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42370</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41980                   		};
41981      1/1          	assign PortSel = Int_Head ? TblSel : u_7c15;
41982      1/1          	assign Tx1_1_Rdy = Tx_1_Rdy;
41983      1/1          	assign Tx1_2_Rdy = Tx_2_Rdy;
41984      <font color = "red">0/1     ==>  	assign Tx1_3_Rdy = Tx_3_Rdy;</font>
                        MISSING_ELSE
41985                   	assign Tx1_4_Rdy = Tx_4_Rdy;
41986                   	assign Tx1_5_Rdy = Tx_5_Rdy;
41987                   	assign Tx1_6_Rdy = Tx_6_Rdy;
41988                   	assign Int_Rdy =
41989                   			Tx1_0_Rdy &amp; PortSel [0]
41990                   		|	Tx1_1_Rdy &amp; PortSel [1]
41991                   		|	Tx1_2_Rdy &amp; PortSel [2]
41992                   		|	Tx1_3_Rdy &amp; PortSel [3]
41993                   		|	Tx1_4_Rdy &amp; PortSel [4]
41994                   		|	Tx1_5_Rdy &amp; PortSel [5]
41995                   		|	Tx1_6_Rdy &amp; PortSel [6];
41996                   	rsnoc_z_T_C_S_C_L_R_R_7 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
41997                   	rsnoc_z_T_C_S_C_L_R_S_L_7 usl( .I( u_ab1f ) , .O( TblSel ) );
41998      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
41999      1/1          		if ( ! Sys_Clk_RstN )
42000      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
42001      <font color = "red">0/1     ==>  		else if ( Int_Vld &amp; Int_Head )</font>
                        MISSING_ELSE
42002                   			u_7c15 &lt;= #1.0 ( TblSel );
42003                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
42004                   		.Hdr( Hdr )
42005                   	,	.Rx_Data( Rx1_Data )
42006                   	,	.Rx_Head( Rx1_Head )
42007                   	,	.Rx_Rdy( Rx1_Rdy )
42008                   	,	.Rx_Tail( Rx1_Tail )
42009                   	,	.Rx_Vld( Rx1_Vld )
42010                   	,	.Sys_Clk( Sys_Clk )
42011                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
42012                   	,	.Sys_Clk_En( Sys_Clk_En )
42013                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
42014                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
42015                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
42016                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
42017                   	,	.Sys_Pwr_Idle( HdrPwr_Idle )
42018                   	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
42019                   	,	.Tx_Data( Int_Data )
42020                   	,	.Tx_Head( Int_Head )
42021                   	,	.Tx_Rdy( Int_Rdy )
42022                   	,	.Tx_Tail( Int_Tail )
42023                   	,	.Tx_Vld( Int_Vld )
42024                   	);
42025                   	assign Rx_Rdy = Rx1_Rdy;
42026                   	assign Sys_Pwr_Idle = HdrPwr_Idle;
42027                   	assign WakeUp_Rx = Rx_Vld;
42028      1/1          	assign Sys_Pwr_WakeUp = WakeUp_Rx;
42029      1/1          	assign Tx1_0_Data = Int_Data &amp; { 108 { PortSel [0] }  };
42030      1/1          	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
42031      <font color = "red">0/1     ==>  	assign Tx1_0_Head = Int_Head &amp; { 1 { PortSel [0] }  };</font>
                        MISSING_ELSE
42032                   	assign Tx_0_Head = Tx1_0_Head;
42033                   	assign Tx1_0_Tail = Int_Tail &amp; { 1 { PortSel [0] }  };
42034                   	assign Tx_0_Tail = Tx1_0_Tail;
42035                   	assign Tx1_0_Vld = Int_Vld &amp; PortSel [0];
42036                   	assign Tx_0_Vld = Tx1_0_Vld;
42037                   	assign Tx1_1_Data = Int_Data &amp; { 108 { PortSel [1] }  };
42038                   	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
42039                   	assign Tx1_1_Head = Int_Head &amp; { 1 { PortSel [1] }  };
42040                   	assign Tx_1_Head = Tx1_1_Head;
42041                   	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
42042                   	assign Tx_1_Tail = Tx1_1_Tail;
42043                   	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
42044                   	assign Tx_1_Vld = Tx1_1_Vld;
42045                   	assign Tx1_2_Data = Int_Data &amp; { 108 { PortSel [2] }  };
42046                   	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
42047                   	assign Tx1_2_Head = Int_Head &amp; { 1 { PortSel [2] }  };
42048                   	assign Tx_2_Head = Tx1_2_Head;
42049                   	assign Tx1_2_Tail = Int_Tail &amp; { 1 { PortSel [2] }  };
42050                   	assign Tx_2_Tail = Tx1_2_Tail;
42051                   	assign Tx1_2_Vld = Int_Vld &amp; PortSel [2];
42052                   	assign Tx_2_Vld = Tx1_2_Vld;
42053                   	assign Tx1_3_Data = Int_Data &amp; { 108 { PortSel [3] }  };
42054                   	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
42055                   	assign Tx1_3_Head = Int_Head &amp; { 1 { PortSel [3] }  };
42056                   	assign Tx_3_Head = Tx1_3_Head;
42057                   	assign Tx1_3_Tail = Int_Tail &amp; { 1 { PortSel [3] }  };
42058                   	assign Tx_3_Tail = Tx1_3_Tail;
42059                   	assign Tx1_3_Vld = Int_Vld &amp; PortSel [3];
42060                   	assign Tx_3_Vld = Tx1_3_Vld;
42061                   	assign Tx1_4_Data = Int_Data &amp; { 108 { PortSel [4] }  };
42062                   	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
42063                   	assign Tx1_4_Head = Int_Head &amp; { 1 { PortSel [4] }  };
42064                   	assign Tx_4_Head = Tx1_4_Head;
42065                   	assign Tx1_4_Tail = Int_Tail &amp; { 1 { PortSel [4] }  };
42066                   	assign Tx_4_Tail = Tx1_4_Tail;
42067                   	assign Tx1_4_Vld = Int_Vld &amp; PortSel [4];
42068                   	assign Tx_4_Vld = Tx1_4_Vld;
42069                   	assign Tx1_5_Data = Int_Data &amp; { 108 { PortSel [5] }  };
42070                   	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
42071                   	assign Tx1_5_Head = Int_Head &amp; { 1 { PortSel [5] }  };
42072                   	assign Tx_5_Head = Tx1_5_Head;
42073                   	assign Tx1_5_Tail = Int_Tail &amp; { 1 { PortSel [5] }  };
42074                   	assign Tx_5_Tail = Tx1_5_Tail;
42075                   	assign Tx1_5_Vld = Int_Vld &amp; PortSel [5];
42076                   	assign Tx_5_Vld = Tx1_5_Vld;
42077                   	assign Tx1_6_Data = Int_Data &amp; { 108 { PortSel [6] }  };
42078                   	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
42079                   	assign Tx1_6_Head = Int_Head &amp; { 1 { PortSel [6] }  };
42080                   	assign Tx_6_Head = Tx1_6_Head;
42081                   	assign Tx1_6_Tail = Int_Tail &amp; { 1 { PortSel [6] }  };
42082                   	assign Tx_6_Tail = Tx1_6_Tail;
42083                   	assign Tx1_6_Vld = Int_Vld &amp; PortSel [6];
42084      1/1          	assign Tx_6_Vld = Tx1_6_Vld;
42085      1/1          endmodule
42086      1/1          
42087      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
42088                   
42089                   // FlexNoC version    : 4.7.0
42090                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
42091                   // Exported Structure : /Specification.Architecture.Structure
42092                   // ExportOption       : /verilog
42093                   
42094                   `timescale 1ps/1ps
42095                   module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
42096                   	input  [8:0] I ;
42097                   	output [8:0] O ;
42098                   	wire  u_13   ;
42099                   	wire  u_2    ;
42100                   	wire  u_214c ;
42101                   	wire  u_6100 ;
42102                   	wire  u_7466 ;
42103                   	wire  u_7732 ;
42104                   	wire  u_c140 ;
42105                   	wire  u_ce62 ;
42106                   	wire  u_d73  ;
42107                   	wire  u_ddb1 ;
42108                   	wire  u_ff71 ;
42109                   	assign u_d73 = I [0];
42110                   	assign u_214c = u_d73 | I [1];
42111                   	assign u_ddb1 = I [2];
42112                   	assign u_ff71 = u_214c | u_ddb1 | I [3];
42113                   	assign u_c140 = I [4];
42114                   	assign u_7466 = u_c140 | I [5];
42115                   	assign u_6100 = I [6];
42116                   	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
42117                   	assign u_13 = ~ u_ff71;
42118                   	assign u_ce62 = u_13 &amp; ~ u_7466;
42119                   	assign u_2 = ~ u_214c;
42120                   	assign O =
42121                   		{		~ u_7732 &amp; I [8]
42122                   		,		u_ce62 &amp; ~ u_6100 &amp; I [7]
42123                   		,	u_ce62 &amp; I [6]
42124                   		,		u_13 &amp; ~ u_c140 &amp; I [5]
42125                   		,	u_13 &amp; I [4]
42126                   		,		u_2 &amp; ~ u_ddb1 &amp; I [3]
42127                   		,	u_2 &amp; I [2]
42128                   		,		~ u_d73 &amp; I [1]
42129                   		,	I [0]
42130                   		};
42131                   endmodule
42132                   
42133                   `timescale 1ps/1ps
42134                   module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
42135                   	Rx_Data
42136                   ,	Rx_Head
42137                   ,	Rx_Rdy
42138                   ,	Rx_Tail
42139                   ,	Rx_Vld
42140                   ,	Sys_Clk
42141                   ,	Sys_Clk_ClkS
42142                   ,	Sys_Clk_En
42143                   ,	Sys_Clk_EnS
42144                   ,	Sys_Clk_RetRstN
42145                   ,	Sys_Clk_RstN
42146                   ,	Sys_Clk_Tm
42147                   ,	Sys_Pwr_Idle
42148                   ,	Sys_Pwr_WakeUp
42149                   ,	Tx_0_Data
42150                   ,	Tx_0_Head
42151                   ,	Tx_0_Rdy
42152                   ,	Tx_0_Tail
42153                   ,	Tx_0_Vld
42154                   ,	Tx_1_Data
42155                   ,	Tx_1_Head
42156                   ,	Tx_1_Rdy
42157                   ,	Tx_1_Tail
42158                   ,	Tx_1_Vld
42159                   ,	Tx_2_Data
42160                   ,	Tx_2_Head
42161                   ,	Tx_2_Rdy
42162                   ,	Tx_2_Tail
42163                   ,	Tx_2_Vld
42164                   ,	Tx_3_Data
42165                   ,	Tx_3_Head
42166                   ,	Tx_3_Rdy
42167      1/1          ,	Tx_3_Tail
42168      1/1          ,	Tx_3_Vld
42169      1/1          ,	Tx_4_Data
42170      <font color = "red">0/1     ==>  ,	Tx_4_Head</font>
                        MISSING_ELSE
42171                   ,	Tx_4_Rdy
42172                   ,	Tx_4_Tail
42173                   ,	Tx_4_Vld
42174                   ,	Tx_5_Data
42175                   ,	Tx_5_Head
42176                   ,	Tx_5_Rdy
42177                   ,	Tx_5_Tail
42178                   ,	Tx_5_Vld
42179                   ,	Tx_6_Data
42180                   ,	Tx_6_Head
42181                   ,	Tx_6_Rdy
42182                   ,	Tx_6_Tail
42183                   ,	Tx_6_Vld
42184      1/1          ,	Tx_7_Data
42185      1/1          ,	Tx_7_Head
42186      1/1          ,	Tx_7_Rdy
42187      <font color = "red">0/1     ==>  ,	Tx_7_Tail</font>
                        MISSING_ELSE
42188                   ,	Tx_7_Vld
42189      1/1          ,	Tx_8_Data
42190      1/1          ,	Tx_8_Head
42191      1/1          ,	Tx_8_Rdy
42192      <font color = "red">0/1     ==>  ,	Tx_8_Tail</font>
                        MISSING_ELSE
42193                   ,	Tx_8_Vld
42194      1/1          ,	WakeUp_Rx
42195      1/1          );
42196      1/1          	input  [107:0] Rx_Data         ;
42197      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
42198                   	output         Rx_Rdy          ;
42199                   	input          Rx_Tail         ;
42200                   	input          Rx_Vld          ;
42201                   	input          Sys_Clk         ;
42202                   	input          Sys_Clk_ClkS    ;
42203                   	input          Sys_Clk_En      ;
42204                   	input          Sys_Clk_EnS     ;
42205                   	input          Sys_Clk_RetRstN ;
42206                   	input          Sys_Clk_RstN    ;
42207                   	input          Sys_Clk_Tm      ;
42208                   	output         Sys_Pwr_Idle    ;
42209                   	output         Sys_Pwr_WakeUp  ;
42210                   	output [107:0] Tx_0_Data       ;
42211                   	output         Tx_0_Head       ;
42212                   	input          Tx_0_Rdy        ;
42213                   	output         Tx_0_Tail       ;
42214                   	output         Tx_0_Vld        ;
42215                   	output [107:0] Tx_1_Data       ;
42216                   	output         Tx_1_Head       ;
42217                   	input          Tx_1_Rdy        ;
42218                   	output         Tx_1_Tail       ;
42219                   	output         Tx_1_Vld        ;
42220                   	output [107:0] Tx_2_Data       ;
42221                   	output         Tx_2_Head       ;
42222                   	input          Tx_2_Rdy        ;
42223                   	output         Tx_2_Tail       ;
42224                   	output         Tx_2_Vld        ;
42225                   	output [107:0] Tx_3_Data       ;
42226                   	output         Tx_3_Head       ;
42227                   	input          Tx_3_Rdy        ;
42228                   	output         Tx_3_Tail       ;
42229                   	output         Tx_3_Vld        ;
42230                   	output [107:0] Tx_4_Data       ;
42231                   	output         Tx_4_Head       ;
42232                   	input          Tx_4_Rdy        ;
42233                   	output         Tx_4_Tail       ;
42234                   	output         Tx_4_Vld        ;
42235                   	output [107:0] Tx_5_Data       ;
42236                   	output         Tx_5_Head       ;
42237                   	input          Tx_5_Rdy        ;
42238                   	output         Tx_5_Tail       ;
42239                   	output         Tx_5_Vld        ;
42240                   	output [107:0] Tx_6_Data       ;
42241                   	output         Tx_6_Head       ;
42242                   	input          Tx_6_Rdy        ;
42243                   	output         Tx_6_Tail       ;
42244                   	output         Tx_6_Vld        ;
42245                   	output [107:0] Tx_7_Data       ;
42246                   	output         Tx_7_Head       ;
42247                   	input          Tx_7_Rdy        ;
42248                   	output         Tx_7_Tail       ;
42249                   	output         Tx_7_Vld        ;
42250                   	output [107:0] Tx_8_Data       ;
42251                   	output         Tx_8_Head       ;
42252                   	input          Tx_8_Rdy        ;
42253                   	output         Tx_8_Tail       ;
42254                   	output         Tx_8_Vld        ;
42255                   	output         WakeUp_Rx       ;
42256                   	wire [13:0]  u_2c0b        ;
42257                   	wire [8:0]   u_34e6        ;
42258                   	wire [13:0]  u_3545        ;
42259                   	wire [13:0]  u_39a2        ;
42260                   	wire [13:0]  u_3e7f        ;
42261      1/1          	wire [13:0]  u_47b9        ;
42262      1/1          	wire [8:0]   u_49eb        ;
42263      1/1          	wire [8:0]   u_5325        ;
42264      <font color = "red">0/1     ==>  	wire [8:0]   u_5c5f        ;</font>
                        MISSING_ELSE
42265                   	wire [8:0]   u_6599        ;
42266      1/1          	wire [13:0]  u_67c4        ;
42267      1/1          	wire [13:0]  u_70fe        ;
42268      1/1          	reg  [8:0]   u_7c15        ;
42269      <font color = "red">0/1     ==>  	wire [13:0]  u_8495        ;</font>
                        MISSING_ELSE
42270                   	wire [8:0]   u_8e3c        ;
42271      1/1          	wire [8:0]   u_9776        ;
42272      1/1          	wire [8:0]   u_a9ea        ;
42273      1/1          	wire [8:0]   u_ab1f        ;
42274      <font color = "red">0/1     ==>  	wire [69:0]  Hdr           ;</font>
                        MISSING_ELSE
42275                   	wire         HdrPwr_Idle   ;
42276      1/1          	wire         HdrPwr_WakeUp ;
42277      1/1          	wire [107:0] Int_Data      ;
42278      1/1          	wire         Int_Head      ;
42279      <font color = "red">0/1     ==>  	wire         Int_Rdy       ;</font>
                        MISSING_ELSE
42280                   	wire         Int_Tail      ;
42281                   	wire         Int_Vld       ;
42282                   	wire [8:0]   PortSel       ;
42283                   	wire [107:0] Rx1_Data      ;
42284                   	wire         Rx1_Head      ;
42285                   	wire         Rx1_Rdy       ;
42286                   	wire         Rx1_Tail      ;
42287                   	wire         Rx1_Vld       ;
42288                   	wire [8:0]   TblSel        ;
42289                   	wire [7:0]   TblSel1       ;
42290                   	wire [107:0] Tx1_0_Data    ;
42291                   	wire         Tx1_0_Head    ;
42292                   	wire         Tx1_0_Rdy     ;
42293                   	wire         Tx1_0_Tail    ;
42294                   	wire         Tx1_0_Vld     ;
42295                   	wire [107:0] Tx1_1_Data    ;
42296                   	wire         Tx1_1_Head    ;
42297                   	wire         Tx1_1_Rdy     ;
42298                   	wire         Tx1_1_Tail    ;
42299                   	wire         Tx1_1_Vld     ;
42300                   	wire [107:0] Tx1_2_Data    ;
42301                   	wire         Tx1_2_Head    ;
42302                   	wire         Tx1_2_Rdy     ;
42303                   	wire         Tx1_2_Tail    ;
42304                   	wire         Tx1_2_Vld     ;
42305                   	wire [107:0] Tx1_3_Data    ;
42306                   	wire         Tx1_3_Head    ;
42307                   	wire         Tx1_3_Rdy     ;
42308                   	wire         Tx1_3_Tail    ;
42309                   	wire         Tx1_3_Vld     ;
42310                   	wire [107:0] Tx1_4_Data    ;
42311                   	wire         Tx1_4_Head    ;
42312                   	wire         Tx1_4_Rdy     ;
42313                   	wire         Tx1_4_Tail    ;
42314                   	wire         Tx1_4_Vld     ;
42315                   	wire [107:0] Tx1_5_Data    ;
42316                   	wire         Tx1_5_Head    ;
42317                   	wire         Tx1_5_Rdy     ;
42318                   	wire         Tx1_5_Tail    ;
42319                   	wire         Tx1_5_Vld     ;
42320                   	wire [107:0] Tx1_6_Data    ;
42321                   	wire         Tx1_6_Head    ;
42322                   	wire         Tx1_6_Rdy     ;
42323                   	wire         Tx1_6_Tail    ;
42324                   	wire         Tx1_6_Vld     ;
42325                   	wire [107:0] Tx1_7_Data    ;
42326                   	wire         Tx1_7_Head    ;
42327                   	wire         Tx1_7_Rdy     ;
42328                   	wire         Tx1_7_Tail    ;
42329                   	wire         Tx1_7_Vld     ;
42330                   	wire [107:0] Tx1_8_Data    ;
42331                   	wire         Tx1_8_Head    ;
42332                   	wire         Tx1_8_Rdy     ;
42333                   	wire         Tx1_8_Tail    ;
42334                   	wire         Tx1_8_Vld     ;
42335                   	assign Rx1_Data = Rx_Data;
42336                   	assign Rx1_Head = Rx_Head;
42337                   	assign Rx1_Tail = Rx_Tail;
42338                   	assign Rx1_Vld = Rx_Vld;
42339                   	assign Tx1_0_Rdy = Tx_0_Rdy;
42340                   	assign u_8495 = Hdr [68:55];
42341                   	assign u_34e6 = u_8495 [13:5];
42342                   	assign u_70fe = Hdr [68:55];
42343                   	assign u_9776 = u_70fe [13:5];
42344                   	assign u_67c4 = Hdr [68:55];
42345                   	assign u_8e3c = u_67c4 [13:5];
42346                   	assign u_39a2 = Hdr [68:55];
42347                   	assign u_a9ea = u_39a2 [13:5];
42348                   	assign u_3545 = Hdr [68:55];
42349                   	assign u_6599 = u_3545 [13:5];
42350                   	assign u_2c0b = Hdr [68:55];
42351                   	assign u_5c5f = u_2c0b [13:5];
42352                   	assign u_47b9 = Hdr [68:55];
42353                   	assign u_5325 = u_47b9 [13:5];
42354                   	assign u_3e7f = Hdr [68:55];
42355                   	assign u_49eb = u_3e7f [13:5];
42356      <font color = "grey">unreachable  </font>	assign TblSel1 =
42357      <font color = "grey">unreachable  </font>		{		( u_34e6 &amp; 9'b000001100 ) == 9'b000001000
42358      <font color = "grey">unreachable  </font>		,		( u_9776 &amp; 9'b000001111 ) == 9'b000001101
42359      <font color = "grey">unreachable  </font>		,		( u_8e3c &amp; 9'b000011110 ) == 9'b000010100
                   <font color = "red">==>  MISSING_ELSE</font>
42360      <font color = "grey">unreachable  </font>		,		( u_a9ea &amp; 9'b000011010 ) == 9'b000010010
42361      <font color = "grey">unreachable  </font>		,		( u_6599 &amp; 9'b000001111 ) == 9'b000001100
42362      <font color = "grey">unreachable  </font>		,		( u_5c5f &amp; 9'b000010111 ) == 9'b000000110
42363                   		,		( u_5325 &amp; 9'b000010111 ) == 9'b000000111
                   <font color = "red">==>  MISSING_ELSE</font>
42364                   		,		( u_49eb &amp; 9'b000011110 ) == 9'b000010000
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42365                   		};
42366                   	assign PortSel = Int_Head ? TblSel : u_7c15;
42367                   	assign Tx1_1_Rdy = Tx_1_Rdy;
42368                   	assign Tx1_2_Rdy = Tx_2_Rdy;
42369                   	assign Tx1_3_Rdy = Tx_3_Rdy;
42370      <font color = "grey">unreachable  </font>	assign Tx1_4_Rdy = Tx_4_Rdy;
42371      <font color = "grey">unreachable  </font>	assign Tx1_5_Rdy = Tx_5_Rdy;
42372      <font color = "grey">unreachable  </font>	assign Tx1_6_Rdy = Tx_6_Rdy;
42373      <font color = "grey">unreachable  </font>	assign Tx1_7_Rdy = Tx_7_Rdy;
                   <font color = "red">==>  MISSING_ELSE</font>
42374      <font color = "grey">unreachable  </font>	assign Tx1_8_Rdy = Tx_8_Rdy;
42375      <font color = "grey">unreachable  </font>	assign Int_Rdy =
42376      <font color = "grey">unreachable  </font>			Tx1_0_Rdy &amp; PortSel [0]
42377                   		|	Tx1_1_Rdy &amp; PortSel [1]
                   <font color = "red">==>  MISSING_ELSE</font>
42378                   		|	Tx1_2_Rdy &amp; PortSel [2]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42379                   		|	Tx1_3_Rdy &amp; PortSel [3]
42380                   		|	Tx1_4_Rdy &amp; PortSel [4]
42381                   		|	Tx1_5_Rdy &amp; PortSel [5]
42382                   		|	Tx1_6_Rdy &amp; PortSel [6]
42383                   		|	Tx1_7_Rdy &amp; PortSel [7]
42384      <font color = "grey">unreachable  </font>		|	Tx1_8_Rdy &amp; PortSel [8];
42385      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_R_9 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
42386      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_L_9 usl( .I( u_ab1f ) , .O( TblSel ) );
42387      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
42388      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
42389      <font color = "grey">unreachable  </font>			u_7c15 &lt;= #1.0 ( 9'b0 );
42390      <font color = "grey">unreachable  </font>		else if ( Int_Vld &amp; Int_Head )
42391                   			u_7c15 &lt;= #1.0 ( TblSel );
                   <font color = "red">==>  MISSING_ELSE</font>
42392                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_220647_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod719.html#inst_tag_220647" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42025
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42087
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42111
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42112
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42115
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42116
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42252
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42255
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_220647_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod719.html#inst_tag_220647" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">2.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2574</td>
<td class="rt">10</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1287</td>
<td class="rt">6</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1287</td>
<td class="rt">4</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">10</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">6</td>
<td class="rt">2.04  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">4</td>
<td class="rt">1.36  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">150</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1986</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1795</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_341e[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_45b0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cdd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_615e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b986</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Decode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2RdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2WrRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddrB[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxCtl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDecode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProtB[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DirOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWord[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstCmd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoData[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqStall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspActive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_220647_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod719.html#inst_tag_220647" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">31</td>
<td class="rt">60.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42025</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42115</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42116</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42252</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42255</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41981</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41998</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42028</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">42084</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42184</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42189</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42194</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42261</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42276</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42025      	assign Rx_Rdy = Rx1_Rdy;
           	                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42111      	assign u_ddb1 = I [2];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42115      	assign u_6100 = I [6];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6b1e) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42252      	input          Tx_8_Rdy        ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42255      	output         WakeUp_Rx       ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	<font color = "green">-1-</font>                                            
41982      	assign Tx1_1_Rdy = Tx_1_Rdy;
           <font color = "green">	==></font>
41983      	assign Tx1_2_Rdy = Tx_2_Rdy;
           	<font color = "red">-2-</font>                            
41984      	assign Tx1_3_Rdy = Tx_3_Rdy;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41998      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
41999      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
42000      			u_7c15 <= #1.0 ( 7'b0 );
           			<font color = "red">-2-</font>                        
42001      		else if ( Int_Vld & Int_Head )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42028      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	<font color = "green">-1-</font>                                  
42029      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           <font color = "green">	==></font>
42030      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	<font color = "red">-2-</font>                                                               
42031      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42084      	assign Tx_6_Vld = Tx1_6_Vld;
           	<font color = "green">-1-</font>                            
42085      endmodule
           <font color = "green">==></font>
42086      
           <font color = "red">-2-</font>
42087      
           
42088      
           
42089      // FlexNoC version    : 4.7.0
                                        
42090      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
42091      // Exported Structure : /Specification.Architecture.Structure
                                                                        
42092      // ExportOption       : /verilog
                                           
42093      
           
42094      `timescale 1ps/1ps
                             
42095      module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
                                                      
42096      	input  [8:0] I ;
           	                
42097      	output [8:0] O ;
           	                
42098      	wire  u_13   ;
           	              
42099      	wire  u_2    ;
           	              
42100      	wire  u_214c ;
           	              
42101      	wire  u_6100 ;
           	              
42102      	wire  u_7466 ;
           	              
42103      	wire  u_7732 ;
           	              
42104      	wire  u_c140 ;
           	              
42105      	wire  u_ce62 ;
           	              
42106      	wire  u_d73  ;
           	              
42107      	wire  u_ddb1 ;
           	              
42108      	wire  u_ff71 ;
           	              
42109      	assign u_d73 = I [0];
           	                     
42110      	assign u_214c = u_d73 | I [1];
           	                              
42111      	assign u_ddb1 = I [2];
           	                      
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
42113      	assign u_c140 = I [4];
           	                      
42114      	assign u_7466 = u_c140 | I [5];
           	                               
42115      	assign u_6100 = I [6];
           	                      
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
42117      	assign u_13 = ~ u_ff71;
           	                       
42118      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
42119      	assign u_2 = ~ u_214c;
           	                      
42120      	assign O =
           	          
42121      		{		~ u_7732 & I [8]
           		 		                
42122      		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
42123      		,	u_ce62 & I [6]
           		 	              
42124      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
42125      		,	u_13 & I [4]
           		 	            
42126      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
42127      		,	u_2 & I [2]
           		 	           
42128      		,		~ u_d73 & I [1]
           		 		               
42129      		,	I [0]
           		 	     
42130      		};
           		  
42131      endmodule
                    
42132      
           
42133      `timescale 1ps/1ps
                             
42134      module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
                                                
42135      	Rx_Data
           	       
42136      ,	Rx_Head
            	       
42137      ,	Rx_Rdy
            	      
42138      ,	Rx_Tail
            	       
42139      ,	Rx_Vld
            	      
42140      ,	Sys_Clk
            	       
42141      ,	Sys_Clk_ClkS
            	            
42142      ,	Sys_Clk_En
            	          
42143      ,	Sys_Clk_EnS
            	           
42144      ,	Sys_Clk_RetRstN
            	               
42145      ,	Sys_Clk_RstN
            	            
42146      ,	Sys_Clk_Tm
            	          
42147      ,	Sys_Pwr_Idle
            	            
42148      ,	Sys_Pwr_WakeUp
            	              
42149      ,	Tx_0_Data
            	         
42150      ,	Tx_0_Head
            	         
42151      ,	Tx_0_Rdy
            	        
42152      ,	Tx_0_Tail
            	         
42153      ,	Tx_0_Vld
            	        
42154      ,	Tx_1_Data
            	         
42155      ,	Tx_1_Head
            	         
42156      ,	Tx_1_Rdy
            	        
42157      ,	Tx_1_Tail
            	         
42158      ,	Tx_1_Vld
            	        
42159      ,	Tx_2_Data
            	         
42160      ,	Tx_2_Head
            	         
42161      ,	Tx_2_Rdy
            	        
42162      ,	Tx_2_Tail
            	         
42163      ,	Tx_2_Vld
            	        
42164      ,	Tx_3_Data
            	         
42165      ,	Tx_3_Head
            	         
42166      ,	Tx_3_Rdy
            	        
42167      ,	Tx_3_Tail
            	         
42168      ,	Tx_3_Vld
            	        
42169      ,	Tx_4_Data
            	         
42170      ,	Tx_4_Head
            	         
42171      ,	Tx_4_Rdy
            	        
42172      ,	Tx_4_Tail
            	         
42173      ,	Tx_4_Vld
            	        
42174      ,	Tx_5_Data
            	         
42175      ,	Tx_5_Head
            	         
42176      ,	Tx_5_Rdy
            	        
42177      ,	Tx_5_Tail
            	         
42178      ,	Tx_5_Vld
            	        
42179      ,	Tx_6_Data
            	         
42180      ,	Tx_6_Head
            	         
42181      ,	Tx_6_Rdy
            	        
42182      ,	Tx_6_Tail
            	         
42183      ,	Tx_6_Vld
            	        
42184      ,	Tx_7_Data
            	         
42185      ,	Tx_7_Head
            	         
42186      ,	Tx_7_Rdy
            	        
42187      ,	Tx_7_Tail
            	         
42188      ,	Tx_7_Vld
            	        
42189      ,	Tx_8_Data
            	         
42190      ,	Tx_8_Head
            	         
42191      ,	Tx_8_Rdy
            	        
42192      ,	Tx_8_Tail
            	         
42193      ,	Tx_8_Vld
            	        
42194      ,	WakeUp_Rx
            	         
42195      );
             
42196      	input  [107:0] Rx_Data         ;
           	                                
42197      	input          Rx_Head         ;
           	                                
42198      	output         Rx_Rdy          ;
           	                                
42199      	input          Rx_Tail         ;
           	                                
42200      	input          Rx_Vld          ;
           	                                
42201      	input          Sys_Clk         ;
           	                                
42202      	input          Sys_Clk_ClkS    ;
           	                                
42203      	input          Sys_Clk_En      ;
           	                                
42204      	input          Sys_Clk_EnS     ;
           	                                
42205      	input          Sys_Clk_RetRstN ;
           	                                
42206      	input          Sys_Clk_RstN    ;
           	                                
42207      	input          Sys_Clk_Tm      ;
           	                                
42208      	output         Sys_Pwr_Idle    ;
           	                                
42209      	output         Sys_Pwr_WakeUp  ;
           	                                
42210      	output [107:0] Tx_0_Data       ;
           	                                
42211      	output         Tx_0_Head       ;
           	                                
42212      	input          Tx_0_Rdy        ;
           	                                
42213      	output         Tx_0_Tail       ;
           	                                
42214      	output         Tx_0_Vld        ;
           	                                
42215      	output [107:0] Tx_1_Data       ;
           	                                
42216      	output         Tx_1_Head       ;
           	                                
42217      	input          Tx_1_Rdy        ;
           	                                
42218      	output         Tx_1_Tail       ;
           	                                
42219      	output         Tx_1_Vld        ;
           	                                
42220      	output [107:0] Tx_2_Data       ;
           	                                
42221      	output         Tx_2_Head       ;
           	                                
42222      	input          Tx_2_Rdy        ;
           	                                
42223      	output         Tx_2_Tail       ;
           	                                
42224      	output         Tx_2_Vld        ;
           	                                
42225      	output [107:0] Tx_3_Data       ;
           	                                
42226      	output         Tx_3_Head       ;
           	                                
42227      	input          Tx_3_Rdy        ;
           	                                
42228      	output         Tx_3_Tail       ;
           	                                
42229      	output         Tx_3_Vld        ;
           	                                
42230      	output [107:0] Tx_4_Data       ;
           	                                
42231      	output         Tx_4_Head       ;
           	                                
42232      	input          Tx_4_Rdy        ;
           	                                
42233      	output         Tx_4_Tail       ;
           	                                
42234      	output         Tx_4_Vld        ;
           	                                
42235      	output [107:0] Tx_5_Data       ;
           	                                
42236      	output         Tx_5_Head       ;
           	                                
42237      	input          Tx_5_Rdy        ;
           	                                
42238      	output         Tx_5_Tail       ;
           	                                
42239      	output         Tx_5_Vld        ;
           	                                
42240      	output [107:0] Tx_6_Data       ;
           	                                
42241      	output         Tx_6_Head       ;
           	                                
42242      	input          Tx_6_Rdy        ;
           	                                
42243      	output         Tx_6_Tail       ;
           	                                
42244      	output         Tx_6_Vld        ;
           	                                
42245      	output [107:0] Tx_7_Data       ;
           	                                
42246      	output         Tx_7_Head       ;
           	                                
42247      	input          Tx_7_Rdy        ;
           	                                
42248      	output         Tx_7_Tail       ;
           	                                
42249      	output         Tx_7_Vld        ;
           	                                
42250      	output [107:0] Tx_8_Data       ;
           	                                
42251      	output         Tx_8_Head       ;
           	                                
42252      	input          Tx_8_Rdy        ;
           	                                
42253      	output         Tx_8_Tail       ;
           	                                
42254      	output         Tx_8_Vld        ;
           	                                
42255      	output         WakeUp_Rx       ;
           	                                
42256      	wire [13:0]  u_2c0b        ;
           	                            
42257      	wire [8:0]   u_34e6        ;
           	                            
42258      	wire [13:0]  u_3545        ;
           	                            
42259      	wire [13:0]  u_39a2        ;
           	                            
42260      	wire [13:0]  u_3e7f        ;
           	                            
42261      	wire [13:0]  u_47b9        ;
           	                            
42262      	wire [8:0]   u_49eb        ;
           	                            
42263      	wire [8:0]   u_5325        ;
           	                            
42264      	wire [8:0]   u_5c5f        ;
           	                            
42265      	wire [8:0]   u_6599        ;
           	                            
42266      	wire [13:0]  u_67c4        ;
           	                            
42267      	wire [13:0]  u_70fe        ;
           	                            
42268      	reg  [8:0]   u_7c15        ;
           	                            
42269      	wire [13:0]  u_8495        ;
           	                            
42270      	wire [8:0]   u_8e3c        ;
           	                            
42271      	wire [8:0]   u_9776        ;
           	                            
42272      	wire [8:0]   u_a9ea        ;
           	                            
42273      	wire [8:0]   u_ab1f        ;
           	                            
42274      	wire [69:0]  Hdr           ;
           	                            
42275      	wire         HdrPwr_Idle   ;
           	                            
42276      	wire         HdrPwr_WakeUp ;
           	                            
42277      	wire [107:0] Int_Data      ;
           	                            
42278      	wire         Int_Head      ;
           	                            
42279      	wire         Int_Rdy       ;
           	                            
42280      	wire         Int_Tail      ;
           	                            
42281      	wire         Int_Vld       ;
           	                            
42282      	wire [8:0]   PortSel       ;
           	                            
42283      	wire [107:0] Rx1_Data      ;
           	                            
42284      	wire         Rx1_Head      ;
           	                            
42285      	wire         Rx1_Rdy       ;
           	                            
42286      	wire         Rx1_Tail      ;
           	                            
42287      	wire         Rx1_Vld       ;
           	                            
42288      	wire [8:0]   TblSel        ;
           	                            
42289      	wire [7:0]   TblSel1       ;
           	                            
42290      	wire [107:0] Tx1_0_Data    ;
           	                            
42291      	wire         Tx1_0_Head    ;
           	                            
42292      	wire         Tx1_0_Rdy     ;
           	                            
42293      	wire         Tx1_0_Tail    ;
           	                            
42294      	wire         Tx1_0_Vld     ;
           	                            
42295      	wire [107:0] Tx1_1_Data    ;
           	                            
42296      	wire         Tx1_1_Head    ;
           	                            
42297      	wire         Tx1_1_Rdy     ;
           	                            
42298      	wire         Tx1_1_Tail    ;
           	                            
42299      	wire         Tx1_1_Vld     ;
           	                            
42300      	wire [107:0] Tx1_2_Data    ;
           	                            
42301      	wire         Tx1_2_Head    ;
           	                            
42302      	wire         Tx1_2_Rdy     ;
           	                            
42303      	wire         Tx1_2_Tail    ;
           	                            
42304      	wire         Tx1_2_Vld     ;
           	                            
42305      	wire [107:0] Tx1_3_Data    ;
           	                            
42306      	wire         Tx1_3_Head    ;
           	                            
42307      	wire         Tx1_3_Rdy     ;
           	                            
42308      	wire         Tx1_3_Tail    ;
           	                            
42309      	wire         Tx1_3_Vld     ;
           	                            
42310      	wire [107:0] Tx1_4_Data    ;
           	                            
42311      	wire         Tx1_4_Head    ;
           	                            
42312      	wire         Tx1_4_Rdy     ;
           	                            
42313      	wire         Tx1_4_Tail    ;
           	                            
42314      	wire         Tx1_4_Vld     ;
           	                            
42315      	wire [107:0] Tx1_5_Data    ;
           	                            
42316      	wire         Tx1_5_Head    ;
           	                            
42317      	wire         Tx1_5_Rdy     ;
           	                            
42318      	wire         Tx1_5_Tail    ;
           	                            
42319      	wire         Tx1_5_Vld     ;
           	                            
42320      	wire [107:0] Tx1_6_Data    ;
           	                            
42321      	wire         Tx1_6_Head    ;
           	                            
42322      	wire         Tx1_6_Rdy     ;
           	                            
42323      	wire         Tx1_6_Tail    ;
           	                            
42324      	wire         Tx1_6_Vld     ;
           	                            
42325      	wire [107:0] Tx1_7_Data    ;
           	                            
42326      	wire         Tx1_7_Head    ;
           	                            
42327      	wire         Tx1_7_Rdy     ;
           	                            
42328      	wire         Tx1_7_Tail    ;
           	                            
42329      	wire         Tx1_7_Vld     ;
           	                            
42330      	wire [107:0] Tx1_8_Data    ;
           	                            
42331      	wire         Tx1_8_Head    ;
           	                            
42332      	wire         Tx1_8_Rdy     ;
           	                            
42333      	wire         Tx1_8_Tail    ;
           	                            
42334      	wire         Tx1_8_Vld     ;
           	                            
42335      	assign Rx1_Data = Rx_Data;
           	                          
42336      	assign Rx1_Head = Rx_Head;
           	                          
42337      	assign Rx1_Tail = Rx_Tail;
           	                          
42338      	assign Rx1_Vld = Rx_Vld;
           	                        
42339      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
42340      	assign u_8495 = Hdr [68:55];
           	                            
42341      	assign u_34e6 = u_8495 [13:5];
           	                              
42342      	assign u_70fe = Hdr [68:55];
           	                            
42343      	assign u_9776 = u_70fe [13:5];
           	                              
42344      	assign u_67c4 = Hdr [68:55];
           	                            
42345      	assign u_8e3c = u_67c4 [13:5];
           	                              
42346      	assign u_39a2 = Hdr [68:55];
           	                            
42347      	assign u_a9ea = u_39a2 [13:5];
           	                              
42348      	assign u_3545 = Hdr [68:55];
           	                            
42349      	assign u_6599 = u_3545 [13:5];
           	                              
42350      	assign u_2c0b = Hdr [68:55];
           	                            
42351      	assign u_5c5f = u_2c0b [13:5];
           	                              
42352      	assign u_47b9 = Hdr [68:55];
           	                            
42353      	assign u_5325 = u_47b9 [13:5];
           	                              
42354      	assign u_3e7f = Hdr [68:55];
           	                            
42355      	assign u_49eb = u_3e7f [13:5];
           	                              
42356      	assign TblSel1 =
           	                
42357      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
42358      		,		( u_9776 & 9'b000001111 ) == 9'b000001101
           		 		                                         
42359      		,		( u_8e3c & 9'b000011110 ) == 9'b000010100
           		 		                                         
42360      		,		( u_a9ea & 9'b000011010 ) == 9'b000010010
           		 		                                         
42361      		,		( u_6599 & 9'b000001111 ) == 9'b000001100
           		 		                                         
42362      		,		( u_5c5f & 9'b000010111 ) == 9'b000000110
           		 		                                         
42363      		,		( u_5325 & 9'b000010111 ) == 9'b000000111
           		 		                                         
42364      		,		( u_49eb & 9'b000011110 ) == 9'b000010000
           		 		                                         
42365      		};
           		  
42366      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-3-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42167      ,	Tx_3_Tail
           <font color = "green">-1-</font> 	         
42168      ,	Tx_3_Vld
           <font color = "green">==></font>
42169      ,	Tx_4_Data
           <font color = "red">-2-</font> 	         
42170      ,	Tx_4_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42184      ,	Tx_7_Data
           <font color = "green">-1-</font> 	         
42185      ,	Tx_7_Head
           <font color = "green">==></font>
42186      ,	Tx_7_Rdy
           <font color = "red">-2-</font> 	        
42187      ,	Tx_7_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42189      ,	Tx_8_Data
           <font color = "green">-1-</font> 	         
42190      ,	Tx_8_Head
           <font color = "green">==></font>
42191      ,	Tx_8_Rdy
           <font color = "red">-2-</font> 	        
42192      ,	Tx_8_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42194      ,	WakeUp_Rx
           <font color = "green">-1-</font> 	         
42195      );
           <font color = "green">==></font>
42196      	input  [107:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
42197      	input          Rx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42261      	wire [13:0]  u_47b9        ;
           	<font color = "green">-1-</font>                            
42262      	wire [8:0]   u_49eb        ;
           <font color = "green">	==></font>
42263      	wire [8:0]   u_5325        ;
           	<font color = "red">-2-</font>                            
42264      	wire [8:0]   u_5c5f        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42266      	wire [13:0]  u_67c4        ;
           	<font color = "green">-1-</font>                            
42267      	wire [13:0]  u_70fe        ;
           <font color = "green">	==></font>
42268      	reg  [8:0]   u_7c15        ;
           	<font color = "red">-2-</font>                            
42269      	wire [13:0]  u_8495        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42271      	wire [8:0]   u_9776        ;
           	<font color = "green">-1-</font>                            
42272      	wire [8:0]   u_a9ea        ;
           <font color = "green">	==></font>
42273      	wire [8:0]   u_ab1f        ;
           	<font color = "red">-2-</font>                            
42274      	wire [69:0]  Hdr           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42276      	wire         HdrPwr_WakeUp ;
           	<font color = "green">-1-</font>                            
42277      	wire [107:0] Int_Data      ;
           <font color = "green">	==></font>
42278      	wire         Int_Head      ;
           	<font color = "red">-2-</font>                            
42279      	wire         Int_Rdy       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_220648'>
<a name="inst_tag_220648_Line"></a>
<b>Line Coverage for Instance : <a href="mod719.html#inst_tag_220648" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>48</td><td>36</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41981</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41998</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42028</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42084</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42184</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42189</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42194</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42261</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>42276</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42356</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42370</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>42384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41980                   		};
41981      1/1          	assign PortSel = Int_Head ? TblSel : u_7c15;
41982      1/1          	assign Tx1_1_Rdy = Tx_1_Rdy;
41983      1/1          	assign Tx1_2_Rdy = Tx_2_Rdy;
41984      <font color = "red">0/1     ==>  	assign Tx1_3_Rdy = Tx_3_Rdy;</font>
                        MISSING_ELSE
41985                   	assign Tx1_4_Rdy = Tx_4_Rdy;
41986                   	assign Tx1_5_Rdy = Tx_5_Rdy;
41987                   	assign Tx1_6_Rdy = Tx_6_Rdy;
41988                   	assign Int_Rdy =
41989                   			Tx1_0_Rdy &amp; PortSel [0]
41990                   		|	Tx1_1_Rdy &amp; PortSel [1]
41991                   		|	Tx1_2_Rdy &amp; PortSel [2]
41992                   		|	Tx1_3_Rdy &amp; PortSel [3]
41993                   		|	Tx1_4_Rdy &amp; PortSel [4]
41994                   		|	Tx1_5_Rdy &amp; PortSel [5]
41995                   		|	Tx1_6_Rdy &amp; PortSel [6];
41996                   	rsnoc_z_T_C_S_C_L_R_R_7 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
41997                   	rsnoc_z_T_C_S_C_L_R_S_L_7 usl( .I( u_ab1f ) , .O( TblSel ) );
41998      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
41999      1/1          		if ( ! Sys_Clk_RstN )
42000      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
42001      <font color = "red">0/1     ==>  		else if ( Int_Vld &amp; Int_Head )</font>
                        MISSING_ELSE
42002                   			u_7c15 &lt;= #1.0 ( TblSel );
42003                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
42004                   		.Hdr( Hdr )
42005                   	,	.Rx_Data( Rx1_Data )
42006                   	,	.Rx_Head( Rx1_Head )
42007                   	,	.Rx_Rdy( Rx1_Rdy )
42008                   	,	.Rx_Tail( Rx1_Tail )
42009                   	,	.Rx_Vld( Rx1_Vld )
42010                   	,	.Sys_Clk( Sys_Clk )
42011                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
42012                   	,	.Sys_Clk_En( Sys_Clk_En )
42013                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
42014                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
42015                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
42016                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
42017                   	,	.Sys_Pwr_Idle( HdrPwr_Idle )
42018                   	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
42019                   	,	.Tx_Data( Int_Data )
42020                   	,	.Tx_Head( Int_Head )
42021                   	,	.Tx_Rdy( Int_Rdy )
42022                   	,	.Tx_Tail( Int_Tail )
42023                   	,	.Tx_Vld( Int_Vld )
42024                   	);
42025                   	assign Rx_Rdy = Rx1_Rdy;
42026                   	assign Sys_Pwr_Idle = HdrPwr_Idle;
42027                   	assign WakeUp_Rx = Rx_Vld;
42028      1/1          	assign Sys_Pwr_WakeUp = WakeUp_Rx;
42029      1/1          	assign Tx1_0_Data = Int_Data &amp; { 108 { PortSel [0] }  };
42030      1/1          	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
42031      <font color = "red">0/1     ==>  	assign Tx1_0_Head = Int_Head &amp; { 1 { PortSel [0] }  };</font>
                        MISSING_ELSE
42032                   	assign Tx_0_Head = Tx1_0_Head;
42033                   	assign Tx1_0_Tail = Int_Tail &amp; { 1 { PortSel [0] }  };
42034                   	assign Tx_0_Tail = Tx1_0_Tail;
42035                   	assign Tx1_0_Vld = Int_Vld &amp; PortSel [0];
42036                   	assign Tx_0_Vld = Tx1_0_Vld;
42037                   	assign Tx1_1_Data = Int_Data &amp; { 108 { PortSel [1] }  };
42038                   	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
42039                   	assign Tx1_1_Head = Int_Head &amp; { 1 { PortSel [1] }  };
42040                   	assign Tx_1_Head = Tx1_1_Head;
42041                   	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
42042                   	assign Tx_1_Tail = Tx1_1_Tail;
42043                   	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
42044                   	assign Tx_1_Vld = Tx1_1_Vld;
42045                   	assign Tx1_2_Data = Int_Data &amp; { 108 { PortSel [2] }  };
42046                   	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
42047                   	assign Tx1_2_Head = Int_Head &amp; { 1 { PortSel [2] }  };
42048                   	assign Tx_2_Head = Tx1_2_Head;
42049                   	assign Tx1_2_Tail = Int_Tail &amp; { 1 { PortSel [2] }  };
42050                   	assign Tx_2_Tail = Tx1_2_Tail;
42051                   	assign Tx1_2_Vld = Int_Vld &amp; PortSel [2];
42052                   	assign Tx_2_Vld = Tx1_2_Vld;
42053                   	assign Tx1_3_Data = Int_Data &amp; { 108 { PortSel [3] }  };
42054                   	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
42055                   	assign Tx1_3_Head = Int_Head &amp; { 1 { PortSel [3] }  };
42056                   	assign Tx_3_Head = Tx1_3_Head;
42057                   	assign Tx1_3_Tail = Int_Tail &amp; { 1 { PortSel [3] }  };
42058                   	assign Tx_3_Tail = Tx1_3_Tail;
42059                   	assign Tx1_3_Vld = Int_Vld &amp; PortSel [3];
42060                   	assign Tx_3_Vld = Tx1_3_Vld;
42061                   	assign Tx1_4_Data = Int_Data &amp; { 108 { PortSel [4] }  };
42062                   	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
42063                   	assign Tx1_4_Head = Int_Head &amp; { 1 { PortSel [4] }  };
42064                   	assign Tx_4_Head = Tx1_4_Head;
42065                   	assign Tx1_4_Tail = Int_Tail &amp; { 1 { PortSel [4] }  };
42066                   	assign Tx_4_Tail = Tx1_4_Tail;
42067                   	assign Tx1_4_Vld = Int_Vld &amp; PortSel [4];
42068                   	assign Tx_4_Vld = Tx1_4_Vld;
42069                   	assign Tx1_5_Data = Int_Data &amp; { 108 { PortSel [5] }  };
42070                   	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
42071                   	assign Tx1_5_Head = Int_Head &amp; { 1 { PortSel [5] }  };
42072                   	assign Tx_5_Head = Tx1_5_Head;
42073                   	assign Tx1_5_Tail = Int_Tail &amp; { 1 { PortSel [5] }  };
42074                   	assign Tx_5_Tail = Tx1_5_Tail;
42075                   	assign Tx1_5_Vld = Int_Vld &amp; PortSel [5];
42076                   	assign Tx_5_Vld = Tx1_5_Vld;
42077                   	assign Tx1_6_Data = Int_Data &amp; { 108 { PortSel [6] }  };
42078                   	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
42079                   	assign Tx1_6_Head = Int_Head &amp; { 1 { PortSel [6] }  };
42080                   	assign Tx_6_Head = Tx1_6_Head;
42081                   	assign Tx1_6_Tail = Int_Tail &amp; { 1 { PortSel [6] }  };
42082                   	assign Tx_6_Tail = Tx1_6_Tail;
42083                   	assign Tx1_6_Vld = Int_Vld &amp; PortSel [6];
42084      1/1          	assign Tx_6_Vld = Tx1_6_Vld;
42085      1/1          endmodule
42086      1/1          
42087      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
42088                   
42089                   // FlexNoC version    : 4.7.0
42090                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
42091                   // Exported Structure : /Specification.Architecture.Structure
42092                   // ExportOption       : /verilog
42093                   
42094                   `timescale 1ps/1ps
42095                   module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
42096                   	input  [8:0] I ;
42097                   	output [8:0] O ;
42098                   	wire  u_13   ;
42099                   	wire  u_2    ;
42100                   	wire  u_214c ;
42101                   	wire  u_6100 ;
42102                   	wire  u_7466 ;
42103                   	wire  u_7732 ;
42104                   	wire  u_c140 ;
42105                   	wire  u_ce62 ;
42106                   	wire  u_d73  ;
42107                   	wire  u_ddb1 ;
42108                   	wire  u_ff71 ;
42109                   	assign u_d73 = I [0];
42110                   	assign u_214c = u_d73 | I [1];
42111                   	assign u_ddb1 = I [2];
42112                   	assign u_ff71 = u_214c | u_ddb1 | I [3];
42113                   	assign u_c140 = I [4];
42114                   	assign u_7466 = u_c140 | I [5];
42115                   	assign u_6100 = I [6];
42116                   	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
42117                   	assign u_13 = ~ u_ff71;
42118                   	assign u_ce62 = u_13 &amp; ~ u_7466;
42119                   	assign u_2 = ~ u_214c;
42120                   	assign O =
42121                   		{		~ u_7732 &amp; I [8]
42122                   		,		u_ce62 &amp; ~ u_6100 &amp; I [7]
42123                   		,	u_ce62 &amp; I [6]
42124                   		,		u_13 &amp; ~ u_c140 &amp; I [5]
42125                   		,	u_13 &amp; I [4]
42126                   		,		u_2 &amp; ~ u_ddb1 &amp; I [3]
42127                   		,	u_2 &amp; I [2]
42128                   		,		~ u_d73 &amp; I [1]
42129                   		,	I [0]
42130                   		};
42131                   endmodule
42132                   
42133                   `timescale 1ps/1ps
42134                   module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
42135                   	Rx_Data
42136                   ,	Rx_Head
42137                   ,	Rx_Rdy
42138                   ,	Rx_Tail
42139                   ,	Rx_Vld
42140                   ,	Sys_Clk
42141                   ,	Sys_Clk_ClkS
42142                   ,	Sys_Clk_En
42143                   ,	Sys_Clk_EnS
42144                   ,	Sys_Clk_RetRstN
42145                   ,	Sys_Clk_RstN
42146                   ,	Sys_Clk_Tm
42147                   ,	Sys_Pwr_Idle
42148                   ,	Sys_Pwr_WakeUp
42149                   ,	Tx_0_Data
42150                   ,	Tx_0_Head
42151                   ,	Tx_0_Rdy
42152                   ,	Tx_0_Tail
42153                   ,	Tx_0_Vld
42154                   ,	Tx_1_Data
42155                   ,	Tx_1_Head
42156                   ,	Tx_1_Rdy
42157                   ,	Tx_1_Tail
42158                   ,	Tx_1_Vld
42159                   ,	Tx_2_Data
42160                   ,	Tx_2_Head
42161                   ,	Tx_2_Rdy
42162                   ,	Tx_2_Tail
42163                   ,	Tx_2_Vld
42164                   ,	Tx_3_Data
42165                   ,	Tx_3_Head
42166                   ,	Tx_3_Rdy
42167      1/1          ,	Tx_3_Tail
42168      1/1          ,	Tx_3_Vld
42169      1/1          ,	Tx_4_Data
42170      <font color = "red">0/1     ==>  ,	Tx_4_Head</font>
                        MISSING_ELSE
42171                   ,	Tx_4_Rdy
42172                   ,	Tx_4_Tail
42173                   ,	Tx_4_Vld
42174                   ,	Tx_5_Data
42175                   ,	Tx_5_Head
42176                   ,	Tx_5_Rdy
42177                   ,	Tx_5_Tail
42178                   ,	Tx_5_Vld
42179                   ,	Tx_6_Data
42180                   ,	Tx_6_Head
42181                   ,	Tx_6_Rdy
42182                   ,	Tx_6_Tail
42183                   ,	Tx_6_Vld
42184      1/1          ,	Tx_7_Data
42185      1/1          ,	Tx_7_Head
42186      1/1          ,	Tx_7_Rdy
42187      <font color = "red">0/1     ==>  ,	Tx_7_Tail</font>
                        MISSING_ELSE
42188                   ,	Tx_7_Vld
42189      1/1          ,	Tx_8_Data
42190      1/1          ,	Tx_8_Head
42191      1/1          ,	Tx_8_Rdy
42192      <font color = "red">0/1     ==>  ,	Tx_8_Tail</font>
                        MISSING_ELSE
42193                   ,	Tx_8_Vld
42194      1/1          ,	WakeUp_Rx
42195      1/1          );
42196      1/1          	input  [107:0] Rx_Data         ;
42197      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
42198                   	output         Rx_Rdy          ;
42199                   	input          Rx_Tail         ;
42200                   	input          Rx_Vld          ;
42201                   	input          Sys_Clk         ;
42202                   	input          Sys_Clk_ClkS    ;
42203                   	input          Sys_Clk_En      ;
42204                   	input          Sys_Clk_EnS     ;
42205                   	input          Sys_Clk_RetRstN ;
42206                   	input          Sys_Clk_RstN    ;
42207                   	input          Sys_Clk_Tm      ;
42208                   	output         Sys_Pwr_Idle    ;
42209                   	output         Sys_Pwr_WakeUp  ;
42210                   	output [107:0] Tx_0_Data       ;
42211                   	output         Tx_0_Head       ;
42212                   	input          Tx_0_Rdy        ;
42213                   	output         Tx_0_Tail       ;
42214                   	output         Tx_0_Vld        ;
42215                   	output [107:0] Tx_1_Data       ;
42216                   	output         Tx_1_Head       ;
42217                   	input          Tx_1_Rdy        ;
42218                   	output         Tx_1_Tail       ;
42219                   	output         Tx_1_Vld        ;
42220                   	output [107:0] Tx_2_Data       ;
42221                   	output         Tx_2_Head       ;
42222                   	input          Tx_2_Rdy        ;
42223                   	output         Tx_2_Tail       ;
42224                   	output         Tx_2_Vld        ;
42225                   	output [107:0] Tx_3_Data       ;
42226                   	output         Tx_3_Head       ;
42227                   	input          Tx_3_Rdy        ;
42228                   	output         Tx_3_Tail       ;
42229                   	output         Tx_3_Vld        ;
42230                   	output [107:0] Tx_4_Data       ;
42231                   	output         Tx_4_Head       ;
42232                   	input          Tx_4_Rdy        ;
42233                   	output         Tx_4_Tail       ;
42234                   	output         Tx_4_Vld        ;
42235                   	output [107:0] Tx_5_Data       ;
42236                   	output         Tx_5_Head       ;
42237                   	input          Tx_5_Rdy        ;
42238                   	output         Tx_5_Tail       ;
42239                   	output         Tx_5_Vld        ;
42240                   	output [107:0] Tx_6_Data       ;
42241                   	output         Tx_6_Head       ;
42242                   	input          Tx_6_Rdy        ;
42243                   	output         Tx_6_Tail       ;
42244                   	output         Tx_6_Vld        ;
42245                   	output [107:0] Tx_7_Data       ;
42246                   	output         Tx_7_Head       ;
42247                   	input          Tx_7_Rdy        ;
42248                   	output         Tx_7_Tail       ;
42249                   	output         Tx_7_Vld        ;
42250                   	output [107:0] Tx_8_Data       ;
42251                   	output         Tx_8_Head       ;
42252                   	input          Tx_8_Rdy        ;
42253                   	output         Tx_8_Tail       ;
42254                   	output         Tx_8_Vld        ;
42255                   	output         WakeUp_Rx       ;
42256                   	wire [13:0]  u_2c0b        ;
42257                   	wire [8:0]   u_34e6        ;
42258                   	wire [13:0]  u_3545        ;
42259                   	wire [13:0]  u_39a2        ;
42260                   	wire [13:0]  u_3e7f        ;
42261      1/1          	wire [13:0]  u_47b9        ;
42262      1/1          	wire [8:0]   u_49eb        ;
42263      1/1          	wire [8:0]   u_5325        ;
42264      <font color = "red">0/1     ==>  	wire [8:0]   u_5c5f        ;</font>
                        MISSING_ELSE
42265                   	wire [8:0]   u_6599        ;
42266      1/1          	wire [13:0]  u_67c4        ;
42267      1/1          	wire [13:0]  u_70fe        ;
42268      1/1          	reg  [8:0]   u_7c15        ;
42269      <font color = "red">0/1     ==>  	wire [13:0]  u_8495        ;</font>
                        MISSING_ELSE
42270                   	wire [8:0]   u_8e3c        ;
42271      1/1          	wire [8:0]   u_9776        ;
42272      1/1          	wire [8:0]   u_a9ea        ;
42273      1/1          	wire [8:0]   u_ab1f        ;
42274      <font color = "red">0/1     ==>  	wire [69:0]  Hdr           ;</font>
                        MISSING_ELSE
42275                   	wire         HdrPwr_Idle   ;
42276      1/1          	wire         HdrPwr_WakeUp ;
42277      1/1          	wire [107:0] Int_Data      ;
42278      1/1          	wire         Int_Head      ;
42279      <font color = "red">0/1     ==>  	wire         Int_Rdy       ;</font>
                        MISSING_ELSE
42280                   	wire         Int_Tail      ;
42281                   	wire         Int_Vld       ;
42282                   	wire [8:0]   PortSel       ;
42283                   	wire [107:0] Rx1_Data      ;
42284                   	wire         Rx1_Head      ;
42285                   	wire         Rx1_Rdy       ;
42286                   	wire         Rx1_Tail      ;
42287                   	wire         Rx1_Vld       ;
42288                   	wire [8:0]   TblSel        ;
42289                   	wire [7:0]   TblSel1       ;
42290                   	wire [107:0] Tx1_0_Data    ;
42291                   	wire         Tx1_0_Head    ;
42292                   	wire         Tx1_0_Rdy     ;
42293                   	wire         Tx1_0_Tail    ;
42294                   	wire         Tx1_0_Vld     ;
42295                   	wire [107:0] Tx1_1_Data    ;
42296                   	wire         Tx1_1_Head    ;
42297                   	wire         Tx1_1_Rdy     ;
42298                   	wire         Tx1_1_Tail    ;
42299                   	wire         Tx1_1_Vld     ;
42300                   	wire [107:0] Tx1_2_Data    ;
42301                   	wire         Tx1_2_Head    ;
42302                   	wire         Tx1_2_Rdy     ;
42303                   	wire         Tx1_2_Tail    ;
42304                   	wire         Tx1_2_Vld     ;
42305                   	wire [107:0] Tx1_3_Data    ;
42306                   	wire         Tx1_3_Head    ;
42307                   	wire         Tx1_3_Rdy     ;
42308                   	wire         Tx1_3_Tail    ;
42309                   	wire         Tx1_3_Vld     ;
42310                   	wire [107:0] Tx1_4_Data    ;
42311                   	wire         Tx1_4_Head    ;
42312                   	wire         Tx1_4_Rdy     ;
42313                   	wire         Tx1_4_Tail    ;
42314                   	wire         Tx1_4_Vld     ;
42315                   	wire [107:0] Tx1_5_Data    ;
42316                   	wire         Tx1_5_Head    ;
42317                   	wire         Tx1_5_Rdy     ;
42318                   	wire         Tx1_5_Tail    ;
42319                   	wire         Tx1_5_Vld     ;
42320                   	wire [107:0] Tx1_6_Data    ;
42321                   	wire         Tx1_6_Head    ;
42322                   	wire         Tx1_6_Rdy     ;
42323                   	wire         Tx1_6_Tail    ;
42324                   	wire         Tx1_6_Vld     ;
42325                   	wire [107:0] Tx1_7_Data    ;
42326                   	wire         Tx1_7_Head    ;
42327                   	wire         Tx1_7_Rdy     ;
42328                   	wire         Tx1_7_Tail    ;
42329                   	wire         Tx1_7_Vld     ;
42330                   	wire [107:0] Tx1_8_Data    ;
42331                   	wire         Tx1_8_Head    ;
42332                   	wire         Tx1_8_Rdy     ;
42333                   	wire         Tx1_8_Tail    ;
42334                   	wire         Tx1_8_Vld     ;
42335                   	assign Rx1_Data = Rx_Data;
42336                   	assign Rx1_Head = Rx_Head;
42337                   	assign Rx1_Tail = Rx_Tail;
42338                   	assign Rx1_Vld = Rx_Vld;
42339                   	assign Tx1_0_Rdy = Tx_0_Rdy;
42340                   	assign u_8495 = Hdr [68:55];
42341                   	assign u_34e6 = u_8495 [13:5];
42342                   	assign u_70fe = Hdr [68:55];
42343                   	assign u_9776 = u_70fe [13:5];
42344                   	assign u_67c4 = Hdr [68:55];
42345                   	assign u_8e3c = u_67c4 [13:5];
42346                   	assign u_39a2 = Hdr [68:55];
42347                   	assign u_a9ea = u_39a2 [13:5];
42348                   	assign u_3545 = Hdr [68:55];
42349                   	assign u_6599 = u_3545 [13:5];
42350                   	assign u_2c0b = Hdr [68:55];
42351                   	assign u_5c5f = u_2c0b [13:5];
42352                   	assign u_47b9 = Hdr [68:55];
42353                   	assign u_5325 = u_47b9 [13:5];
42354                   	assign u_3e7f = Hdr [68:55];
42355                   	assign u_49eb = u_3e7f [13:5];
42356      <font color = "grey">unreachable  </font>	assign TblSel1 =
42357      <font color = "grey">unreachable  </font>		{		( u_34e6 &amp; 9'b000001100 ) == 9'b000001000
42358      <font color = "grey">unreachable  </font>		,		( u_9776 &amp; 9'b000001111 ) == 9'b000001101
42359      <font color = "grey">unreachable  </font>		,		( u_8e3c &amp; 9'b000011110 ) == 9'b000010100
                   <font color = "red">==>  MISSING_ELSE</font>
42360      <font color = "grey">unreachable  </font>		,		( u_a9ea &amp; 9'b000011010 ) == 9'b000010010
42361      <font color = "grey">unreachable  </font>		,		( u_6599 &amp; 9'b000001111 ) == 9'b000001100
42362      <font color = "grey">unreachable  </font>		,		( u_5c5f &amp; 9'b000010111 ) == 9'b000000110
42363                   		,		( u_5325 &amp; 9'b000010111 ) == 9'b000000111
                   <font color = "red">==>  MISSING_ELSE</font>
42364                   		,		( u_49eb &amp; 9'b000011110 ) == 9'b000010000
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42365                   		};
42366                   	assign PortSel = Int_Head ? TblSel : u_7c15;
42367                   	assign Tx1_1_Rdy = Tx_1_Rdy;
42368                   	assign Tx1_2_Rdy = Tx_2_Rdy;
42369                   	assign Tx1_3_Rdy = Tx_3_Rdy;
42370      <font color = "grey">unreachable  </font>	assign Tx1_4_Rdy = Tx_4_Rdy;
42371      <font color = "grey">unreachable  </font>	assign Tx1_5_Rdy = Tx_5_Rdy;
42372      <font color = "grey">unreachable  </font>	assign Tx1_6_Rdy = Tx_6_Rdy;
42373      <font color = "grey">unreachable  </font>	assign Tx1_7_Rdy = Tx_7_Rdy;
                   <font color = "red">==>  MISSING_ELSE</font>
42374      <font color = "grey">unreachable  </font>	assign Tx1_8_Rdy = Tx_8_Rdy;
42375      <font color = "grey">unreachable  </font>	assign Int_Rdy =
42376      <font color = "grey">unreachable  </font>			Tx1_0_Rdy &amp; PortSel [0]
42377                   		|	Tx1_1_Rdy &amp; PortSel [1]
                   <font color = "red">==>  MISSING_ELSE</font>
42378                   		|	Tx1_2_Rdy &amp; PortSel [2]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
42379                   		|	Tx1_3_Rdy &amp; PortSel [3]
42380                   		|	Tx1_4_Rdy &amp; PortSel [4]
42381                   		|	Tx1_5_Rdy &amp; PortSel [5]
42382                   		|	Tx1_6_Rdy &amp; PortSel [6]
42383                   		|	Tx1_7_Rdy &amp; PortSel [7]
42384      <font color = "grey">unreachable  </font>		|	Tx1_8_Rdy &amp; PortSel [8];
42385      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_R_9 ur( .I( { TblSel1 , 1'b1 } ) , .O( u_ab1f ) );
42386      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_L_9 usl( .I( u_ab1f ) , .O( TblSel ) );
42387      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
42388      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
42389      <font color = "grey">unreachable  </font>			u_7c15 &lt;= #1.0 ( 9'b0 );
42390      <font color = "grey">unreachable  </font>		else if ( Int_Vld &amp; Int_Head )
42391                   			u_7c15 &lt;= #1.0 ( TblSel );
                   <font color = "red">==>  MISSING_ELSE</font>
42392                   	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_220648_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod719.html#inst_tag_220648" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42025
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42087
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42111
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42112
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42115
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42116
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42252
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42255
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_220648_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod719.html#inst_tag_220648" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">2.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2574</td>
<td class="rt">10</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1287</td>
<td class="rt">6</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1287</td>
<td class="rt">4</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">10</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">6</td>
<td class="rt">2.04  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">4</td>
<td class="rt">1.36  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">150</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1986</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">993</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1795</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_341e[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_45b0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cdd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_615e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b986</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Decode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Addr1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Ctl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2RdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ax2WrRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxAddrB[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxCtl[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDecode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxProtB[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Ar_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_Aw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_B_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_R_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLcl_0_W_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DirOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWord[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FiWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstCmd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoData[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FoVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R0Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqStall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspActive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W2Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_220648_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod719.html#inst_tag_220648" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">31</td>
<td class="rt">60.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42025</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42115</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42116</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42252</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">42255</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41981</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41998</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42028</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">42084</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42184</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42189</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42194</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42261</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">42276</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42025      	assign Rx_Rdy = Rx1_Rdy;
           	                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42111      	assign u_ddb1 = I [2];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42115      	assign u_6100 = I [6];
           	                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6b1e) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42252      	input          Tx_8_Rdy        ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42255      	output         WakeUp_Rx       ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstCmd) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	<font color = "green">-1-</font>                                            
41982      	assign Tx1_1_Rdy = Tx_1_Rdy;
           <font color = "green">	==></font>
41983      	assign Tx1_2_Rdy = Tx_2_Rdy;
           	<font color = "red">-2-</font>                            
41984      	assign Tx1_3_Rdy = Tx_3_Rdy;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41998      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
41999      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
42000      			u_7c15 <= #1.0 ( 7'b0 );
           			<font color = "red">-2-</font>                        
42001      		else if ( Int_Vld & Int_Head )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42028      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	<font color = "green">-1-</font>                                  
42029      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           <font color = "green">	==></font>
42030      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	<font color = "red">-2-</font>                                                               
42031      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42084      	assign Tx_6_Vld = Tx1_6_Vld;
           	<font color = "green">-1-</font>                            
42085      endmodule
           <font color = "green">==></font>
42086      
           <font color = "red">-2-</font>
42087      
           
42088      
           
42089      // FlexNoC version    : 4.7.0
                                        
42090      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
42091      // Exported Structure : /Specification.Architecture.Structure
                                                                        
42092      // ExportOption       : /verilog
                                           
42093      
           
42094      `timescale 1ps/1ps
                             
42095      module rsnoc_z_T_C_S_C_L_R_S_L_9 ( I , O );
                                                      
42096      	input  [8:0] I ;
           	                
42097      	output [8:0] O ;
           	                
42098      	wire  u_13   ;
           	              
42099      	wire  u_2    ;
           	              
42100      	wire  u_214c ;
           	              
42101      	wire  u_6100 ;
           	              
42102      	wire  u_7466 ;
           	              
42103      	wire  u_7732 ;
           	              
42104      	wire  u_c140 ;
           	              
42105      	wire  u_ce62 ;
           	              
42106      	wire  u_d73  ;
           	              
42107      	wire  u_ddb1 ;
           	              
42108      	wire  u_ff71 ;
           	              
42109      	assign u_d73 = I [0];
           	                     
42110      	assign u_214c = u_d73 | I [1];
           	                              
42111      	assign u_ddb1 = I [2];
           	                      
42112      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
42113      	assign u_c140 = I [4];
           	                      
42114      	assign u_7466 = u_c140 | I [5];
           	                               
42115      	assign u_6100 = I [6];
           	                      
42116      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
42117      	assign u_13 = ~ u_ff71;
           	                       
42118      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
42119      	assign u_2 = ~ u_214c;
           	                      
42120      	assign O =
           	          
42121      		{		~ u_7732 & I [8]
           		 		                
42122      		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
42123      		,	u_ce62 & I [6]
           		 	              
42124      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
42125      		,	u_13 & I [4]
           		 	            
42126      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
42127      		,	u_2 & I [2]
           		 	           
42128      		,		~ u_d73 & I [1]
           		 		               
42129      		,	I [0]
           		 	     
42130      		};
           		  
42131      endmodule
                    
42132      
           
42133      `timescale 1ps/1ps
                             
42134      module rsnoc_z_H_R_T_D_U_U_0b7acd6d (
                                                
42135      	Rx_Data
           	       
42136      ,	Rx_Head
            	       
42137      ,	Rx_Rdy
            	      
42138      ,	Rx_Tail
            	       
42139      ,	Rx_Vld
            	      
42140      ,	Sys_Clk
            	       
42141      ,	Sys_Clk_ClkS
            	            
42142      ,	Sys_Clk_En
            	          
42143      ,	Sys_Clk_EnS
            	           
42144      ,	Sys_Clk_RetRstN
            	               
42145      ,	Sys_Clk_RstN
            	            
42146      ,	Sys_Clk_Tm
            	          
42147      ,	Sys_Pwr_Idle
            	            
42148      ,	Sys_Pwr_WakeUp
            	              
42149      ,	Tx_0_Data
            	         
42150      ,	Tx_0_Head
            	         
42151      ,	Tx_0_Rdy
            	        
42152      ,	Tx_0_Tail
            	         
42153      ,	Tx_0_Vld
            	        
42154      ,	Tx_1_Data
            	         
42155      ,	Tx_1_Head
            	         
42156      ,	Tx_1_Rdy
            	        
42157      ,	Tx_1_Tail
            	         
42158      ,	Tx_1_Vld
            	        
42159      ,	Tx_2_Data
            	         
42160      ,	Tx_2_Head
            	         
42161      ,	Tx_2_Rdy
            	        
42162      ,	Tx_2_Tail
            	         
42163      ,	Tx_2_Vld
            	        
42164      ,	Tx_3_Data
            	         
42165      ,	Tx_3_Head
            	         
42166      ,	Tx_3_Rdy
            	        
42167      ,	Tx_3_Tail
            	         
42168      ,	Tx_3_Vld
            	        
42169      ,	Tx_4_Data
            	         
42170      ,	Tx_4_Head
            	         
42171      ,	Tx_4_Rdy
            	        
42172      ,	Tx_4_Tail
            	         
42173      ,	Tx_4_Vld
            	        
42174      ,	Tx_5_Data
            	         
42175      ,	Tx_5_Head
            	         
42176      ,	Tx_5_Rdy
            	        
42177      ,	Tx_5_Tail
            	         
42178      ,	Tx_5_Vld
            	        
42179      ,	Tx_6_Data
            	         
42180      ,	Tx_6_Head
            	         
42181      ,	Tx_6_Rdy
            	        
42182      ,	Tx_6_Tail
            	         
42183      ,	Tx_6_Vld
            	        
42184      ,	Tx_7_Data
            	         
42185      ,	Tx_7_Head
            	         
42186      ,	Tx_7_Rdy
            	        
42187      ,	Tx_7_Tail
            	         
42188      ,	Tx_7_Vld
            	        
42189      ,	Tx_8_Data
            	         
42190      ,	Tx_8_Head
            	         
42191      ,	Tx_8_Rdy
            	        
42192      ,	Tx_8_Tail
            	         
42193      ,	Tx_8_Vld
            	        
42194      ,	WakeUp_Rx
            	         
42195      );
             
42196      	input  [107:0] Rx_Data         ;
           	                                
42197      	input          Rx_Head         ;
           	                                
42198      	output         Rx_Rdy          ;
           	                                
42199      	input          Rx_Tail         ;
           	                                
42200      	input          Rx_Vld          ;
           	                                
42201      	input          Sys_Clk         ;
           	                                
42202      	input          Sys_Clk_ClkS    ;
           	                                
42203      	input          Sys_Clk_En      ;
           	                                
42204      	input          Sys_Clk_EnS     ;
           	                                
42205      	input          Sys_Clk_RetRstN ;
           	                                
42206      	input          Sys_Clk_RstN    ;
           	                                
42207      	input          Sys_Clk_Tm      ;
           	                                
42208      	output         Sys_Pwr_Idle    ;
           	                                
42209      	output         Sys_Pwr_WakeUp  ;
           	                                
42210      	output [107:0] Tx_0_Data       ;
           	                                
42211      	output         Tx_0_Head       ;
           	                                
42212      	input          Tx_0_Rdy        ;
           	                                
42213      	output         Tx_0_Tail       ;
           	                                
42214      	output         Tx_0_Vld        ;
           	                                
42215      	output [107:0] Tx_1_Data       ;
           	                                
42216      	output         Tx_1_Head       ;
           	                                
42217      	input          Tx_1_Rdy        ;
           	                                
42218      	output         Tx_1_Tail       ;
           	                                
42219      	output         Tx_1_Vld        ;
           	                                
42220      	output [107:0] Tx_2_Data       ;
           	                                
42221      	output         Tx_2_Head       ;
           	                                
42222      	input          Tx_2_Rdy        ;
           	                                
42223      	output         Tx_2_Tail       ;
           	                                
42224      	output         Tx_2_Vld        ;
           	                                
42225      	output [107:0] Tx_3_Data       ;
           	                                
42226      	output         Tx_3_Head       ;
           	                                
42227      	input          Tx_3_Rdy        ;
           	                                
42228      	output         Tx_3_Tail       ;
           	                                
42229      	output         Tx_3_Vld        ;
           	                                
42230      	output [107:0] Tx_4_Data       ;
           	                                
42231      	output         Tx_4_Head       ;
           	                                
42232      	input          Tx_4_Rdy        ;
           	                                
42233      	output         Tx_4_Tail       ;
           	                                
42234      	output         Tx_4_Vld        ;
           	                                
42235      	output [107:0] Tx_5_Data       ;
           	                                
42236      	output         Tx_5_Head       ;
           	                                
42237      	input          Tx_5_Rdy        ;
           	                                
42238      	output         Tx_5_Tail       ;
           	                                
42239      	output         Tx_5_Vld        ;
           	                                
42240      	output [107:0] Tx_6_Data       ;
           	                                
42241      	output         Tx_6_Head       ;
           	                                
42242      	input          Tx_6_Rdy        ;
           	                                
42243      	output         Tx_6_Tail       ;
           	                                
42244      	output         Tx_6_Vld        ;
           	                                
42245      	output [107:0] Tx_7_Data       ;
           	                                
42246      	output         Tx_7_Head       ;
           	                                
42247      	input          Tx_7_Rdy        ;
           	                                
42248      	output         Tx_7_Tail       ;
           	                                
42249      	output         Tx_7_Vld        ;
           	                                
42250      	output [107:0] Tx_8_Data       ;
           	                                
42251      	output         Tx_8_Head       ;
           	                                
42252      	input          Tx_8_Rdy        ;
           	                                
42253      	output         Tx_8_Tail       ;
           	                                
42254      	output         Tx_8_Vld        ;
           	                                
42255      	output         WakeUp_Rx       ;
           	                                
42256      	wire [13:0]  u_2c0b        ;
           	                            
42257      	wire [8:0]   u_34e6        ;
           	                            
42258      	wire [13:0]  u_3545        ;
           	                            
42259      	wire [13:0]  u_39a2        ;
           	                            
42260      	wire [13:0]  u_3e7f        ;
           	                            
42261      	wire [13:0]  u_47b9        ;
           	                            
42262      	wire [8:0]   u_49eb        ;
           	                            
42263      	wire [8:0]   u_5325        ;
           	                            
42264      	wire [8:0]   u_5c5f        ;
           	                            
42265      	wire [8:0]   u_6599        ;
           	                            
42266      	wire [13:0]  u_67c4        ;
           	                            
42267      	wire [13:0]  u_70fe        ;
           	                            
42268      	reg  [8:0]   u_7c15        ;
           	                            
42269      	wire [13:0]  u_8495        ;
           	                            
42270      	wire [8:0]   u_8e3c        ;
           	                            
42271      	wire [8:0]   u_9776        ;
           	                            
42272      	wire [8:0]   u_a9ea        ;
           	                            
42273      	wire [8:0]   u_ab1f        ;
           	                            
42274      	wire [69:0]  Hdr           ;
           	                            
42275      	wire         HdrPwr_Idle   ;
           	                            
42276      	wire         HdrPwr_WakeUp ;
           	                            
42277      	wire [107:0] Int_Data      ;
           	                            
42278      	wire         Int_Head      ;
           	                            
42279      	wire         Int_Rdy       ;
           	                            
42280      	wire         Int_Tail      ;
           	                            
42281      	wire         Int_Vld       ;
           	                            
42282      	wire [8:0]   PortSel       ;
           	                            
42283      	wire [107:0] Rx1_Data      ;
           	                            
42284      	wire         Rx1_Head      ;
           	                            
42285      	wire         Rx1_Rdy       ;
           	                            
42286      	wire         Rx1_Tail      ;
           	                            
42287      	wire         Rx1_Vld       ;
           	                            
42288      	wire [8:0]   TblSel        ;
           	                            
42289      	wire [7:0]   TblSel1       ;
           	                            
42290      	wire [107:0] Tx1_0_Data    ;
           	                            
42291      	wire         Tx1_0_Head    ;
           	                            
42292      	wire         Tx1_0_Rdy     ;
           	                            
42293      	wire         Tx1_0_Tail    ;
           	                            
42294      	wire         Tx1_0_Vld     ;
           	                            
42295      	wire [107:0] Tx1_1_Data    ;
           	                            
42296      	wire         Tx1_1_Head    ;
           	                            
42297      	wire         Tx1_1_Rdy     ;
           	                            
42298      	wire         Tx1_1_Tail    ;
           	                            
42299      	wire         Tx1_1_Vld     ;
           	                            
42300      	wire [107:0] Tx1_2_Data    ;
           	                            
42301      	wire         Tx1_2_Head    ;
           	                            
42302      	wire         Tx1_2_Rdy     ;
           	                            
42303      	wire         Tx1_2_Tail    ;
           	                            
42304      	wire         Tx1_2_Vld     ;
           	                            
42305      	wire [107:0] Tx1_3_Data    ;
           	                            
42306      	wire         Tx1_3_Head    ;
           	                            
42307      	wire         Tx1_3_Rdy     ;
           	                            
42308      	wire         Tx1_3_Tail    ;
           	                            
42309      	wire         Tx1_3_Vld     ;
           	                            
42310      	wire [107:0] Tx1_4_Data    ;
           	                            
42311      	wire         Tx1_4_Head    ;
           	                            
42312      	wire         Tx1_4_Rdy     ;
           	                            
42313      	wire         Tx1_4_Tail    ;
           	                            
42314      	wire         Tx1_4_Vld     ;
           	                            
42315      	wire [107:0] Tx1_5_Data    ;
           	                            
42316      	wire         Tx1_5_Head    ;
           	                            
42317      	wire         Tx1_5_Rdy     ;
           	                            
42318      	wire         Tx1_5_Tail    ;
           	                            
42319      	wire         Tx1_5_Vld     ;
           	                            
42320      	wire [107:0] Tx1_6_Data    ;
           	                            
42321      	wire         Tx1_6_Head    ;
           	                            
42322      	wire         Tx1_6_Rdy     ;
           	                            
42323      	wire         Tx1_6_Tail    ;
           	                            
42324      	wire         Tx1_6_Vld     ;
           	                            
42325      	wire [107:0] Tx1_7_Data    ;
           	                            
42326      	wire         Tx1_7_Head    ;
           	                            
42327      	wire         Tx1_7_Rdy     ;
           	                            
42328      	wire         Tx1_7_Tail    ;
           	                            
42329      	wire         Tx1_7_Vld     ;
           	                            
42330      	wire [107:0] Tx1_8_Data    ;
           	                            
42331      	wire         Tx1_8_Head    ;
           	                            
42332      	wire         Tx1_8_Rdy     ;
           	                            
42333      	wire         Tx1_8_Tail    ;
           	                            
42334      	wire         Tx1_8_Vld     ;
           	                            
42335      	assign Rx1_Data = Rx_Data;
           	                          
42336      	assign Rx1_Head = Rx_Head;
           	                          
42337      	assign Rx1_Tail = Rx_Tail;
           	                          
42338      	assign Rx1_Vld = Rx_Vld;
           	                        
42339      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
42340      	assign u_8495 = Hdr [68:55];
           	                            
42341      	assign u_34e6 = u_8495 [13:5];
           	                              
42342      	assign u_70fe = Hdr [68:55];
           	                            
42343      	assign u_9776 = u_70fe [13:5];
           	                              
42344      	assign u_67c4 = Hdr [68:55];
           	                            
42345      	assign u_8e3c = u_67c4 [13:5];
           	                              
42346      	assign u_39a2 = Hdr [68:55];
           	                            
42347      	assign u_a9ea = u_39a2 [13:5];
           	                              
42348      	assign u_3545 = Hdr [68:55];
           	                            
42349      	assign u_6599 = u_3545 [13:5];
           	                              
42350      	assign u_2c0b = Hdr [68:55];
           	                            
42351      	assign u_5c5f = u_2c0b [13:5];
           	                              
42352      	assign u_47b9 = Hdr [68:55];
           	                            
42353      	assign u_5325 = u_47b9 [13:5];
           	                              
42354      	assign u_3e7f = Hdr [68:55];
           	                            
42355      	assign u_49eb = u_3e7f [13:5];
           	                              
42356      	assign TblSel1 =
           	                
42357      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
42358      		,		( u_9776 & 9'b000001111 ) == 9'b000001101
           		 		                                         
42359      		,		( u_8e3c & 9'b000011110 ) == 9'b000010100
           		 		                                         
42360      		,		( u_a9ea & 9'b000011010 ) == 9'b000010010
           		 		                                         
42361      		,		( u_6599 & 9'b000001111 ) == 9'b000001100
           		 		                                         
42362      		,		( u_5c5f & 9'b000010111 ) == 9'b000000110
           		 		                                         
42363      		,		( u_5325 & 9'b000010111 ) == 9'b000000111
           		 		                                         
42364      		,		( u_49eb & 9'b000011110 ) == 9'b000010000
           		 		                                         
42365      		};
           		  
42366      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-3-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42167      ,	Tx_3_Tail
           <font color = "green">-1-</font> 	         
42168      ,	Tx_3_Vld
           <font color = "green">==></font>
42169      ,	Tx_4_Data
           <font color = "red">-2-</font> 	         
42170      ,	Tx_4_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42184      ,	Tx_7_Data
           <font color = "green">-1-</font> 	         
42185      ,	Tx_7_Head
           <font color = "green">==></font>
42186      ,	Tx_7_Rdy
           <font color = "red">-2-</font> 	        
42187      ,	Tx_7_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42189      ,	Tx_8_Data
           <font color = "green">-1-</font> 	         
42190      ,	Tx_8_Head
           <font color = "green">==></font>
42191      ,	Tx_8_Rdy
           <font color = "red">-2-</font> 	        
42192      ,	Tx_8_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42194      ,	WakeUp_Rx
           <font color = "green">-1-</font> 	         
42195      );
           <font color = "green">==></font>
42196      	input  [107:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
42197      	input          Rx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42261      	wire [13:0]  u_47b9        ;
           	<font color = "green">-1-</font>                            
42262      	wire [8:0]   u_49eb        ;
           <font color = "green">	==></font>
42263      	wire [8:0]   u_5325        ;
           	<font color = "red">-2-</font>                            
42264      	wire [8:0]   u_5c5f        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42266      	wire [13:0]  u_67c4        ;
           	<font color = "green">-1-</font>                            
42267      	wire [13:0]  u_70fe        ;
           <font color = "green">	==></font>
42268      	reg  [8:0]   u_7c15        ;
           	<font color = "red">-2-</font>                            
42269      	wire [13:0]  u_8495        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42271      	wire [8:0]   u_9776        ;
           	<font color = "green">-1-</font>                            
42272      	wire [8:0]   u_a9ea        ;
           <font color = "green">	==></font>
42273      	wire [8:0]   u_ab1f        ;
           	<font color = "red">-2-</font>                            
42274      	wire [69:0]  Hdr           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
42276      	wire         HdrPwr_WakeUp ;
           	<font color = "green">-1-</font>                            
42277      	wire [107:0] Int_Data      ;
           <font color = "green">	==></font>
42278      	wire         Int_Head      ;
           	<font color = "red">-2-</font>                            
42279      	wire         Int_Rdy       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_220647">
    <li>
      <a href="#inst_tag_220647_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_220647_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_220647_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_220647_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_220648">
    <li>
      <a href="#inst_tag_220648_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_220648_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_220648_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_220648_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
