#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  4 10:07:00 2025
# Process ID: 3212
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/single_port_rom_synth_1
# Command line: vivado.exe -log single_port_rom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_port_rom.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/single_port_rom_synth_1/single_port_rom.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/single_port_rom_synth_1\vivado.jou
#-----------------------------------------------------------
source single_port_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP single_port_rom, cache-ID = 1ee3dbfabdb88310.
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 10:07:09 2025...
