

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Fri Dec 27 22:26:15 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        98|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 77 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 77 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 77 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 3 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 102 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 103 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 104 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 105 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 106 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%output_width_cast = zext i6 %output_width_read to i16"   --->   Operation 107 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 108 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i7 %input_width_cast to i16" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 109 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 110 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_1_cast_cas = zext i6 %output_width_read to i15"   --->   Operation 111 'zext' 'zext_ln36_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_height_read to i5"   --->   Operation 112 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 114 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln19_98, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 115 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul80 = phi i9 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 116 'phi' 'phi_mul80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %phi_mul80, %zext_ln36" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 117 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln19_98 = add i9 %phi_mul, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 118 'add' 'add_ln19_98' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 119 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 120 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 121 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %4, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 123 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 124 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 125 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 126 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln28, i3 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.87ns)   --->   "%add_ln28 = add i8 %zext_ln28_1, %zext_ln28_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %add_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 131 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln28_1 = add i8 1, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 132 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %add_ln28_1 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 133 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 134 'getelementptr' 'kernel_0_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln28_2 = add i8 2, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 135 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %add_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 136 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 137 'getelementptr' 'kernel_0_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln28_3 = add i8 3, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 138 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %add_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 139 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 140 'getelementptr' 'kernel_0_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln28_4 = add i8 4, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 141 'add' 'add_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %add_ln28_4 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 142 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 143 'getelementptr' 'kernel_0_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln28_5 = add i8 5, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 144 'add' 'add_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %add_ln28_5 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 145 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 146 'getelementptr' 'kernel_0_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln28_6 = add i8 6, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 147 'add' 'add_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %add_ln28_6 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 148 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 149 'getelementptr' 'kernel_0_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.91ns)   --->   "%add_ln28_7 = add i8 7, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 150 'add' 'add_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i8 %add_ln28_7 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 151 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 152 'getelementptr' 'kernel_0_addr_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln28_8 = add i8 8, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 153 'add' 'add_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i8 %add_ln28_8 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 154 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 155 'getelementptr' 'kernel_0_addr_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 156 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 157 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 158 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 159 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, %empty" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 160 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 161 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln28_3_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 163 'zext' 'zext_ln28_3_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.82ns)   --->   "%tmp_0_0_0 = add i9 %zext_ln28_3_cast, %phi_mul" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 164 'add' 'tmp_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_0_0_0_cast_cast = zext i9 %tmp_0_0_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 165 'zext' 'tmp_0_0_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (4.35ns)   --->   "%tmp5_0_0_0 = mul i16 %zext_ln36_1, %tmp_0_0_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 166 'mul' 'tmp5_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp5_0_0_0_cast = zext i16 %tmp5_0_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 167 'zext' 'tmp5_0_0_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.82ns)   --->   "%tmp_0_1_0 = add i9 %tmp_0_0_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 168 'add' 'tmp_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_0_1_0_cast_cast = zext i9 %tmp_0_1_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 169 'zext' 'tmp_0_1_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (4.35ns)   --->   "%tmp5_0_1_0 = mul i16 %zext_ln36_1, %tmp_0_1_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 170 'mul' 'tmp5_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp5_0_1_0_cast = zext i16 %tmp5_0_1_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 171 'zext' 'tmp5_0_1_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.82ns)   --->   "%tmp_0_2_0 = add i9 %tmp_0_0_0, 2" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 172 'add' 'tmp_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_0_2_0_cast_cast = zext i9 %tmp_0_2_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 173 'zext' 'tmp_0_2_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (4.35ns)   --->   "%tmp5_0_2_0 = mul i16 %zext_ln36_1, %tmp_0_2_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 174 'mul' 'tmp5_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp5_0_2_0_cast = zext i16 %tmp5_0_2_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 175 'zext' 'tmp5_0_2_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.82ns)   --->   "%tmp6_0 = add i9 %zext_ln28_3_cast, %phi_mul80" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 176 'add' 'tmp6_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp6_0_cast_cast = zext i9 %tmp6_0 to i15" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 177 'zext' 'tmp6_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (4.35ns)   --->   "%tmp7_0 = mul i15 %zext_ln36_1_cast_cas, %tmp6_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 178 'mul' 'tmp7_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp7_0_cast = zext i15 %tmp7_0 to i17" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 179 'zext' 'tmp7_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.76ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 180 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 181 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%out_w_0_0 = phi i16 [ %add_ln21, %2 ], [ 0, %.preheader.preheader ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 182 'phi' 'out_w_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (2.42ns)   --->   "%icmp_ln21 = icmp eq i16 %out_w_0_0, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 183 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %.preheader.1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i16 %out_w_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 185 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (2.07ns)   --->   "%add_ln28_9 = add i17 %tmp5_0_0_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 186 'add' 'add_ln28_9' <Predicate = (!icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i17 %add_ln28_9 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 187 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i36 %zext_ln28_13, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 188 'mul' 'mul_ln28' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_482 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 189 'partselect' 'tmp_482' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 190 [21/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 190 'urem' 'urem_ln28' <Predicate = (!icmp_ln21)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.45>
ST_5 : Operation 191 [20/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 191 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln28 = or i16 %out_w_0_0, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i16 %or_ln28 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 193 'zext' 'zext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.07ns)   --->   "%add_ln28_10 = add i17 %tmp5_0_0_0_cast, %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 194 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i17 %add_ln28_10 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 195 'zext' 'zext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_2 = mul i36 %zext_ln28_17, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 196 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_483 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_2, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 197 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [21/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 198 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i16 %out_w_0_0, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 199 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i16 %or_ln28_1 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 200 'zext' 'zext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (2.07ns)   --->   "%add_ln28_11 = add i17 %tmp5_0_0_0_cast, %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 201 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i17 %add_ln28_11 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 202 'zext' 'zext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_4 = mul i36 %zext_ln28_21, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 203 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_484 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_4, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 204 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [21/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 205 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.45>
ST_6 : Operation 206 [19/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 206 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [20/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 207 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [20/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 208 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (2.07ns)   --->   "%add_ln28_12 = add i17 %tmp5_0_1_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 209 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i17 %add_ln28_12 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 210 'zext' 'zext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_6 = mul i36 %zext_ln28_24, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 211 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_485 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_6, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 212 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [21/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 213 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (2.07ns)   --->   "%add_ln28_13 = add i17 %tmp5_0_1_0_cast, %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 214 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i17 %add_ln28_13 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 215 'zext' 'zext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_8 = mul i36 %zext_ln28_27, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 216 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_486 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_8, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 217 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [21/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 218 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.45>
ST_7 : Operation 219 [18/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 219 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [19/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 220 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [19/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 221 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [20/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 222 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [20/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 223 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (2.07ns)   --->   "%add_ln28_14 = add i17 %tmp5_0_1_0_cast, %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 224 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i17 %add_ln28_14 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 225 'zext' 'zext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_10 = mul i36 %zext_ln28_30, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 226 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_487 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_10, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 227 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [21/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 228 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (2.07ns)   --->   "%add_ln28_15 = add i17 %tmp5_0_2_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 229 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i17 %add_ln28_15 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 230 'zext' 'zext_ln28_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_12 = mul i36 %zext_ln28_33, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 231 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_488 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_12, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 232 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [21/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 233 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.45>
ST_8 : Operation 234 [17/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 234 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [18/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 235 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [18/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 236 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [19/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 237 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [19/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 238 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [20/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 239 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [20/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 240 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln28_16 = add i17 %tmp5_0_2_0_cast, %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 241 'add' 'add_ln28_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i17 %add_ln28_16 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 242 'zext' 'zext_ln28_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_14 = mul i36 %zext_ln28_36, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 243 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_489 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_14, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 244 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [21/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 245 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (2.07ns)   --->   "%add_ln28_17 = add i17 %tmp5_0_2_0_cast, %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 246 'add' 'add_ln28_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i17 %add_ln28_17 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 247 'zext' 'zext_ln28_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_16 = mul i36 %zext_ln28_39, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 248 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_490 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_16, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 249 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [21/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 250 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 251 [16/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 251 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [17/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 252 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [17/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 253 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [18/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 254 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [18/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 255 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [19/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 256 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [19/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 257 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [20/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 258 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [20/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 259 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.45>
ST_10 : Operation 260 [15/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 260 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [16/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 261 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [16/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 262 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [17/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 263 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [17/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 264 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [18/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 265 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [18/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 266 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [19/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 267 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [19/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 268 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (2.07ns)   --->   "%add_ln36 = add i17 %tmp7_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 269 'add' 'add_ln36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i17 %add_ln36 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 270 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36 = mul i36 %zext_ln36_2, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 271 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_491 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 272 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [21/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 273 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 274 [14/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 274 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [15/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 275 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [15/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 276 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [16/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 277 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [16/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 278 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [17/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 279 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [17/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 280 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [18/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 281 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [18/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 282 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [20/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 283 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 284 [13/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 284 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [14/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 285 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [14/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 286 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [15/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 287 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [15/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 288 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [16/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 289 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [16/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 290 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [17/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 291 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [17/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 292 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [19/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 293 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 294 [12/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 294 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [13/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 295 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [13/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 296 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [14/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 297 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [14/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 298 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [15/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 299 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [15/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 300 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [16/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 301 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [16/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 302 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [18/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 303 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 304 [11/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 304 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [12/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 305 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [12/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 306 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [13/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 307 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 308 [13/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 308 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [14/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 309 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [14/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 310 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [15/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 311 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [15/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 312 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [17/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 313 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 314 [10/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 314 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [11/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 315 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [11/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 316 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [12/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 317 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [12/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 318 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [13/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 319 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [13/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 320 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [14/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 321 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [14/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 322 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [16/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 323 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.68>
ST_16 : Operation 324 [9/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 324 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [10/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 325 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [10/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 326 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [11/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 327 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [11/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 328 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [12/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 329 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [12/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 330 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [13/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 331 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [13/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 332 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [15/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 333 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.68>
ST_17 : Operation 334 [8/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 334 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [9/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 335 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [9/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 336 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [10/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 337 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [10/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 338 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [11/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 339 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [11/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 340 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [12/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 341 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [12/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 342 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [14/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 343 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.68>
ST_18 : Operation 344 [7/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 344 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [8/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 345 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [8/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 346 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [9/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 347 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [9/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 348 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [10/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 349 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [10/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 350 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [11/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 351 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [11/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 352 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [13/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 353 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 354 [6/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 354 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [7/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 355 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [7/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 356 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [8/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 357 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [8/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 358 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 359 [9/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 359 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [9/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 360 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 361 [10/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 361 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [10/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 362 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [12/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 363 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 364 [5/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 364 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [6/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 365 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [6/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 366 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [7/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 367 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [7/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 368 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [8/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 369 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [8/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 370 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [9/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 371 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [9/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 372 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [11/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 373 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.68>
ST_21 : Operation 374 [4/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 374 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [5/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 375 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [5/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 376 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [6/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 377 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [6/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 378 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [7/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 379 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [7/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 380 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [8/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 381 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [8/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 382 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [10/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 383 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.68>
ST_22 : Operation 384 [3/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 384 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [4/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 385 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [4/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 386 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [5/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 387 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [5/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 388 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [6/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 389 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [6/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 390 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [7/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 391 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [7/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 392 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [9/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 393 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.68>
ST_23 : Operation 394 [2/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 394 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [3/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 395 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 396 [3/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 396 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [4/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 397 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [4/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 398 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [5/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 399 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [5/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 400 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [6/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 401 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [6/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 402 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [8/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 403 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.93>
ST_24 : Operation 404 [1/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_9, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 404 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i17 %urem_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 405 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 406 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 407 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 407 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 408 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 409 [2/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 409 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 410 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 410 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 411 [2/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 411 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 412 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 413 [2/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 413 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 414 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [2/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 415 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 416 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [2/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 417 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 418 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [2/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 419 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 420 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [2/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 421 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 422 'getelementptr' 'input_8_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [2/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 423 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 424 'getelementptr' 'input_9_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [2/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 425 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 426 'getelementptr' 'input_10_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [2/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 427 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 428 'getelementptr' 'input_11_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 429 [2/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 429 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 430 'getelementptr' 'input_12_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [2/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 431 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 432 'getelementptr' 'input_13_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 433 [2/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 433 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 434 'getelementptr' 'input_14_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 435 [2/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 435 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 436 'getelementptr' 'input_15_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 437 [2/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 437 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 438 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 438 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 439 [2/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 439 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [2/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 440 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [3/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 441 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [3/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 442 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [4/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 443 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [4/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 444 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [5/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 445 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [5/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 446 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [7/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 447 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.93>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln28_45 = sext i9 %tmp_482 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 448 'sext' 'sext_ln28_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i17 %sext_ln28_45 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 449 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 450 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 450 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 451 [1/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 451 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 452 [1/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 452 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 453 [1/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 453 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 454 [1/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 454 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 455 [1/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 455 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 456 [1/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 456 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 457 [1/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 457 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 458 [1/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 458 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 459 [1/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 459 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 460 [1/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 460 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 461 [1/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 461 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 462 [1/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 462 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 463 [1/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 463 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 464 [1/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 464 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 465 [1/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 465 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 466 [1/1] (2.06ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load, i16 %input_1_load, i16 %input_2_load, i16 %input_3_load, i16 %input_4_load, i16 %input_5_load, i16 %input_6_load, i16 %input_7_load, i16 %input_8_load, i16 %input_9_load, i16 %input_10_load, i16 %input_11_load, i16 %input_12_load, i16 %input_13_load, i16 %input_14_load, i16 %input_15_load, i32 %zext_ln28_14)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 466 'mux' 'tmp' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 467 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 467 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 468 [1/21] (3.68ns)   --->   "%urem_ln28_1 = urem i17 %add_ln28_10, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 468 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i17 %urem_ln28_1 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 469 'zext' 'zext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%input_0_addr_204 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 470 'getelementptr' 'input_0_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 471 [2/2] (3.25ns)   --->   "%input_0_load_204 = load i16* %input_0_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 471 'load' 'input_0_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%input_1_addr_204 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 472 'getelementptr' 'input_1_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [2/2] (3.25ns)   --->   "%input_1_load_204 = load i16* %input_1_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 473 'load' 'input_1_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%input_2_addr_204 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 474 'getelementptr' 'input_2_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [2/2] (3.25ns)   --->   "%input_2_load_204 = load i16* %input_2_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 475 'load' 'input_2_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%input_3_addr_204 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 476 'getelementptr' 'input_3_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 477 [2/2] (3.25ns)   --->   "%input_3_load_204 = load i16* %input_3_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 477 'load' 'input_3_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%input_4_addr_204 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 478 'getelementptr' 'input_4_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [2/2] (3.25ns)   --->   "%input_4_load_204 = load i16* %input_4_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 479 'load' 'input_4_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%input_5_addr_204 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 480 'getelementptr' 'input_5_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 481 [2/2] (3.25ns)   --->   "%input_5_load_204 = load i16* %input_5_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 481 'load' 'input_5_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%input_6_addr_204 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 482 'getelementptr' 'input_6_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 483 [2/2] (3.25ns)   --->   "%input_6_load_204 = load i16* %input_6_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 483 'load' 'input_6_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%input_7_addr_204 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 484 'getelementptr' 'input_7_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 485 [2/2] (3.25ns)   --->   "%input_7_load_204 = load i16* %input_7_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 485 'load' 'input_7_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 486 [1/1] (0.00ns)   --->   "%input_8_addr_204 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 486 'getelementptr' 'input_8_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 487 [2/2] (3.25ns)   --->   "%input_8_load_204 = load i16* %input_8_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 487 'load' 'input_8_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%input_9_addr_204 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 488 'getelementptr' 'input_9_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 489 [2/2] (3.25ns)   --->   "%input_9_load_204 = load i16* %input_9_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 489 'load' 'input_9_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%input_10_addr_204 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 490 'getelementptr' 'input_10_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [2/2] (3.25ns)   --->   "%input_10_load_204 = load i16* %input_10_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 491 'load' 'input_10_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%input_11_addr_204 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 492 'getelementptr' 'input_11_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 493 [2/2] (3.25ns)   --->   "%input_11_load_204 = load i16* %input_11_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 493 'load' 'input_11_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%input_12_addr_204 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 494 'getelementptr' 'input_12_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 495 [2/2] (3.25ns)   --->   "%input_12_load_204 = load i16* %input_12_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 495 'load' 'input_12_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 496 [1/1] (0.00ns)   --->   "%input_13_addr_204 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 496 'getelementptr' 'input_13_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 497 [2/2] (3.25ns)   --->   "%input_13_load_204 = load i16* %input_13_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 497 'load' 'input_13_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%input_14_addr_204 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 498 'getelementptr' 'input_14_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 499 [2/2] (3.25ns)   --->   "%input_14_load_204 = load i16* %input_14_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 499 'load' 'input_14_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%input_15_addr_204 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 500 'getelementptr' 'input_15_addr_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 501 [2/2] (3.25ns)   --->   "%input_15_load_204 = load i16* %input_15_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 501 'load' 'input_15_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 502 [2/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 502 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 503 [1/21] (3.68ns)   --->   "%urem_ln28_2 = urem i17 %add_ln28_11, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 503 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i17 %urem_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 504 'zext' 'zext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "%input_0_addr_205 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 505 'getelementptr' 'input_0_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 506 [2/2] (3.25ns)   --->   "%input_0_load_205 = load i16* %input_0_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 506 'load' 'input_0_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 507 [1/1] (0.00ns)   --->   "%input_1_addr_205 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 507 'getelementptr' 'input_1_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 508 [2/2] (3.25ns)   --->   "%input_1_load_205 = load i16* %input_1_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 508 'load' 'input_1_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%input_2_addr_205 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 509 'getelementptr' 'input_2_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 510 [2/2] (3.25ns)   --->   "%input_2_load_205 = load i16* %input_2_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 510 'load' 'input_2_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%input_3_addr_205 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 511 'getelementptr' 'input_3_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [2/2] (3.25ns)   --->   "%input_3_load_205 = load i16* %input_3_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 512 'load' 'input_3_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%input_4_addr_205 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 513 'getelementptr' 'input_4_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 514 [2/2] (3.25ns)   --->   "%input_4_load_205 = load i16* %input_4_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 514 'load' 'input_4_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%input_5_addr_205 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 515 'getelementptr' 'input_5_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [2/2] (3.25ns)   --->   "%input_5_load_205 = load i16* %input_5_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 516 'load' 'input_5_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%input_6_addr_205 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 517 'getelementptr' 'input_6_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 518 [2/2] (3.25ns)   --->   "%input_6_load_205 = load i16* %input_6_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 518 'load' 'input_6_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 519 [1/1] (0.00ns)   --->   "%input_7_addr_205 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 519 'getelementptr' 'input_7_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 520 [2/2] (3.25ns)   --->   "%input_7_load_205 = load i16* %input_7_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 520 'load' 'input_7_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 521 [1/1] (0.00ns)   --->   "%input_8_addr_205 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 521 'getelementptr' 'input_8_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 522 [2/2] (3.25ns)   --->   "%input_8_load_205 = load i16* %input_8_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 522 'load' 'input_8_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 523 [1/1] (0.00ns)   --->   "%input_9_addr_205 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 523 'getelementptr' 'input_9_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 524 [2/2] (3.25ns)   --->   "%input_9_load_205 = load i16* %input_9_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 524 'load' 'input_9_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 525 [1/1] (0.00ns)   --->   "%input_10_addr_205 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 525 'getelementptr' 'input_10_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 526 [2/2] (3.25ns)   --->   "%input_10_load_205 = load i16* %input_10_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 526 'load' 'input_10_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%input_11_addr_205 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 527 'getelementptr' 'input_11_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [2/2] (3.25ns)   --->   "%input_11_load_205 = load i16* %input_11_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 528 'load' 'input_11_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 529 [1/1] (0.00ns)   --->   "%input_12_addr_205 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 529 'getelementptr' 'input_12_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 530 [2/2] (3.25ns)   --->   "%input_12_load_205 = load i16* %input_12_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 530 'load' 'input_12_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 531 [1/1] (0.00ns)   --->   "%input_13_addr_205 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 531 'getelementptr' 'input_13_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 532 [2/2] (3.25ns)   --->   "%input_13_load_205 = load i16* %input_13_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 532 'load' 'input_13_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 533 [1/1] (0.00ns)   --->   "%input_14_addr_205 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 533 'getelementptr' 'input_14_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 534 [2/2] (3.25ns)   --->   "%input_14_load_205 = load i16* %input_14_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 534 'load' 'input_14_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%input_15_addr_205 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 535 'getelementptr' 'input_15_addr_205' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 536 [2/2] (3.25ns)   --->   "%input_15_load_205 = load i16* %input_15_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 536 'load' 'input_15_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 537 [2/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 537 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 538 [2/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 538 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 539 [2/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 539 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [3/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 540 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 541 [3/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 541 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 542 [4/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 542 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [4/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 543 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 544 [6/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 544 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.93>
ST_26 : Operation 545 [1/2] (3.25ns)   --->   "%input_0_load_204 = load i16* %input_0_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 545 'load' 'input_0_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 546 [1/2] (3.25ns)   --->   "%input_1_load_204 = load i16* %input_1_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 546 'load' 'input_1_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 547 [1/2] (3.25ns)   --->   "%input_2_load_204 = load i16* %input_2_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 547 'load' 'input_2_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 548 [1/2] (3.25ns)   --->   "%input_3_load_204 = load i16* %input_3_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 548 'load' 'input_3_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 549 [1/2] (3.25ns)   --->   "%input_4_load_204 = load i16* %input_4_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 549 'load' 'input_4_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 550 [1/2] (3.25ns)   --->   "%input_5_load_204 = load i16* %input_5_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 550 'load' 'input_5_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 551 [1/2] (3.25ns)   --->   "%input_6_load_204 = load i16* %input_6_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 551 'load' 'input_6_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 552 [1/2] (3.25ns)   --->   "%input_7_load_204 = load i16* %input_7_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 552 'load' 'input_7_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 553 [1/2] (3.25ns)   --->   "%input_8_load_204 = load i16* %input_8_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 553 'load' 'input_8_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 554 [1/2] (3.25ns)   --->   "%input_9_load_204 = load i16* %input_9_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 554 'load' 'input_9_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 555 [1/2] (3.25ns)   --->   "%input_10_load_204 = load i16* %input_10_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 555 'load' 'input_10_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 556 [1/2] (3.25ns)   --->   "%input_11_load_204 = load i16* %input_11_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 556 'load' 'input_11_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 557 [1/2] (3.25ns)   --->   "%input_12_load_204 = load i16* %input_12_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 557 'load' 'input_12_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 558 [1/2] (3.25ns)   --->   "%input_13_load_204 = load i16* %input_13_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 558 'load' 'input_13_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 559 [1/2] (3.25ns)   --->   "%input_14_load_204 = load i16* %input_14_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 559 'load' 'input_14_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 560 [1/2] (3.25ns)   --->   "%input_15_load_204 = load i16* %input_15_addr_204, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 560 'load' 'input_15_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 561 [1/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 561 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 562 [1/2] (3.25ns)   --->   "%input_0_load_205 = load i16* %input_0_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 562 'load' 'input_0_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 563 [1/2] (3.25ns)   --->   "%input_1_load_205 = load i16* %input_1_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 563 'load' 'input_1_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 564 [1/2] (3.25ns)   --->   "%input_2_load_205 = load i16* %input_2_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 564 'load' 'input_2_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 565 [1/2] (3.25ns)   --->   "%input_3_load_205 = load i16* %input_3_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 565 'load' 'input_3_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 566 [1/2] (3.25ns)   --->   "%input_4_load_205 = load i16* %input_4_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 566 'load' 'input_4_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 567 [1/2] (3.25ns)   --->   "%input_5_load_205 = load i16* %input_5_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 567 'load' 'input_5_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 568 [1/2] (3.25ns)   --->   "%input_6_load_205 = load i16* %input_6_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 568 'load' 'input_6_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 569 [1/2] (3.25ns)   --->   "%input_7_load_205 = load i16* %input_7_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 569 'load' 'input_7_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 570 [1/2] (3.25ns)   --->   "%input_8_load_205 = load i16* %input_8_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 570 'load' 'input_8_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 571 [1/2] (3.25ns)   --->   "%input_9_load_205 = load i16* %input_9_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 571 'load' 'input_9_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 572 [1/2] (3.25ns)   --->   "%input_10_load_205 = load i16* %input_10_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 572 'load' 'input_10_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 573 [1/2] (3.25ns)   --->   "%input_11_load_205 = load i16* %input_11_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 573 'load' 'input_11_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 574 [1/2] (3.25ns)   --->   "%input_12_load_205 = load i16* %input_12_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 574 'load' 'input_12_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 575 [1/2] (3.25ns)   --->   "%input_13_load_205 = load i16* %input_13_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 575 'load' 'input_13_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 576 [1/2] (3.25ns)   --->   "%input_14_load_205 = load i16* %input_14_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 576 'load' 'input_14_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 577 [1/2] (3.25ns)   --->   "%input_15_load_205 = load i16* %input_15_addr_205, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 577 'load' 'input_15_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 578 [1/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 578 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 579 [1/21] (3.68ns)   --->   "%urem_ln28_3 = urem i17 %add_ln28_12, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 579 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i17 %urem_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 580 'zext' 'zext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 581 [1/1] (0.00ns)   --->   "%input_0_addr_206 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 581 'getelementptr' 'input_0_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 582 [2/2] (3.25ns)   --->   "%input_0_load_206 = load i16* %input_0_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 582 'load' 'input_0_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 583 [1/1] (0.00ns)   --->   "%input_1_addr_206 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 583 'getelementptr' 'input_1_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 584 [2/2] (3.25ns)   --->   "%input_1_load_206 = load i16* %input_1_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 584 'load' 'input_1_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 585 [1/1] (0.00ns)   --->   "%input_2_addr_206 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 585 'getelementptr' 'input_2_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 586 [2/2] (3.25ns)   --->   "%input_2_load_206 = load i16* %input_2_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 586 'load' 'input_2_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "%input_3_addr_206 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 587 'getelementptr' 'input_3_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 588 [2/2] (3.25ns)   --->   "%input_3_load_206 = load i16* %input_3_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 588 'load' 'input_3_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 589 [1/1] (0.00ns)   --->   "%input_4_addr_206 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 589 'getelementptr' 'input_4_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 590 [2/2] (3.25ns)   --->   "%input_4_load_206 = load i16* %input_4_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 590 'load' 'input_4_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 591 [1/1] (0.00ns)   --->   "%input_5_addr_206 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 591 'getelementptr' 'input_5_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 592 [2/2] (3.25ns)   --->   "%input_5_load_206 = load i16* %input_5_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 592 'load' 'input_5_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 593 [1/1] (0.00ns)   --->   "%input_6_addr_206 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 593 'getelementptr' 'input_6_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 594 [2/2] (3.25ns)   --->   "%input_6_load_206 = load i16* %input_6_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 594 'load' 'input_6_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 595 [1/1] (0.00ns)   --->   "%input_7_addr_206 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 595 'getelementptr' 'input_7_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 596 [2/2] (3.25ns)   --->   "%input_7_load_206 = load i16* %input_7_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 596 'load' 'input_7_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 597 [1/1] (0.00ns)   --->   "%input_8_addr_206 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 597 'getelementptr' 'input_8_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 598 [2/2] (3.25ns)   --->   "%input_8_load_206 = load i16* %input_8_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 598 'load' 'input_8_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%input_9_addr_206 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 599 'getelementptr' 'input_9_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 600 [2/2] (3.25ns)   --->   "%input_9_load_206 = load i16* %input_9_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 600 'load' 'input_9_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 601 [1/1] (0.00ns)   --->   "%input_10_addr_206 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 601 'getelementptr' 'input_10_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 602 [2/2] (3.25ns)   --->   "%input_10_load_206 = load i16* %input_10_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 602 'load' 'input_10_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%input_11_addr_206 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 603 'getelementptr' 'input_11_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 604 [2/2] (3.25ns)   --->   "%input_11_load_206 = load i16* %input_11_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 604 'load' 'input_11_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 605 [1/1] (0.00ns)   --->   "%input_12_addr_206 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 605 'getelementptr' 'input_12_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 606 [2/2] (3.25ns)   --->   "%input_12_load_206 = load i16* %input_12_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 606 'load' 'input_12_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 607 [1/1] (0.00ns)   --->   "%input_13_addr_206 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 607 'getelementptr' 'input_13_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 608 [2/2] (3.25ns)   --->   "%input_13_load_206 = load i16* %input_13_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 608 'load' 'input_13_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%input_14_addr_206 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 609 'getelementptr' 'input_14_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 610 [2/2] (3.25ns)   --->   "%input_14_load_206 = load i16* %input_14_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 610 'load' 'input_14_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 611 [1/1] (0.00ns)   --->   "%input_15_addr_206 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 611 'getelementptr' 'input_15_addr_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 612 [2/2] (3.25ns)   --->   "%input_15_load_206 = load i16* %input_15_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 612 'load' 'input_15_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 613 [2/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 613 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 614 [1/21] (3.68ns)   --->   "%urem_ln28_4 = urem i17 %add_ln28_13, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 614 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i17 %urem_ln28_4 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 615 'zext' 'zext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 616 [1/1] (0.00ns)   --->   "%input_0_addr_207 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 616 'getelementptr' 'input_0_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 617 [2/2] (3.25ns)   --->   "%input_0_load_207 = load i16* %input_0_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 617 'load' 'input_0_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 618 [1/1] (0.00ns)   --->   "%input_1_addr_207 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 618 'getelementptr' 'input_1_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 619 [2/2] (3.25ns)   --->   "%input_1_load_207 = load i16* %input_1_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 619 'load' 'input_1_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 620 [1/1] (0.00ns)   --->   "%input_2_addr_207 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 620 'getelementptr' 'input_2_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 621 [2/2] (3.25ns)   --->   "%input_2_load_207 = load i16* %input_2_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 621 'load' 'input_2_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 622 [1/1] (0.00ns)   --->   "%input_3_addr_207 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 622 'getelementptr' 'input_3_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 623 [2/2] (3.25ns)   --->   "%input_3_load_207 = load i16* %input_3_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 623 'load' 'input_3_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 624 [1/1] (0.00ns)   --->   "%input_4_addr_207 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 624 'getelementptr' 'input_4_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 625 [2/2] (3.25ns)   --->   "%input_4_load_207 = load i16* %input_4_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 625 'load' 'input_4_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 626 [1/1] (0.00ns)   --->   "%input_5_addr_207 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 626 'getelementptr' 'input_5_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 627 [2/2] (3.25ns)   --->   "%input_5_load_207 = load i16* %input_5_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 627 'load' 'input_5_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 628 [1/1] (0.00ns)   --->   "%input_6_addr_207 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 628 'getelementptr' 'input_6_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 629 [2/2] (3.25ns)   --->   "%input_6_load_207 = load i16* %input_6_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 629 'load' 'input_6_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 630 [1/1] (0.00ns)   --->   "%input_7_addr_207 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 630 'getelementptr' 'input_7_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 631 [2/2] (3.25ns)   --->   "%input_7_load_207 = load i16* %input_7_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 631 'load' 'input_7_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 632 [1/1] (0.00ns)   --->   "%input_8_addr_207 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 632 'getelementptr' 'input_8_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 633 [2/2] (3.25ns)   --->   "%input_8_load_207 = load i16* %input_8_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 633 'load' 'input_8_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "%input_9_addr_207 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 634 'getelementptr' 'input_9_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [2/2] (3.25ns)   --->   "%input_9_load_207 = load i16* %input_9_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 635 'load' 'input_9_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 636 [1/1] (0.00ns)   --->   "%input_10_addr_207 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 636 'getelementptr' 'input_10_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 637 [2/2] (3.25ns)   --->   "%input_10_load_207 = load i16* %input_10_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 637 'load' 'input_10_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 638 [1/1] (0.00ns)   --->   "%input_11_addr_207 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 638 'getelementptr' 'input_11_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 639 [2/2] (3.25ns)   --->   "%input_11_load_207 = load i16* %input_11_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 639 'load' 'input_11_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 640 [1/1] (0.00ns)   --->   "%input_12_addr_207 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 640 'getelementptr' 'input_12_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 641 [2/2] (3.25ns)   --->   "%input_12_load_207 = load i16* %input_12_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 641 'load' 'input_12_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 642 [1/1] (0.00ns)   --->   "%input_13_addr_207 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 642 'getelementptr' 'input_13_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 643 [2/2] (3.25ns)   --->   "%input_13_load_207 = load i16* %input_13_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 643 'load' 'input_13_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "%input_14_addr_207 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 644 'getelementptr' 'input_14_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 645 [2/2] (3.25ns)   --->   "%input_14_load_207 = load i16* %input_14_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 645 'load' 'input_14_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 646 [1/1] (0.00ns)   --->   "%input_15_addr_207 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 646 'getelementptr' 'input_15_addr_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 647 [2/2] (3.25ns)   --->   "%input_15_load_207 = load i16* %input_15_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 647 'load' 'input_15_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 648 [2/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 648 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 649 [2/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 649 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 650 [2/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 650 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 651 [3/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 651 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 652 [3/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 652 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 653 [5/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 653 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.93>
ST_27 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln28_48 = sext i9 %tmp_485 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 654 'sext' 'sext_ln28_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i17 %sext_ln28_48 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 655 'zext' 'zext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 656 [1/2] (3.25ns)   --->   "%input_0_load_206 = load i16* %input_0_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 656 'load' 'input_0_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 657 [1/2] (3.25ns)   --->   "%input_1_load_206 = load i16* %input_1_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 657 'load' 'input_1_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 658 [1/2] (3.25ns)   --->   "%input_2_load_206 = load i16* %input_2_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 658 'load' 'input_2_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 659 [1/2] (3.25ns)   --->   "%input_3_load_206 = load i16* %input_3_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 659 'load' 'input_3_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 660 [1/2] (3.25ns)   --->   "%input_4_load_206 = load i16* %input_4_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 660 'load' 'input_4_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 661 [1/2] (3.25ns)   --->   "%input_5_load_206 = load i16* %input_5_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 661 'load' 'input_5_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 662 [1/2] (3.25ns)   --->   "%input_6_load_206 = load i16* %input_6_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 662 'load' 'input_6_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 663 [1/2] (3.25ns)   --->   "%input_7_load_206 = load i16* %input_7_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 663 'load' 'input_7_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 664 [1/2] (3.25ns)   --->   "%input_8_load_206 = load i16* %input_8_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 664 'load' 'input_8_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 665 [1/2] (3.25ns)   --->   "%input_9_load_206 = load i16* %input_9_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 665 'load' 'input_9_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 666 [1/2] (3.25ns)   --->   "%input_10_load_206 = load i16* %input_10_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 666 'load' 'input_10_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 667 [1/2] (3.25ns)   --->   "%input_11_load_206 = load i16* %input_11_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 667 'load' 'input_11_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 668 [1/2] (3.25ns)   --->   "%input_12_load_206 = load i16* %input_12_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 668 'load' 'input_12_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 669 [1/2] (3.25ns)   --->   "%input_13_load_206 = load i16* %input_13_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 669 'load' 'input_13_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 670 [1/2] (3.25ns)   --->   "%input_14_load_206 = load i16* %input_14_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 670 'load' 'input_14_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 671 [1/2] (3.25ns)   --->   "%input_15_load_206 = load i16* %input_15_addr_206, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 671 'load' 'input_15_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 672 [1/1] (2.06ns)   --->   "%tmp_204 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_206, i16 %input_1_load_206, i16 %input_2_load_206, i16 %input_3_load_206, i16 %input_4_load_206, i16 %input_5_load_206, i16 %input_6_load_206, i16 %input_7_load_206, i16 %input_8_load_206, i16 %input_9_load_206, i16 %input_10_load_206, i16 %input_11_load_206, i16 %input_12_load_206, i16 %input_13_load_206, i16 %input_14_load_206, i16 %input_15_load_206, i32 %zext_ln28_25)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 672 'mux' 'tmp_204' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 673 [1/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 673 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 674 [1/2] (3.25ns)   --->   "%input_0_load_207 = load i16* %input_0_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 674 'load' 'input_0_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 675 [1/2] (3.25ns)   --->   "%input_1_load_207 = load i16* %input_1_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 675 'load' 'input_1_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 676 [1/2] (3.25ns)   --->   "%input_2_load_207 = load i16* %input_2_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 676 'load' 'input_2_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 677 [1/2] (3.25ns)   --->   "%input_3_load_207 = load i16* %input_3_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 677 'load' 'input_3_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 678 [1/2] (3.25ns)   --->   "%input_4_load_207 = load i16* %input_4_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 678 'load' 'input_4_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 679 [1/2] (3.25ns)   --->   "%input_5_load_207 = load i16* %input_5_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 679 'load' 'input_5_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 680 [1/2] (3.25ns)   --->   "%input_6_load_207 = load i16* %input_6_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 680 'load' 'input_6_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 681 [1/2] (3.25ns)   --->   "%input_7_load_207 = load i16* %input_7_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 681 'load' 'input_7_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 682 [1/2] (3.25ns)   --->   "%input_8_load_207 = load i16* %input_8_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 682 'load' 'input_8_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 683 [1/2] (3.25ns)   --->   "%input_9_load_207 = load i16* %input_9_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 683 'load' 'input_9_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 684 [1/2] (3.25ns)   --->   "%input_10_load_207 = load i16* %input_10_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 684 'load' 'input_10_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 685 [1/2] (3.25ns)   --->   "%input_11_load_207 = load i16* %input_11_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 685 'load' 'input_11_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 686 [1/2] (3.25ns)   --->   "%input_12_load_207 = load i16* %input_12_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 686 'load' 'input_12_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 687 [1/2] (3.25ns)   --->   "%input_13_load_207 = load i16* %input_13_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 687 'load' 'input_13_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 688 [1/2] (3.25ns)   --->   "%input_14_load_207 = load i16* %input_14_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 688 'load' 'input_14_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 689 [1/2] (3.25ns)   --->   "%input_15_load_207 = load i16* %input_15_addr_207, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 689 'load' 'input_15_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 690 [1/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 690 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 691 [1/21] (3.68ns)   --->   "%urem_ln28_5 = urem i17 %add_ln28_14, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 691 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i17 %urem_ln28_5 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 692 'zext' 'zext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%input_0_addr_208 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 693 'getelementptr' 'input_0_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 694 [2/2] (3.25ns)   --->   "%input_0_load_208 = load i16* %input_0_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 694 'load' 'input_0_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%input_1_addr_208 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 695 'getelementptr' 'input_1_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 696 [2/2] (3.25ns)   --->   "%input_1_load_208 = load i16* %input_1_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 696 'load' 'input_1_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 697 [1/1] (0.00ns)   --->   "%input_2_addr_208 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 697 'getelementptr' 'input_2_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 698 [2/2] (3.25ns)   --->   "%input_2_load_208 = load i16* %input_2_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 698 'load' 'input_2_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%input_3_addr_208 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 699 'getelementptr' 'input_3_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 700 [2/2] (3.25ns)   --->   "%input_3_load_208 = load i16* %input_3_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 700 'load' 'input_3_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%input_4_addr_208 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 701 'getelementptr' 'input_4_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 702 [2/2] (3.25ns)   --->   "%input_4_load_208 = load i16* %input_4_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 702 'load' 'input_4_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%input_5_addr_208 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 703 'getelementptr' 'input_5_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 704 [2/2] (3.25ns)   --->   "%input_5_load_208 = load i16* %input_5_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 704 'load' 'input_5_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%input_6_addr_208 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 705 'getelementptr' 'input_6_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [2/2] (3.25ns)   --->   "%input_6_load_208 = load i16* %input_6_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 706 'load' 'input_6_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%input_7_addr_208 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 707 'getelementptr' 'input_7_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [2/2] (3.25ns)   --->   "%input_7_load_208 = load i16* %input_7_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 708 'load' 'input_7_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 709 [1/1] (0.00ns)   --->   "%input_8_addr_208 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 709 'getelementptr' 'input_8_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 710 [2/2] (3.25ns)   --->   "%input_8_load_208 = load i16* %input_8_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 710 'load' 'input_8_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%input_9_addr_208 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 711 'getelementptr' 'input_9_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 712 [2/2] (3.25ns)   --->   "%input_9_load_208 = load i16* %input_9_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 712 'load' 'input_9_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 713 [1/1] (0.00ns)   --->   "%input_10_addr_208 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 713 'getelementptr' 'input_10_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 714 [2/2] (3.25ns)   --->   "%input_10_load_208 = load i16* %input_10_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 714 'load' 'input_10_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 715 [1/1] (0.00ns)   --->   "%input_11_addr_208 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 715 'getelementptr' 'input_11_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 716 [2/2] (3.25ns)   --->   "%input_11_load_208 = load i16* %input_11_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 716 'load' 'input_11_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 717 [1/1] (0.00ns)   --->   "%input_12_addr_208 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 717 'getelementptr' 'input_12_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 718 [2/2] (3.25ns)   --->   "%input_12_load_208 = load i16* %input_12_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 718 'load' 'input_12_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 719 [1/1] (0.00ns)   --->   "%input_13_addr_208 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 719 'getelementptr' 'input_13_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 720 [2/2] (3.25ns)   --->   "%input_13_load_208 = load i16* %input_13_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 720 'load' 'input_13_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 721 [1/1] (0.00ns)   --->   "%input_14_addr_208 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 721 'getelementptr' 'input_14_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 722 [2/2] (3.25ns)   --->   "%input_14_load_208 = load i16* %input_14_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 722 'load' 'input_14_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 723 [1/1] (0.00ns)   --->   "%input_15_addr_208 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 723 'getelementptr' 'input_15_addr_208' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 724 [2/2] (3.25ns)   --->   "%input_15_load_208 = load i16* %input_15_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 724 'load' 'input_15_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 725 [2/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 725 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 726 [1/21] (3.68ns)   --->   "%urem_ln28_6 = urem i17 %add_ln28_15, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 726 'urem' 'urem_ln28_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i17 %urem_ln28_6 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 727 'zext' 'zext_ln28_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [1/1] (0.00ns)   --->   "%input_0_addr_209 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 728 'getelementptr' 'input_0_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 729 [2/2] (3.25ns)   --->   "%input_0_load_209 = load i16* %input_0_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 729 'load' 'input_0_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%input_1_addr_209 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 730 'getelementptr' 'input_1_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [2/2] (3.25ns)   --->   "%input_1_load_209 = load i16* %input_1_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 731 'load' 'input_1_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%input_2_addr_209 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 732 'getelementptr' 'input_2_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 733 [2/2] (3.25ns)   --->   "%input_2_load_209 = load i16* %input_2_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 733 'load' 'input_2_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%input_3_addr_209 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 734 'getelementptr' 'input_3_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [2/2] (3.25ns)   --->   "%input_3_load_209 = load i16* %input_3_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 735 'load' 'input_3_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%input_4_addr_209 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 736 'getelementptr' 'input_4_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 737 [2/2] (3.25ns)   --->   "%input_4_load_209 = load i16* %input_4_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 737 'load' 'input_4_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%input_5_addr_209 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 738 'getelementptr' 'input_5_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [2/2] (3.25ns)   --->   "%input_5_load_209 = load i16* %input_5_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 739 'load' 'input_5_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%input_6_addr_209 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 740 'getelementptr' 'input_6_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 741 [2/2] (3.25ns)   --->   "%input_6_load_209 = load i16* %input_6_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 741 'load' 'input_6_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%input_7_addr_209 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 742 'getelementptr' 'input_7_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [2/2] (3.25ns)   --->   "%input_7_load_209 = load i16* %input_7_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 743 'load' 'input_7_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 744 [1/1] (0.00ns)   --->   "%input_8_addr_209 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 744 'getelementptr' 'input_8_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 745 [2/2] (3.25ns)   --->   "%input_8_load_209 = load i16* %input_8_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 745 'load' 'input_8_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%input_9_addr_209 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 746 'getelementptr' 'input_9_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 747 [2/2] (3.25ns)   --->   "%input_9_load_209 = load i16* %input_9_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 747 'load' 'input_9_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%input_10_addr_209 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 748 'getelementptr' 'input_10_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 749 [2/2] (3.25ns)   --->   "%input_10_load_209 = load i16* %input_10_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 749 'load' 'input_10_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%input_11_addr_209 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 750 'getelementptr' 'input_11_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 751 [2/2] (3.25ns)   --->   "%input_11_load_209 = load i16* %input_11_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 751 'load' 'input_11_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%input_12_addr_209 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 752 'getelementptr' 'input_12_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 753 [2/2] (3.25ns)   --->   "%input_12_load_209 = load i16* %input_12_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 753 'load' 'input_12_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 754 [1/1] (0.00ns)   --->   "%input_13_addr_209 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 754 'getelementptr' 'input_13_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 755 [2/2] (3.25ns)   --->   "%input_13_load_209 = load i16* %input_13_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 755 'load' 'input_13_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 756 [1/1] (0.00ns)   --->   "%input_14_addr_209 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 756 'getelementptr' 'input_14_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 757 [2/2] (3.25ns)   --->   "%input_14_load_209 = load i16* %input_14_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 757 'load' 'input_14_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 758 [1/1] (0.00ns)   --->   "%input_15_addr_209 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 758 'getelementptr' 'input_15_addr_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 759 [2/2] (3.25ns)   --->   "%input_15_load_209 = load i16* %input_15_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 759 'load' 'input_15_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 760 [2/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 760 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 761 [2/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 761 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 762 [2/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 762 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 763 [4/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 763 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.93>
ST_28 : Operation 764 [1/2] (3.25ns)   --->   "%input_0_load_208 = load i16* %input_0_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 764 'load' 'input_0_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 765 [1/2] (3.25ns)   --->   "%input_1_load_208 = load i16* %input_1_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 765 'load' 'input_1_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 766 [1/2] (3.25ns)   --->   "%input_2_load_208 = load i16* %input_2_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 766 'load' 'input_2_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 767 [1/2] (3.25ns)   --->   "%input_3_load_208 = load i16* %input_3_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 767 'load' 'input_3_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 768 [1/2] (3.25ns)   --->   "%input_4_load_208 = load i16* %input_4_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 768 'load' 'input_4_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 769 [1/2] (3.25ns)   --->   "%input_5_load_208 = load i16* %input_5_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 769 'load' 'input_5_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 770 [1/2] (3.25ns)   --->   "%input_6_load_208 = load i16* %input_6_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 770 'load' 'input_6_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 771 [1/2] (3.25ns)   --->   "%input_7_load_208 = load i16* %input_7_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 771 'load' 'input_7_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 772 [1/2] (3.25ns)   --->   "%input_8_load_208 = load i16* %input_8_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 772 'load' 'input_8_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 773 [1/2] (3.25ns)   --->   "%input_9_load_208 = load i16* %input_9_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 773 'load' 'input_9_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 774 [1/2] (3.25ns)   --->   "%input_10_load_208 = load i16* %input_10_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 774 'load' 'input_10_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 775 [1/2] (3.25ns)   --->   "%input_11_load_208 = load i16* %input_11_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 775 'load' 'input_11_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 776 [1/2] (3.25ns)   --->   "%input_12_load_208 = load i16* %input_12_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 776 'load' 'input_12_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 777 [1/2] (3.25ns)   --->   "%input_13_load_208 = load i16* %input_13_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 777 'load' 'input_13_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 778 [1/2] (3.25ns)   --->   "%input_14_load_208 = load i16* %input_14_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 778 'load' 'input_14_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 779 [1/2] (3.25ns)   --->   "%input_15_load_208 = load i16* %input_15_addr_208, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 779 'load' 'input_15_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 780 [1/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 780 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln28_51 = sext i9 %tmp_488 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 781 'sext' 'sext_ln28_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i17 %sext_ln28_51 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 782 'zext' 'zext_ln28_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 783 [1/2] (3.25ns)   --->   "%input_0_load_209 = load i16* %input_0_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 783 'load' 'input_0_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 784 [1/2] (3.25ns)   --->   "%input_1_load_209 = load i16* %input_1_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 784 'load' 'input_1_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 785 [1/2] (3.25ns)   --->   "%input_2_load_209 = load i16* %input_2_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 785 'load' 'input_2_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 786 [1/2] (3.25ns)   --->   "%input_3_load_209 = load i16* %input_3_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 786 'load' 'input_3_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 787 [1/2] (3.25ns)   --->   "%input_4_load_209 = load i16* %input_4_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 787 'load' 'input_4_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 788 [1/2] (3.25ns)   --->   "%input_5_load_209 = load i16* %input_5_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 788 'load' 'input_5_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 789 [1/2] (3.25ns)   --->   "%input_6_load_209 = load i16* %input_6_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 789 'load' 'input_6_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 790 [1/2] (3.25ns)   --->   "%input_7_load_209 = load i16* %input_7_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 790 'load' 'input_7_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 791 [1/2] (3.25ns)   --->   "%input_8_load_209 = load i16* %input_8_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 791 'load' 'input_8_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 792 [1/2] (3.25ns)   --->   "%input_9_load_209 = load i16* %input_9_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 792 'load' 'input_9_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 793 [1/2] (3.25ns)   --->   "%input_10_load_209 = load i16* %input_10_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 793 'load' 'input_10_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 794 [1/2] (3.25ns)   --->   "%input_11_load_209 = load i16* %input_11_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 794 'load' 'input_11_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 795 [1/2] (3.25ns)   --->   "%input_12_load_209 = load i16* %input_12_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 795 'load' 'input_12_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 796 [1/2] (3.25ns)   --->   "%input_13_load_209 = load i16* %input_13_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 796 'load' 'input_13_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 797 [1/2] (3.25ns)   --->   "%input_14_load_209 = load i16* %input_14_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 797 'load' 'input_14_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 798 [1/2] (3.25ns)   --->   "%input_15_load_209 = load i16* %input_15_addr_209, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 798 'load' 'input_15_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 799 [1/1] (2.06ns)   --->   "%tmp_207 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_209, i16 %input_1_load_209, i16 %input_2_load_209, i16 %input_3_load_209, i16 %input_4_load_209, i16 %input_5_load_209, i16 %input_6_load_209, i16 %input_7_load_209, i16 %input_8_load_209, i16 %input_9_load_209, i16 %input_10_load_209, i16 %input_11_load_209, i16 %input_12_load_209, i16 %input_13_load_209, i16 %input_14_load_209, i16 %input_15_load_209, i32 %zext_ln28_34)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 799 'mux' 'tmp_207' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 800 [1/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 800 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 801 [1/21] (3.68ns)   --->   "%urem_ln28_7 = urem i17 %add_ln28_16, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 801 'urem' 'urem_ln28_7' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i17 %urem_ln28_7 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 802 'zext' 'zext_ln28_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 803 [1/1] (0.00ns)   --->   "%input_0_addr_210 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 803 'getelementptr' 'input_0_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 804 [2/2] (3.25ns)   --->   "%input_0_load_210 = load i16* %input_0_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 804 'load' 'input_0_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 805 [1/1] (0.00ns)   --->   "%input_1_addr_210 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 805 'getelementptr' 'input_1_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 806 [2/2] (3.25ns)   --->   "%input_1_load_210 = load i16* %input_1_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 806 'load' 'input_1_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 807 [1/1] (0.00ns)   --->   "%input_2_addr_210 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 807 'getelementptr' 'input_2_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 808 [2/2] (3.25ns)   --->   "%input_2_load_210 = load i16* %input_2_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 808 'load' 'input_2_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 809 [1/1] (0.00ns)   --->   "%input_3_addr_210 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 809 'getelementptr' 'input_3_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 810 [2/2] (3.25ns)   --->   "%input_3_load_210 = load i16* %input_3_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 810 'load' 'input_3_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 811 [1/1] (0.00ns)   --->   "%input_4_addr_210 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 811 'getelementptr' 'input_4_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 812 [2/2] (3.25ns)   --->   "%input_4_load_210 = load i16* %input_4_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 812 'load' 'input_4_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 813 [1/1] (0.00ns)   --->   "%input_5_addr_210 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 813 'getelementptr' 'input_5_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 814 [2/2] (3.25ns)   --->   "%input_5_load_210 = load i16* %input_5_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 814 'load' 'input_5_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 815 [1/1] (0.00ns)   --->   "%input_6_addr_210 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 815 'getelementptr' 'input_6_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 816 [2/2] (3.25ns)   --->   "%input_6_load_210 = load i16* %input_6_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 816 'load' 'input_6_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 817 [1/1] (0.00ns)   --->   "%input_7_addr_210 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 817 'getelementptr' 'input_7_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 818 [2/2] (3.25ns)   --->   "%input_7_load_210 = load i16* %input_7_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 818 'load' 'input_7_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 819 [1/1] (0.00ns)   --->   "%input_8_addr_210 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 819 'getelementptr' 'input_8_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 820 [2/2] (3.25ns)   --->   "%input_8_load_210 = load i16* %input_8_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 820 'load' 'input_8_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 821 [1/1] (0.00ns)   --->   "%input_9_addr_210 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 821 'getelementptr' 'input_9_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 822 [2/2] (3.25ns)   --->   "%input_9_load_210 = load i16* %input_9_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 822 'load' 'input_9_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 823 [1/1] (0.00ns)   --->   "%input_10_addr_210 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 823 'getelementptr' 'input_10_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 824 [2/2] (3.25ns)   --->   "%input_10_load_210 = load i16* %input_10_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 824 'load' 'input_10_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 825 [1/1] (0.00ns)   --->   "%input_11_addr_210 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 825 'getelementptr' 'input_11_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 826 [2/2] (3.25ns)   --->   "%input_11_load_210 = load i16* %input_11_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 826 'load' 'input_11_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 827 [1/1] (0.00ns)   --->   "%input_12_addr_210 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 827 'getelementptr' 'input_12_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 828 [2/2] (3.25ns)   --->   "%input_12_load_210 = load i16* %input_12_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 828 'load' 'input_12_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 829 [1/1] (0.00ns)   --->   "%input_13_addr_210 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 829 'getelementptr' 'input_13_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 830 [2/2] (3.25ns)   --->   "%input_13_load_210 = load i16* %input_13_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 830 'load' 'input_13_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 831 [1/1] (0.00ns)   --->   "%input_14_addr_210 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 831 'getelementptr' 'input_14_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 832 [2/2] (3.25ns)   --->   "%input_14_load_210 = load i16* %input_14_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 832 'load' 'input_14_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%input_15_addr_210 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 833 'getelementptr' 'input_15_addr_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 834 [2/2] (3.25ns)   --->   "%input_15_load_210 = load i16* %input_15_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 834 'load' 'input_15_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 835 [2/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 835 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 836 [1/21] (3.68ns)   --->   "%urem_ln28_8 = urem i17 %add_ln28_17, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 836 'urem' 'urem_ln28_8' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i17 %urem_ln28_8 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 837 'zext' 'zext_ln28_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 838 [1/1] (0.00ns)   --->   "%input_0_addr_211 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 838 'getelementptr' 'input_0_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 839 [2/2] (3.25ns)   --->   "%input_0_load_211 = load i16* %input_0_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 839 'load' 'input_0_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 840 [1/1] (0.00ns)   --->   "%input_1_addr_211 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 840 'getelementptr' 'input_1_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 841 [2/2] (3.25ns)   --->   "%input_1_load_211 = load i16* %input_1_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 841 'load' 'input_1_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 842 [1/1] (0.00ns)   --->   "%input_2_addr_211 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 842 'getelementptr' 'input_2_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 843 [2/2] (3.25ns)   --->   "%input_2_load_211 = load i16* %input_2_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 843 'load' 'input_2_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 844 [1/1] (0.00ns)   --->   "%input_3_addr_211 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 844 'getelementptr' 'input_3_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 845 [2/2] (3.25ns)   --->   "%input_3_load_211 = load i16* %input_3_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 845 'load' 'input_3_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 846 [1/1] (0.00ns)   --->   "%input_4_addr_211 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 846 'getelementptr' 'input_4_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 847 [2/2] (3.25ns)   --->   "%input_4_load_211 = load i16* %input_4_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 847 'load' 'input_4_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 848 [1/1] (0.00ns)   --->   "%input_5_addr_211 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 848 'getelementptr' 'input_5_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 849 [2/2] (3.25ns)   --->   "%input_5_load_211 = load i16* %input_5_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 849 'load' 'input_5_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 850 [1/1] (0.00ns)   --->   "%input_6_addr_211 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 850 'getelementptr' 'input_6_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 851 [2/2] (3.25ns)   --->   "%input_6_load_211 = load i16* %input_6_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 851 'load' 'input_6_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 852 [1/1] (0.00ns)   --->   "%input_7_addr_211 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 852 'getelementptr' 'input_7_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 853 [2/2] (3.25ns)   --->   "%input_7_load_211 = load i16* %input_7_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 853 'load' 'input_7_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 854 [1/1] (0.00ns)   --->   "%input_8_addr_211 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 854 'getelementptr' 'input_8_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 855 [2/2] (3.25ns)   --->   "%input_8_load_211 = load i16* %input_8_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 855 'load' 'input_8_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 856 [1/1] (0.00ns)   --->   "%input_9_addr_211 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 856 'getelementptr' 'input_9_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 857 [2/2] (3.25ns)   --->   "%input_9_load_211 = load i16* %input_9_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 857 'load' 'input_9_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 858 [1/1] (0.00ns)   --->   "%input_10_addr_211 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 858 'getelementptr' 'input_10_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 859 [2/2] (3.25ns)   --->   "%input_10_load_211 = load i16* %input_10_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 859 'load' 'input_10_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 860 [1/1] (0.00ns)   --->   "%input_11_addr_211 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 860 'getelementptr' 'input_11_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 861 [2/2] (3.25ns)   --->   "%input_11_load_211 = load i16* %input_11_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 861 'load' 'input_11_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 862 [1/1] (0.00ns)   --->   "%input_12_addr_211 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 862 'getelementptr' 'input_12_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 863 [2/2] (3.25ns)   --->   "%input_12_load_211 = load i16* %input_12_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 863 'load' 'input_12_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%input_13_addr_211 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 864 'getelementptr' 'input_13_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 865 [2/2] (3.25ns)   --->   "%input_13_load_211 = load i16* %input_13_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 865 'load' 'input_13_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%input_14_addr_211 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 866 'getelementptr' 'input_14_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 867 [2/2] (3.25ns)   --->   "%input_14_load_211 = load i16* %input_14_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 867 'load' 'input_14_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 868 [1/1] (0.00ns)   --->   "%input_15_addr_211 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 868 'getelementptr' 'input_15_addr_211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 869 [2/2] (3.25ns)   --->   "%input_15_load_211 = load i16* %input_15_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 869 'load' 'input_15_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 870 [2/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 870 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 871 [3/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 871 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 15.6>
ST_29 : Operation 872 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 872 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln28_46 = sext i9 %tmp_483 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 873 'sext' 'sext_ln28_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i17 %sext_ln28_46 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 874 'zext' 'zext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 875 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_204, i16 %input_1_load_204, i16 %input_2_load_204, i16 %input_3_load_204, i16 %input_4_load_204, i16 %input_5_load_204, i16 %input_6_load_204, i16 %input_7_load_204, i16 %input_8_load_204, i16 %input_9_load_204, i16 %input_10_load_204, i16 %input_11_load_204, i16 %input_12_load_204, i16 %input_13_load_204, i16 %input_14_load_204, i16 %input_15_load_204, i32 %zext_ln28_18)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 875 'mux' 'tmp_s' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 876 'sext' 'sext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i16 %kernel_0_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 877 'sext' 'sext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 878 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_3 = mul i30 %sext_ln28_2, %sext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 878 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln28_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 879 'partselect' 'trunc_ln28_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln28_47 = sext i9 %tmp_484 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 880 'sext' 'sext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i17 %sext_ln28_47 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 881 'zext' 'zext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 882 [1/1] (2.06ns)   --->   "%tmp_203 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_205, i16 %input_1_load_205, i16 %input_2_load_205, i16 %input_3_load_205, i16 %input_4_load_205, i16 %input_5_load_205, i16 %input_6_load_205, i16 %input_7_load_205, i16 %input_8_load_205, i16 %input_9_load_205, i16 %input_10_load_205, i16 %input_11_load_205, i16 %input_12_load_205, i16 %input_13_load_205, i16 %input_14_load_205, i16 %input_15_load_205, i32 %zext_ln28_22)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 882 'mux' 'tmp_203' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i16 %tmp_203 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 883 'sext' 'sext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i16 %kernel_0_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 884 'sext' 'sext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 885 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_5 = mul i30 %sext_ln28_4, %sext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 885 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 886 'partselect' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln28_49 = sext i9 %tmp_486 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 887 'sext' 'sext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i17 %sext_ln28_49 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 888 'zext' 'zext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 889 [1/1] (2.06ns)   --->   "%tmp_205 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_207, i16 %input_1_load_207, i16 %input_2_load_207, i16 %input_3_load_207, i16 %input_4_load_207, i16 %input_5_load_207, i16 %input_6_load_207, i16 %input_7_load_207, i16 %input_8_load_207, i16 %input_9_load_207, i16 %input_10_load_207, i16 %input_11_load_207, i16 %input_12_load_207, i16 %input_13_load_207, i16 %input_14_load_207, i16 %input_15_load_207, i32 %zext_ln28_28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 889 'mux' 'tmp_205' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln28_50 = sext i9 %tmp_487 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 890 'sext' 'sext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i17 %sext_ln28_50 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 891 'zext' 'zext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 892 [1/1] (2.06ns)   --->   "%tmp_206 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_208, i16 %input_1_load_208, i16 %input_2_load_208, i16 %input_3_load_208, i16 %input_4_load_208, i16 %input_5_load_208, i16 %input_6_load_208, i16 %input_7_load_208, i16 %input_8_load_208, i16 %input_9_load_208, i16 %input_10_load_208, i16 %input_11_load_208, i16 %input_12_load_208, i16 %input_13_load_208, i16 %input_14_load_208, i16 %input_15_load_208, i32 %zext_ln28_31)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 892 'mux' 'tmp_206' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln28_52 = sext i9 %tmp_489 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 893 'sext' 'sext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i17 %sext_ln28_52 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 894 'zext' 'zext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 895 [1/2] (3.25ns)   --->   "%input_0_load_210 = load i16* %input_0_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 895 'load' 'input_0_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 896 [1/2] (3.25ns)   --->   "%input_1_load_210 = load i16* %input_1_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 896 'load' 'input_1_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 897 [1/2] (3.25ns)   --->   "%input_2_load_210 = load i16* %input_2_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 897 'load' 'input_2_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 898 [1/2] (3.25ns)   --->   "%input_3_load_210 = load i16* %input_3_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 898 'load' 'input_3_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 899 [1/2] (3.25ns)   --->   "%input_4_load_210 = load i16* %input_4_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 899 'load' 'input_4_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 900 [1/2] (3.25ns)   --->   "%input_5_load_210 = load i16* %input_5_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 900 'load' 'input_5_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 901 [1/2] (3.25ns)   --->   "%input_6_load_210 = load i16* %input_6_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 901 'load' 'input_6_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 902 [1/2] (3.25ns)   --->   "%input_7_load_210 = load i16* %input_7_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 902 'load' 'input_7_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 903 [1/2] (3.25ns)   --->   "%input_8_load_210 = load i16* %input_8_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 903 'load' 'input_8_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 904 [1/2] (3.25ns)   --->   "%input_9_load_210 = load i16* %input_9_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 904 'load' 'input_9_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 905 [1/2] (3.25ns)   --->   "%input_10_load_210 = load i16* %input_10_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 905 'load' 'input_10_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 906 [1/2] (3.25ns)   --->   "%input_11_load_210 = load i16* %input_11_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 906 'load' 'input_11_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 907 [1/2] (3.25ns)   --->   "%input_12_load_210 = load i16* %input_12_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 907 'load' 'input_12_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 908 [1/2] (3.25ns)   --->   "%input_13_load_210 = load i16* %input_13_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 908 'load' 'input_13_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 909 [1/2] (3.25ns)   --->   "%input_14_load_210 = load i16* %input_14_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 909 'load' 'input_14_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 910 [1/2] (3.25ns)   --->   "%input_15_load_210 = load i16* %input_15_addr_210, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 910 'load' 'input_15_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 911 [1/1] (2.06ns)   --->   "%tmp_208 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_210, i16 %input_1_load_210, i16 %input_2_load_210, i16 %input_3_load_210, i16 %input_4_load_210, i16 %input_5_load_210, i16 %input_6_load_210, i16 %input_7_load_210, i16 %input_8_load_210, i16 %input_9_load_210, i16 %input_10_load_210, i16 %input_11_load_210, i16 %input_12_load_210, i16 %input_13_load_210, i16 %input_14_load_210, i16 %input_15_load_210, i32 %zext_ln28_37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 911 'mux' 'tmp_208' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 912 [1/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 912 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln28_53 = sext i9 %tmp_490 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 913 'sext' 'sext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i17 %sext_ln28_53 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 914 'zext' 'zext_ln28_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 915 [1/2] (3.25ns)   --->   "%input_0_load_211 = load i16* %input_0_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 915 'load' 'input_0_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 916 [1/2] (3.25ns)   --->   "%input_1_load_211 = load i16* %input_1_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 916 'load' 'input_1_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 917 [1/2] (3.25ns)   --->   "%input_2_load_211 = load i16* %input_2_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 917 'load' 'input_2_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 918 [1/2] (3.25ns)   --->   "%input_3_load_211 = load i16* %input_3_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 918 'load' 'input_3_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 919 [1/2] (3.25ns)   --->   "%input_4_load_211 = load i16* %input_4_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 919 'load' 'input_4_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 920 [1/2] (3.25ns)   --->   "%input_5_load_211 = load i16* %input_5_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 920 'load' 'input_5_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 921 [1/2] (3.25ns)   --->   "%input_6_load_211 = load i16* %input_6_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 921 'load' 'input_6_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 922 [1/2] (3.25ns)   --->   "%input_7_load_211 = load i16* %input_7_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 922 'load' 'input_7_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 923 [1/2] (3.25ns)   --->   "%input_8_load_211 = load i16* %input_8_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 923 'load' 'input_8_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 924 [1/2] (3.25ns)   --->   "%input_9_load_211 = load i16* %input_9_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 924 'load' 'input_9_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 925 [1/2] (3.25ns)   --->   "%input_10_load_211 = load i16* %input_10_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 925 'load' 'input_10_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 926 [1/2] (3.25ns)   --->   "%input_11_load_211 = load i16* %input_11_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 926 'load' 'input_11_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 927 [1/2] (3.25ns)   --->   "%input_12_load_211 = load i16* %input_12_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 927 'load' 'input_12_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 928 [1/2] (3.25ns)   --->   "%input_13_load_211 = load i16* %input_13_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 928 'load' 'input_13_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 929 [1/2] (3.25ns)   --->   "%input_14_load_211 = load i16* %input_14_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 929 'load' 'input_14_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 930 [1/2] (3.25ns)   --->   "%input_15_load_211 = load i16* %input_15_addr_211, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 930 'load' 'input_15_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 931 [1/1] (2.06ns)   --->   "%tmp_209 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_211, i16 %input_1_load_211, i16 %input_2_load_211, i16 %input_3_load_211, i16 %input_4_load_211, i16 %input_5_load_211, i16 %input_6_load_211, i16 %input_7_load_211, i16 %input_8_load_211, i16 %input_9_load_211, i16 %input_10_load_211, i16 %input_11_load_211, i16 %input_12_load_211, i16 %input_13_load_211, i16 %input_14_load_211, i16 %input_15_load_211, i32 %zext_ln28_40)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 931 'mux' 'tmp_209' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i16 %tmp_209 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 932 'sext' 'sext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 933 [1/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 933 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i16 %kernel_0_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 934 'sext' 'sext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 935 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_17 = mul i30 %sext_ln28_16, %sext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 935 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 936 'partselect' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_23 = add i16 %trunc_ln28_s, %trunc_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 937 'add' 'add_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 938 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_24 = add i16 %add_ln28_23, %trunc_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 938 'add' 'add_ln28_24' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 939 [2/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 939 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 17.4>
ST_30 : Operation 940 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 940 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 941 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %kernel_0_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 942 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 943 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i30 %sext_ln28, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 943 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 944 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i16 %tmp_204 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 945 'sext' 'sext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i16 %kernel_0_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 946 'sext' 'sext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 947 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_7 = mul i30 %sext_ln28_6, %sext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 947 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 948 'partselect' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i16 %tmp_205 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 949 'sext' 'sext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i16 %kernel_0_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 950 'sext' 'sext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 951 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_9 = mul i30 %sext_ln28_8, %sext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 951 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 952 'partselect' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i16 %tmp_206 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 953 'sext' 'sext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i16 %kernel_0_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 954 'sext' 'sext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 955 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_11 = mul i30 %sext_ln28_10, %sext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 955 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 956 'partselect' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i16 %tmp_207 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 957 'sext' 'sext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i16 %kernel_0_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 958 'sext' 'sext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 959 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_13 = mul i30 %sext_ln28_12, %sext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 959 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 960 'partselect' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i16 %tmp_208 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 961 'sext' 'sext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i16 %kernel_0_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 962 'sext' 'sext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 963 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_15 = mul i30 %sext_ln28_14, %sext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 963 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 964 'partselect' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 965 [1/1] (2.07ns)   --->   "%add_ln28_18 = add i16 %bias_load, %trunc_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 965 'add' 'add_ln28_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_19 = add i16 %trunc_ln28_4, %trunc_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 966 'add' 'add_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 967 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_20 = add i16 %add_ln28_19, %trunc_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 967 'add' 'add_ln28_20' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_21 = add i16 %add_ln28_20, %add_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 968 'add' 'add_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_22 = add i16 %trunc_ln28_2, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 969 'add' 'add_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 970 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_25 = add i16 %add_ln28_24, %add_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 970 'add' 'add_ln28_25' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 971 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_26 = add i16 %add_ln28_25, %add_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 971 'add' 'add_ln28_26' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %tmp_491 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 972 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 973 [1/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 973 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i17 %urem_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 974 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 975 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 975 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 976 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 976 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 977 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 977 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 978 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 978 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 979 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 979 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 980 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 980 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 981 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 981 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 982 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 982 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 983 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 983 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 984 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 984 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 985 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 985 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 986 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 986 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 987 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 987 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 988 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 988 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 989 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 989 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 990 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 990 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 991 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36, label %branch63 [
    i17 0, label %branch48
    i17 1, label %branch49
    i17 2, label %branch50
    i17 3, label %branch51
    i17 4, label %branch52
    i17 5, label %branch53
    i17 6, label %branch54
    i17 7, label %branch55
    i17 8, label %branch56
    i17 9, label %branch57
    i17 10, label %branch58
    i17 11, label %branch59
    i17 12, label %branch60
    i17 13, label %branch61
    i17 14, label %branch62
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 991 'switch' <Predicate = true> <Delay = 1.42>
ST_30 : Operation 992 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 992 'store' <Predicate = (sext_ln36 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 993 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 993 'br' <Predicate = (sext_ln36 == 14)> <Delay = 0.00>
ST_30 : Operation 994 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 994 'store' <Predicate = (sext_ln36 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 995 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 995 'br' <Predicate = (sext_ln36 == 13)> <Delay = 0.00>
ST_30 : Operation 996 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 996 'store' <Predicate = (sext_ln36 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 997 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 997 'br' <Predicate = (sext_ln36 == 12)> <Delay = 0.00>
ST_30 : Operation 998 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 998 'store' <Predicate = (sext_ln36 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 999 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 999 'br' <Predicate = (sext_ln36 == 11)> <Delay = 0.00>
ST_30 : Operation 1000 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1000 'store' <Predicate = (sext_ln36 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1001 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1001 'br' <Predicate = (sext_ln36 == 10)> <Delay = 0.00>
ST_30 : Operation 1002 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1002 'store' <Predicate = (sext_ln36 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1003 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1003 'br' <Predicate = (sext_ln36 == 9)> <Delay = 0.00>
ST_30 : Operation 1004 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1004 'store' <Predicate = (sext_ln36 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1005 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1005 'br' <Predicate = (sext_ln36 == 8)> <Delay = 0.00>
ST_30 : Operation 1006 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1006 'store' <Predicate = (sext_ln36 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1007 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1007 'br' <Predicate = (sext_ln36 == 7)> <Delay = 0.00>
ST_30 : Operation 1008 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1008 'store' <Predicate = (sext_ln36 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1009 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1009 'br' <Predicate = (sext_ln36 == 6)> <Delay = 0.00>
ST_30 : Operation 1010 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1010 'store' <Predicate = (sext_ln36 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1011 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1011 'br' <Predicate = (sext_ln36 == 5)> <Delay = 0.00>
ST_30 : Operation 1012 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1012 'store' <Predicate = (sext_ln36 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1013 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1013 'br' <Predicate = (sext_ln36 == 4)> <Delay = 0.00>
ST_30 : Operation 1014 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1014 'store' <Predicate = (sext_ln36 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1015 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1015 'br' <Predicate = (sext_ln36 == 3)> <Delay = 0.00>
ST_30 : Operation 1016 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1016 'store' <Predicate = (sext_ln36 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1017 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1017 'br' <Predicate = (sext_ln36 == 2)> <Delay = 0.00>
ST_30 : Operation 1018 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1018 'store' <Predicate = (sext_ln36 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1019 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1019 'br' <Predicate = (sext_ln36 == 1)> <Delay = 0.00>
ST_30 : Operation 1020 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1020 'store' <Predicate = (sext_ln36 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1021 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1021 'br' <Predicate = (sext_ln36 == 0)> <Delay = 0.00>
ST_30 : Operation 1022 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1022 'store' <Predicate = (sext_ln36 != 0 & sext_ln36 != 1 & sext_ln36 != 2 & sext_ln36 != 3 & sext_ln36 != 4 & sext_ln36 != 5 & sext_ln36 != 6 & sext_ln36 != 7 & sext_ln36 != 8 & sext_ln36 != 9 & sext_ln36 != 10 & sext_ln36 != 11 & sext_ln36 != 12 & sext_ln36 != 13 & sext_ln36 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1023 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1023 'br' <Predicate = (sext_ln36 != 0 & sext_ln36 != 1 & sext_ln36 != 2 & sext_ln36 != 3 & sext_ln36 != 4 & sext_ln36 != 5 & sext_ln36 != 6 & sext_ln36 != 7 & sext_ln36 != 8 & sext_ln36 != 9 & sext_ln36 != 10 & sext_ln36 != 11 & sext_ln36 != 12 & sext_ln36 != 13 & sext_ln36 != 14)> <Delay = 0.00>
ST_30 : Operation 1024 [1/1] (2.42ns)   --->   "%icmp_ln21_1 = icmp eq i16 %or_ln28, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1024 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1025 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %3, label %.preheader.2" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1025 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1026 [1/1] (2.06ns)   --->   "%tmp_210 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_204, i16 %input_1_load_204, i16 %input_2_load_204, i16 %input_3_load_204, i16 %input_4_load_204, i16 %input_5_load_204, i16 %input_6_load_204, i16 %input_7_load_204, i16 %input_8_load_204, i16 %input_9_load_204, i16 %input_10_load_204, i16 %input_11_load_204, i16 %input_12_load_204, i16 %input_13_load_204, i16 %input_14_load_204, i16 %input_15_load_204, i32 %zext_ln28_18)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1026 'mux' 'tmp_210' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1027 [1/1] (2.07ns)   --->   "%add_ln28_27 = add i17 %zext_ln28_16, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1027 'add' 'add_ln28_27' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1028 [1/1] (2.10ns)   --->   "%add_ln28_28 = add i17 %tmp5_0_0_0_cast, %add_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1028 'add' 'add_ln28_28' <Predicate = (!icmp_ln21_1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln28_42 = zext i17 %add_ln28_28 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1029 'zext' 'zext_ln28_42' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1030 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_19 = mul i36 %zext_ln28_42, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1030 'mul' 'mul_ln28_19' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_492 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_19, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1031 'partselect' 'tmp_492' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1032 [21/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1032 'urem' 'urem_ln28_9' <Predicate = (!icmp_ln21_1)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1033 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i16 %out_w_0_0, 3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1033 'or' 'or_ln28_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln28_45 = zext i16 %or_ln28_2 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1034 'zext' 'zext_ln28_45' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1035 [1/1] (2.07ns)   --->   "%add_ln28_29 = add i17 %tmp5_0_0_0_cast, %zext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1035 'add' 'add_ln28_29' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i17 %add_ln28_29 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1036 'zext' 'zext_ln28_46' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1037 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_21 = mul i36 %zext_ln28_46, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1037 'mul' 'mul_ln28_21' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_493 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_21, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1038 'partselect' 'tmp_493' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1039 [21/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1039 'urem' 'urem_ln28_10' <Predicate = (!icmp_ln21_1)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1040 [1/1] (2.06ns)   --->   "%tmp_213 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_207, i16 %input_1_load_207, i16 %input_2_load_207, i16 %input_3_load_207, i16 %input_4_load_207, i16 %input_5_load_207, i16 %input_6_load_207, i16 %input_7_load_207, i16 %input_8_load_207, i16 %input_9_load_207, i16 %input_10_load_207, i16 %input_11_load_207, i16 %input_12_load_207, i16 %input_13_load_207, i16 %input_14_load_207, i16 %input_15_load_207, i32 %zext_ln28_28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1040 'mux' 'tmp_213' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1041 [1/1] (2.06ns)   --->   "%tmp_216 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_210, i16 %input_1_load_210, i16 %input_2_load_210, i16 %input_3_load_210, i16 %input_4_load_210, i16 %input_5_load_210, i16 %input_6_load_210, i16 %input_7_load_210, i16 %input_8_load_210, i16 %input_9_load_210, i16 %input_10_load_210, i16 %input_11_load_210, i16 %input_12_load_210, i16 %input_13_load_210, i16 %input_14_load_210, i16 %input_15_load_210, i32 %zext_ln28_37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1041 'mux' 'tmp_216' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.48>
ST_31 : Operation 1042 [20/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1042 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1043 [20/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1043 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1044 [1/1] (2.10ns)   --->   "%add_ln28_30 = add i17 %tmp5_0_1_0_cast, %add_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1044 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i17 %add_ln28_30 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1045 'zext' 'zext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1046 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_24 = mul i36 %zext_ln28_49, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1046 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_494 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_24, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1047 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1048 [21/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1048 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1049 [1/1] (2.07ns)   --->   "%add_ln28_31 = add i17 %tmp5_0_1_0_cast, %zext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1049 'add' 'add_ln28_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i17 %add_ln28_31 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1050 'zext' 'zext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1051 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_26 = mul i36 %zext_ln28_52, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1051 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_495 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_26, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1052 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1053 [21/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1053 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.48>
ST_32 : Operation 1054 [19/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1054 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1055 [19/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1055 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1056 [20/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1056 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1057 [20/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1057 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1058 [1/1] (2.10ns)   --->   "%add_ln28_32 = add i17 %tmp5_0_2_0_cast, %add_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1058 'add' 'add_ln28_32' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln28_55 = zext i17 %add_ln28_32 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1059 'zext' 'zext_ln28_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1060 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_29 = mul i36 %zext_ln28_55, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1060 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_496 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_29, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1061 'partselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1062 [21/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1062 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1063 [1/1] (2.07ns)   --->   "%add_ln28_33 = add i17 %tmp5_0_2_0_cast, %zext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1063 'add' 'add_ln28_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i17 %add_ln28_33 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1064 'zext' 'zext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1065 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_31 = mul i36 %zext_ln28_58, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1065 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_497 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_31, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1066 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1067 [21/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1067 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.68>
ST_33 : Operation 1068 [18/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1068 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1069 [18/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1069 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1070 [19/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1070 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1071 [19/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1071 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1072 [20/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1072 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1073 [20/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1073 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.45>
ST_34 : Operation 1074 [17/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1074 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1075 [17/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1075 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1076 [18/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1076 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1077 [18/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1077 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1078 [19/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1078 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1079 [19/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1079 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1080 [1/1] (2.07ns)   --->   "%add_ln36_1 = add i17 %tmp7_0_cast, %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1080 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i17 %add_ln36_1 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1081 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1082 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_1 = mul i36 %zext_ln36_4, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1082 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_498 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_1, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1083 'partselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1084 [21/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1084 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.68>
ST_35 : Operation 1085 [16/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1085 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1086 [16/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1086 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1087 [17/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1087 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1088 [17/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1088 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1089 [18/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1089 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1090 [18/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1090 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1091 [20/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1091 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.68>
ST_36 : Operation 1092 [15/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1092 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1093 [15/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1093 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1094 [16/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1094 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1095 [16/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1095 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1096 [17/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1096 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1097 [17/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1097 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1098 [19/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1098 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.68>
ST_37 : Operation 1099 [14/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1099 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1100 [14/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1100 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1101 [15/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1101 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1102 [15/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1102 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1103 [16/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1103 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1104 [16/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1104 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1105 [18/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1105 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.68>
ST_38 : Operation 1106 [13/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1106 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1107 [13/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1107 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1108 [14/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1108 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1109 [14/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1109 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1110 [15/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1110 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1111 [15/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1111 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1112 [17/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1112 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.68>
ST_39 : Operation 1113 [12/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1113 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1114 [12/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1114 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1115 [13/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1115 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1116 [13/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1116 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1117 [14/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1117 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1118 [14/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1118 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1119 [16/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1119 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.68>
ST_40 : Operation 1120 [11/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1120 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1121 [11/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1121 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1122 [12/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1122 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1123 [12/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1123 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1124 [13/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1124 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1125 [13/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1125 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1126 [15/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1126 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.68>
ST_41 : Operation 1127 [10/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1127 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1128 [10/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1128 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [11/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1129 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [11/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1130 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [12/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1131 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [12/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1132 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1133 [14/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1133 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.68>
ST_42 : Operation 1134 [9/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1134 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1135 [9/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1135 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1136 [10/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1136 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1137 [10/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1137 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1138 [11/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1138 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1139 [11/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1139 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1140 [13/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1140 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.68>
ST_43 : Operation 1141 [8/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1141 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1142 [8/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1142 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1143 [9/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1143 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1144 [9/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1144 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1145 [10/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1145 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1146 [10/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1146 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1147 [12/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1147 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.68>
ST_44 : Operation 1148 [7/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1148 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1149 [7/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1149 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1150 [8/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1150 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1151 [8/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1151 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1152 [9/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1152 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1153 [9/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1153 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1154 [11/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1154 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.68>
ST_45 : Operation 1155 [6/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1155 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1156 [6/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1156 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1157 [7/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1157 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1158 [7/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1158 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1159 [8/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1159 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1160 [8/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1160 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1161 [10/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1161 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.68>
ST_46 : Operation 1162 [5/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1162 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1163 [5/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1163 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1164 [6/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1164 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1165 [6/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1165 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1166 [7/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1166 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1167 [7/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1167 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1168 [9/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1168 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.68>
ST_47 : Operation 1169 [4/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1169 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1170 [4/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1170 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1171 [5/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1171 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1172 [5/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1172 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1173 [6/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1173 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1174 [6/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1174 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1175 [8/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1175 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.68>
ST_48 : Operation 1176 [3/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1176 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1177 [3/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1177 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1178 [4/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1178 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1179 [4/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1179 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1180 [5/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1180 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1181 [5/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1181 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1182 [7/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1182 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.68>
ST_49 : Operation 1183 [2/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1183 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1184 [2/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1184 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1185 [3/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1185 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1186 [3/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1186 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1187 [4/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1187 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1188 [4/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1188 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1189 [6/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1189 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.93>
ST_50 : Operation 1190 [1/21] (3.68ns)   --->   "%urem_ln28_9 = urem i17 %add_ln28_28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1190 'urem' 'urem_ln28_9' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i17 %urem_ln28_9 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1191 'zext' 'zext_ln28_44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1192 [1/1] (0.00ns)   --->   "%input_0_addr_212 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1192 'getelementptr' 'input_0_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1193 [2/2] (3.25ns)   --->   "%input_0_load_212 = load i16* %input_0_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1193 'load' 'input_0_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1194 [1/1] (0.00ns)   --->   "%input_1_addr_212 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1194 'getelementptr' 'input_1_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1195 [2/2] (3.25ns)   --->   "%input_1_load_212 = load i16* %input_1_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1195 'load' 'input_1_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1196 [1/1] (0.00ns)   --->   "%input_2_addr_212 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1196 'getelementptr' 'input_2_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1197 [2/2] (3.25ns)   --->   "%input_2_load_212 = load i16* %input_2_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1197 'load' 'input_2_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1198 [1/1] (0.00ns)   --->   "%input_3_addr_212 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1198 'getelementptr' 'input_3_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1199 [2/2] (3.25ns)   --->   "%input_3_load_212 = load i16* %input_3_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1199 'load' 'input_3_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1200 [1/1] (0.00ns)   --->   "%input_4_addr_212 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1200 'getelementptr' 'input_4_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1201 [2/2] (3.25ns)   --->   "%input_4_load_212 = load i16* %input_4_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1201 'load' 'input_4_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1202 [1/1] (0.00ns)   --->   "%input_5_addr_212 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1202 'getelementptr' 'input_5_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1203 [2/2] (3.25ns)   --->   "%input_5_load_212 = load i16* %input_5_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1203 'load' 'input_5_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1204 [1/1] (0.00ns)   --->   "%input_6_addr_212 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1204 'getelementptr' 'input_6_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1205 [2/2] (3.25ns)   --->   "%input_6_load_212 = load i16* %input_6_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1205 'load' 'input_6_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1206 [1/1] (0.00ns)   --->   "%input_7_addr_212 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1206 'getelementptr' 'input_7_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1207 [2/2] (3.25ns)   --->   "%input_7_load_212 = load i16* %input_7_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1207 'load' 'input_7_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1208 [1/1] (0.00ns)   --->   "%input_8_addr_212 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1208 'getelementptr' 'input_8_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1209 [2/2] (3.25ns)   --->   "%input_8_load_212 = load i16* %input_8_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1209 'load' 'input_8_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1210 [1/1] (0.00ns)   --->   "%input_9_addr_212 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1210 'getelementptr' 'input_9_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1211 [2/2] (3.25ns)   --->   "%input_9_load_212 = load i16* %input_9_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1211 'load' 'input_9_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1212 [1/1] (0.00ns)   --->   "%input_10_addr_212 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1212 'getelementptr' 'input_10_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1213 [2/2] (3.25ns)   --->   "%input_10_load_212 = load i16* %input_10_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1213 'load' 'input_10_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1214 [1/1] (0.00ns)   --->   "%input_11_addr_212 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1214 'getelementptr' 'input_11_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1215 [2/2] (3.25ns)   --->   "%input_11_load_212 = load i16* %input_11_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1215 'load' 'input_11_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1216 [1/1] (0.00ns)   --->   "%input_12_addr_212 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1216 'getelementptr' 'input_12_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1217 [2/2] (3.25ns)   --->   "%input_12_load_212 = load i16* %input_12_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1217 'load' 'input_12_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1218 [1/1] (0.00ns)   --->   "%input_13_addr_212 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1218 'getelementptr' 'input_13_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1219 [2/2] (3.25ns)   --->   "%input_13_load_212 = load i16* %input_13_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1219 'load' 'input_13_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1220 [1/1] (0.00ns)   --->   "%input_14_addr_212 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1220 'getelementptr' 'input_14_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1221 [2/2] (3.25ns)   --->   "%input_14_load_212 = load i16* %input_14_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1221 'load' 'input_14_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1222 [1/1] (0.00ns)   --->   "%input_15_addr_212 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1222 'getelementptr' 'input_15_addr_212' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1223 [2/2] (3.25ns)   --->   "%input_15_load_212 = load i16* %input_15_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1223 'load' 'input_15_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1224 [1/21] (3.68ns)   --->   "%urem_ln28_10 = urem i17 %add_ln28_29, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1224 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln28_48 = zext i17 %urem_ln28_10 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1225 'zext' 'zext_ln28_48' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1226 [1/1] (0.00ns)   --->   "%input_0_addr_213 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1226 'getelementptr' 'input_0_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1227 [2/2] (3.25ns)   --->   "%input_0_load_213 = load i16* %input_0_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1227 'load' 'input_0_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1228 [1/1] (0.00ns)   --->   "%input_1_addr_213 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1228 'getelementptr' 'input_1_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1229 [2/2] (3.25ns)   --->   "%input_1_load_213 = load i16* %input_1_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1229 'load' 'input_1_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1230 [1/1] (0.00ns)   --->   "%input_2_addr_213 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1230 'getelementptr' 'input_2_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1231 [2/2] (3.25ns)   --->   "%input_2_load_213 = load i16* %input_2_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1231 'load' 'input_2_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1232 [1/1] (0.00ns)   --->   "%input_3_addr_213 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1232 'getelementptr' 'input_3_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1233 [2/2] (3.25ns)   --->   "%input_3_load_213 = load i16* %input_3_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1233 'load' 'input_3_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1234 [1/1] (0.00ns)   --->   "%input_4_addr_213 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1234 'getelementptr' 'input_4_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1235 [2/2] (3.25ns)   --->   "%input_4_load_213 = load i16* %input_4_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1235 'load' 'input_4_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1236 [1/1] (0.00ns)   --->   "%input_5_addr_213 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1236 'getelementptr' 'input_5_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1237 [2/2] (3.25ns)   --->   "%input_5_load_213 = load i16* %input_5_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1237 'load' 'input_5_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1238 [1/1] (0.00ns)   --->   "%input_6_addr_213 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1238 'getelementptr' 'input_6_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1239 [2/2] (3.25ns)   --->   "%input_6_load_213 = load i16* %input_6_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1239 'load' 'input_6_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1240 [1/1] (0.00ns)   --->   "%input_7_addr_213 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1240 'getelementptr' 'input_7_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1241 [2/2] (3.25ns)   --->   "%input_7_load_213 = load i16* %input_7_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1241 'load' 'input_7_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1242 [1/1] (0.00ns)   --->   "%input_8_addr_213 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1242 'getelementptr' 'input_8_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1243 [2/2] (3.25ns)   --->   "%input_8_load_213 = load i16* %input_8_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1243 'load' 'input_8_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1244 [1/1] (0.00ns)   --->   "%input_9_addr_213 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1244 'getelementptr' 'input_9_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1245 [2/2] (3.25ns)   --->   "%input_9_load_213 = load i16* %input_9_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1245 'load' 'input_9_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1246 [1/1] (0.00ns)   --->   "%input_10_addr_213 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1246 'getelementptr' 'input_10_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1247 [2/2] (3.25ns)   --->   "%input_10_load_213 = load i16* %input_10_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1247 'load' 'input_10_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1248 [1/1] (0.00ns)   --->   "%input_11_addr_213 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1248 'getelementptr' 'input_11_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1249 [2/2] (3.25ns)   --->   "%input_11_load_213 = load i16* %input_11_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1249 'load' 'input_11_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1250 [1/1] (0.00ns)   --->   "%input_12_addr_213 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1250 'getelementptr' 'input_12_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1251 [2/2] (3.25ns)   --->   "%input_12_load_213 = load i16* %input_12_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1251 'load' 'input_12_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1252 [1/1] (0.00ns)   --->   "%input_13_addr_213 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1252 'getelementptr' 'input_13_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1253 [2/2] (3.25ns)   --->   "%input_13_load_213 = load i16* %input_13_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1253 'load' 'input_13_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1254 [1/1] (0.00ns)   --->   "%input_14_addr_213 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1254 'getelementptr' 'input_14_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1255 [2/2] (3.25ns)   --->   "%input_14_load_213 = load i16* %input_14_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1255 'load' 'input_14_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1256 [1/1] (0.00ns)   --->   "%input_15_addr_213 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1256 'getelementptr' 'input_15_addr_213' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1257 [2/2] (3.25ns)   --->   "%input_15_load_213 = load i16* %input_15_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1257 'load' 'input_15_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1258 [2/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1258 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1259 [2/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1259 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1260 [3/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1260 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1261 [3/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1261 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1262 [5/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1262 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.93>
ST_51 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln28_54 = sext i9 %tmp_492 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1263 'sext' 'sext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i17 %sext_ln28_54 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1264 'zext' 'zext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1265 [1/2] (3.25ns)   --->   "%input_0_load_212 = load i16* %input_0_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1265 'load' 'input_0_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1266 [1/2] (3.25ns)   --->   "%input_1_load_212 = load i16* %input_1_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1266 'load' 'input_1_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1267 [1/2] (3.25ns)   --->   "%input_2_load_212 = load i16* %input_2_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1267 'load' 'input_2_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1268 [1/2] (3.25ns)   --->   "%input_3_load_212 = load i16* %input_3_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1268 'load' 'input_3_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1269 [1/2] (3.25ns)   --->   "%input_4_load_212 = load i16* %input_4_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1269 'load' 'input_4_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1270 [1/2] (3.25ns)   --->   "%input_5_load_212 = load i16* %input_5_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1270 'load' 'input_5_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1271 [1/2] (3.25ns)   --->   "%input_6_load_212 = load i16* %input_6_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1271 'load' 'input_6_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1272 [1/2] (3.25ns)   --->   "%input_7_load_212 = load i16* %input_7_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1272 'load' 'input_7_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1273 [1/2] (3.25ns)   --->   "%input_8_load_212 = load i16* %input_8_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1273 'load' 'input_8_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1274 [1/2] (3.25ns)   --->   "%input_9_load_212 = load i16* %input_9_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1274 'load' 'input_9_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1275 [1/2] (3.25ns)   --->   "%input_10_load_212 = load i16* %input_10_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1275 'load' 'input_10_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1276 [1/2] (3.25ns)   --->   "%input_11_load_212 = load i16* %input_11_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1276 'load' 'input_11_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1277 [1/2] (3.25ns)   --->   "%input_12_load_212 = load i16* %input_12_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1277 'load' 'input_12_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1278 [1/2] (3.25ns)   --->   "%input_13_load_212 = load i16* %input_13_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1278 'load' 'input_13_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1279 [1/2] (3.25ns)   --->   "%input_14_load_212 = load i16* %input_14_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1279 'load' 'input_14_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1280 [1/2] (3.25ns)   --->   "%input_15_load_212 = load i16* %input_15_addr_212, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1280 'load' 'input_15_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1281 [1/1] (2.06ns)   --->   "%tmp_211 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_212, i16 %input_1_load_212, i16 %input_2_load_212, i16 %input_3_load_212, i16 %input_4_load_212, i16 %input_5_load_212, i16 %input_6_load_212, i16 %input_7_load_212, i16 %input_8_load_212, i16 %input_9_load_212, i16 %input_10_load_212, i16 %input_11_load_212, i16 %input_12_load_212, i16 %input_13_load_212, i16 %input_14_load_212, i16 %input_15_load_212, i32 %zext_ln28_43)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1281 'mux' 'tmp_211' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1282 [1/2] (3.25ns)   --->   "%input_0_load_213 = load i16* %input_0_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1282 'load' 'input_0_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1283 [1/2] (3.25ns)   --->   "%input_1_load_213 = load i16* %input_1_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1283 'load' 'input_1_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1284 [1/2] (3.25ns)   --->   "%input_2_load_213 = load i16* %input_2_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1284 'load' 'input_2_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1285 [1/2] (3.25ns)   --->   "%input_3_load_213 = load i16* %input_3_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1285 'load' 'input_3_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1286 [1/2] (3.25ns)   --->   "%input_4_load_213 = load i16* %input_4_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1286 'load' 'input_4_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1287 [1/2] (3.25ns)   --->   "%input_5_load_213 = load i16* %input_5_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1287 'load' 'input_5_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1288 [1/2] (3.25ns)   --->   "%input_6_load_213 = load i16* %input_6_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1288 'load' 'input_6_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1289 [1/2] (3.25ns)   --->   "%input_7_load_213 = load i16* %input_7_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1289 'load' 'input_7_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1290 [1/2] (3.25ns)   --->   "%input_8_load_213 = load i16* %input_8_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1290 'load' 'input_8_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1291 [1/2] (3.25ns)   --->   "%input_9_load_213 = load i16* %input_9_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1291 'load' 'input_9_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1292 [1/2] (3.25ns)   --->   "%input_10_load_213 = load i16* %input_10_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1292 'load' 'input_10_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1293 [1/2] (3.25ns)   --->   "%input_11_load_213 = load i16* %input_11_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1293 'load' 'input_11_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1294 [1/2] (3.25ns)   --->   "%input_12_load_213 = load i16* %input_12_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1294 'load' 'input_12_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1295 [1/2] (3.25ns)   --->   "%input_13_load_213 = load i16* %input_13_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1295 'load' 'input_13_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1296 [1/2] (3.25ns)   --->   "%input_14_load_213 = load i16* %input_14_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1296 'load' 'input_14_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1297 [1/2] (3.25ns)   --->   "%input_15_load_213 = load i16* %input_15_addr_213, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1297 'load' 'input_15_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1298 [1/21] (3.68ns)   --->   "%urem_ln28_11 = urem i17 %add_ln28_30, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1298 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i17 %urem_ln28_11 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1299 'zext' 'zext_ln28_51' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1300 [1/1] (0.00ns)   --->   "%input_0_addr_214 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1300 'getelementptr' 'input_0_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1301 [2/2] (3.25ns)   --->   "%input_0_load_214 = load i16* %input_0_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1301 'load' 'input_0_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1302 [1/1] (0.00ns)   --->   "%input_1_addr_214 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1302 'getelementptr' 'input_1_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1303 [2/2] (3.25ns)   --->   "%input_1_load_214 = load i16* %input_1_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1303 'load' 'input_1_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1304 [1/1] (0.00ns)   --->   "%input_2_addr_214 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1304 'getelementptr' 'input_2_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1305 [2/2] (3.25ns)   --->   "%input_2_load_214 = load i16* %input_2_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1305 'load' 'input_2_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1306 [1/1] (0.00ns)   --->   "%input_3_addr_214 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1306 'getelementptr' 'input_3_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1307 [2/2] (3.25ns)   --->   "%input_3_load_214 = load i16* %input_3_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1307 'load' 'input_3_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1308 [1/1] (0.00ns)   --->   "%input_4_addr_214 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1308 'getelementptr' 'input_4_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1309 [2/2] (3.25ns)   --->   "%input_4_load_214 = load i16* %input_4_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1309 'load' 'input_4_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1310 [1/1] (0.00ns)   --->   "%input_5_addr_214 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1310 'getelementptr' 'input_5_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1311 [2/2] (3.25ns)   --->   "%input_5_load_214 = load i16* %input_5_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1311 'load' 'input_5_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1312 [1/1] (0.00ns)   --->   "%input_6_addr_214 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1312 'getelementptr' 'input_6_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1313 [2/2] (3.25ns)   --->   "%input_6_load_214 = load i16* %input_6_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1313 'load' 'input_6_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1314 [1/1] (0.00ns)   --->   "%input_7_addr_214 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1314 'getelementptr' 'input_7_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1315 [2/2] (3.25ns)   --->   "%input_7_load_214 = load i16* %input_7_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1315 'load' 'input_7_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1316 [1/1] (0.00ns)   --->   "%input_8_addr_214 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1316 'getelementptr' 'input_8_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1317 [2/2] (3.25ns)   --->   "%input_8_load_214 = load i16* %input_8_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1317 'load' 'input_8_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1318 [1/1] (0.00ns)   --->   "%input_9_addr_214 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1318 'getelementptr' 'input_9_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1319 [2/2] (3.25ns)   --->   "%input_9_load_214 = load i16* %input_9_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1319 'load' 'input_9_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1320 [1/1] (0.00ns)   --->   "%input_10_addr_214 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1320 'getelementptr' 'input_10_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1321 [2/2] (3.25ns)   --->   "%input_10_load_214 = load i16* %input_10_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1321 'load' 'input_10_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1322 [1/1] (0.00ns)   --->   "%input_11_addr_214 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1322 'getelementptr' 'input_11_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1323 [2/2] (3.25ns)   --->   "%input_11_load_214 = load i16* %input_11_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1323 'load' 'input_11_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1324 [1/1] (0.00ns)   --->   "%input_12_addr_214 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1324 'getelementptr' 'input_12_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1325 [2/2] (3.25ns)   --->   "%input_12_load_214 = load i16* %input_12_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1325 'load' 'input_12_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1326 [1/1] (0.00ns)   --->   "%input_13_addr_214 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1326 'getelementptr' 'input_13_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1327 [2/2] (3.25ns)   --->   "%input_13_load_214 = load i16* %input_13_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1327 'load' 'input_13_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1328 [1/1] (0.00ns)   --->   "%input_14_addr_214 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1328 'getelementptr' 'input_14_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1329 [2/2] (3.25ns)   --->   "%input_14_load_214 = load i16* %input_14_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1329 'load' 'input_14_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1330 [1/1] (0.00ns)   --->   "%input_15_addr_214 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1330 'getelementptr' 'input_15_addr_214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1331 [2/2] (3.25ns)   --->   "%input_15_load_214 = load i16* %input_15_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1331 'load' 'input_15_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1332 [1/21] (3.68ns)   --->   "%urem_ln28_12 = urem i17 %add_ln28_31, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1332 'urem' 'urem_ln28_12' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i17 %urem_ln28_12 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1333 'zext' 'zext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1334 [1/1] (0.00ns)   --->   "%input_0_addr_215 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1334 'getelementptr' 'input_0_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1335 [2/2] (3.25ns)   --->   "%input_0_load_215 = load i16* %input_0_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1335 'load' 'input_0_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1336 [1/1] (0.00ns)   --->   "%input_1_addr_215 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1336 'getelementptr' 'input_1_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1337 [2/2] (3.25ns)   --->   "%input_1_load_215 = load i16* %input_1_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1337 'load' 'input_1_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1338 [1/1] (0.00ns)   --->   "%input_2_addr_215 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1338 'getelementptr' 'input_2_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1339 [2/2] (3.25ns)   --->   "%input_2_load_215 = load i16* %input_2_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1339 'load' 'input_2_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1340 [1/1] (0.00ns)   --->   "%input_3_addr_215 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1340 'getelementptr' 'input_3_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1341 [2/2] (3.25ns)   --->   "%input_3_load_215 = load i16* %input_3_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1341 'load' 'input_3_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1342 [1/1] (0.00ns)   --->   "%input_4_addr_215 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1342 'getelementptr' 'input_4_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1343 [2/2] (3.25ns)   --->   "%input_4_load_215 = load i16* %input_4_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1343 'load' 'input_4_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1344 [1/1] (0.00ns)   --->   "%input_5_addr_215 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1344 'getelementptr' 'input_5_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1345 [2/2] (3.25ns)   --->   "%input_5_load_215 = load i16* %input_5_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1345 'load' 'input_5_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1346 [1/1] (0.00ns)   --->   "%input_6_addr_215 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1346 'getelementptr' 'input_6_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1347 [2/2] (3.25ns)   --->   "%input_6_load_215 = load i16* %input_6_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1347 'load' 'input_6_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1348 [1/1] (0.00ns)   --->   "%input_7_addr_215 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1348 'getelementptr' 'input_7_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1349 [2/2] (3.25ns)   --->   "%input_7_load_215 = load i16* %input_7_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1349 'load' 'input_7_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1350 [1/1] (0.00ns)   --->   "%input_8_addr_215 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1350 'getelementptr' 'input_8_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1351 [2/2] (3.25ns)   --->   "%input_8_load_215 = load i16* %input_8_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1351 'load' 'input_8_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1352 [1/1] (0.00ns)   --->   "%input_9_addr_215 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1352 'getelementptr' 'input_9_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1353 [2/2] (3.25ns)   --->   "%input_9_load_215 = load i16* %input_9_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1353 'load' 'input_9_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1354 [1/1] (0.00ns)   --->   "%input_10_addr_215 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1354 'getelementptr' 'input_10_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1355 [2/2] (3.25ns)   --->   "%input_10_load_215 = load i16* %input_10_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1355 'load' 'input_10_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1356 [1/1] (0.00ns)   --->   "%input_11_addr_215 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1356 'getelementptr' 'input_11_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1357 [2/2] (3.25ns)   --->   "%input_11_load_215 = load i16* %input_11_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1357 'load' 'input_11_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1358 [1/1] (0.00ns)   --->   "%input_12_addr_215 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1358 'getelementptr' 'input_12_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1359 [2/2] (3.25ns)   --->   "%input_12_load_215 = load i16* %input_12_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1359 'load' 'input_12_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1360 [1/1] (0.00ns)   --->   "%input_13_addr_215 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1360 'getelementptr' 'input_13_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1361 [2/2] (3.25ns)   --->   "%input_13_load_215 = load i16* %input_13_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1361 'load' 'input_13_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1362 [1/1] (0.00ns)   --->   "%input_14_addr_215 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1362 'getelementptr' 'input_14_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1363 [2/2] (3.25ns)   --->   "%input_14_load_215 = load i16* %input_14_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1363 'load' 'input_14_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1364 [1/1] (0.00ns)   --->   "%input_15_addr_215 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1364 'getelementptr' 'input_15_addr_215' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1365 [2/2] (3.25ns)   --->   "%input_15_load_215 = load i16* %input_15_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1365 'load' 'input_15_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1366 [2/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1366 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1367 [2/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1367 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1368 [4/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1368 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.93>
ST_52 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln28_56 = sext i9 %tmp_494 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1369 'sext' 'sext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i17 %sext_ln28_56 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1370 'zext' 'zext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1371 [1/2] (3.25ns)   --->   "%input_0_load_214 = load i16* %input_0_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1371 'load' 'input_0_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1372 [1/2] (3.25ns)   --->   "%input_1_load_214 = load i16* %input_1_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1372 'load' 'input_1_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1373 [1/2] (3.25ns)   --->   "%input_2_load_214 = load i16* %input_2_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1373 'load' 'input_2_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1374 [1/2] (3.25ns)   --->   "%input_3_load_214 = load i16* %input_3_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1374 'load' 'input_3_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1375 [1/2] (3.25ns)   --->   "%input_4_load_214 = load i16* %input_4_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1375 'load' 'input_4_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1376 [1/2] (3.25ns)   --->   "%input_5_load_214 = load i16* %input_5_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1376 'load' 'input_5_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1377 [1/2] (3.25ns)   --->   "%input_6_load_214 = load i16* %input_6_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1377 'load' 'input_6_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1378 [1/2] (3.25ns)   --->   "%input_7_load_214 = load i16* %input_7_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1378 'load' 'input_7_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1379 [1/2] (3.25ns)   --->   "%input_8_load_214 = load i16* %input_8_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1379 'load' 'input_8_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1380 [1/2] (3.25ns)   --->   "%input_9_load_214 = load i16* %input_9_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1380 'load' 'input_9_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1381 [1/2] (3.25ns)   --->   "%input_10_load_214 = load i16* %input_10_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1381 'load' 'input_10_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1382 [1/2] (3.25ns)   --->   "%input_11_load_214 = load i16* %input_11_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1382 'load' 'input_11_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1383 [1/2] (3.25ns)   --->   "%input_12_load_214 = load i16* %input_12_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1383 'load' 'input_12_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1384 [1/2] (3.25ns)   --->   "%input_13_load_214 = load i16* %input_13_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1384 'load' 'input_13_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1385 [1/2] (3.25ns)   --->   "%input_14_load_214 = load i16* %input_14_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1385 'load' 'input_14_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1386 [1/2] (3.25ns)   --->   "%input_15_load_214 = load i16* %input_15_addr_214, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1386 'load' 'input_15_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1387 [1/1] (2.06ns)   --->   "%tmp_214 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_214, i16 %input_1_load_214, i16 %input_2_load_214, i16 %input_3_load_214, i16 %input_4_load_214, i16 %input_5_load_214, i16 %input_6_load_214, i16 %input_7_load_214, i16 %input_8_load_214, i16 %input_9_load_214, i16 %input_10_load_214, i16 %input_11_load_214, i16 %input_12_load_214, i16 %input_13_load_214, i16 %input_14_load_214, i16 %input_15_load_214, i32 %zext_ln28_50)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1387 'mux' 'tmp_214' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1388 [1/2] (3.25ns)   --->   "%input_0_load_215 = load i16* %input_0_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1388 'load' 'input_0_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1389 [1/2] (3.25ns)   --->   "%input_1_load_215 = load i16* %input_1_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1389 'load' 'input_1_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1390 [1/2] (3.25ns)   --->   "%input_2_load_215 = load i16* %input_2_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1390 'load' 'input_2_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1391 [1/2] (3.25ns)   --->   "%input_3_load_215 = load i16* %input_3_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1391 'load' 'input_3_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1392 [1/2] (3.25ns)   --->   "%input_4_load_215 = load i16* %input_4_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1392 'load' 'input_4_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1393 [1/2] (3.25ns)   --->   "%input_5_load_215 = load i16* %input_5_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1393 'load' 'input_5_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1394 [1/2] (3.25ns)   --->   "%input_6_load_215 = load i16* %input_6_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1394 'load' 'input_6_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1395 [1/2] (3.25ns)   --->   "%input_7_load_215 = load i16* %input_7_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1395 'load' 'input_7_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1396 [1/2] (3.25ns)   --->   "%input_8_load_215 = load i16* %input_8_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1396 'load' 'input_8_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1397 [1/2] (3.25ns)   --->   "%input_9_load_215 = load i16* %input_9_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1397 'load' 'input_9_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1398 [1/2] (3.25ns)   --->   "%input_10_load_215 = load i16* %input_10_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1398 'load' 'input_10_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1399 [1/2] (3.25ns)   --->   "%input_11_load_215 = load i16* %input_11_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1399 'load' 'input_11_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1400 [1/2] (3.25ns)   --->   "%input_12_load_215 = load i16* %input_12_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1400 'load' 'input_12_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1401 [1/2] (3.25ns)   --->   "%input_13_load_215 = load i16* %input_13_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1401 'load' 'input_13_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1402 [1/2] (3.25ns)   --->   "%input_14_load_215 = load i16* %input_14_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1402 'load' 'input_14_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1403 [1/2] (3.25ns)   --->   "%input_15_load_215 = load i16* %input_15_addr_215, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1403 'load' 'input_15_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1404 [1/21] (3.68ns)   --->   "%urem_ln28_13 = urem i17 %add_ln28_32, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1404 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i17 %urem_ln28_13 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1405 'zext' 'zext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1406 [1/1] (0.00ns)   --->   "%input_0_addr_216 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1406 'getelementptr' 'input_0_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1407 [2/2] (3.25ns)   --->   "%input_0_load_216 = load i16* %input_0_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1407 'load' 'input_0_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1408 [1/1] (0.00ns)   --->   "%input_1_addr_216 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1408 'getelementptr' 'input_1_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1409 [2/2] (3.25ns)   --->   "%input_1_load_216 = load i16* %input_1_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1409 'load' 'input_1_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1410 [1/1] (0.00ns)   --->   "%input_2_addr_216 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1410 'getelementptr' 'input_2_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1411 [2/2] (3.25ns)   --->   "%input_2_load_216 = load i16* %input_2_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1411 'load' 'input_2_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1412 [1/1] (0.00ns)   --->   "%input_3_addr_216 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1412 'getelementptr' 'input_3_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1413 [2/2] (3.25ns)   --->   "%input_3_load_216 = load i16* %input_3_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1413 'load' 'input_3_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1414 [1/1] (0.00ns)   --->   "%input_4_addr_216 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1414 'getelementptr' 'input_4_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1415 [2/2] (3.25ns)   --->   "%input_4_load_216 = load i16* %input_4_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1415 'load' 'input_4_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1416 [1/1] (0.00ns)   --->   "%input_5_addr_216 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1416 'getelementptr' 'input_5_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1417 [2/2] (3.25ns)   --->   "%input_5_load_216 = load i16* %input_5_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1417 'load' 'input_5_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1418 [1/1] (0.00ns)   --->   "%input_6_addr_216 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1418 'getelementptr' 'input_6_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1419 [2/2] (3.25ns)   --->   "%input_6_load_216 = load i16* %input_6_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1419 'load' 'input_6_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1420 [1/1] (0.00ns)   --->   "%input_7_addr_216 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1420 'getelementptr' 'input_7_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1421 [2/2] (3.25ns)   --->   "%input_7_load_216 = load i16* %input_7_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1421 'load' 'input_7_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1422 [1/1] (0.00ns)   --->   "%input_8_addr_216 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1422 'getelementptr' 'input_8_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1423 [2/2] (3.25ns)   --->   "%input_8_load_216 = load i16* %input_8_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1423 'load' 'input_8_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1424 [1/1] (0.00ns)   --->   "%input_9_addr_216 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1424 'getelementptr' 'input_9_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1425 [2/2] (3.25ns)   --->   "%input_9_load_216 = load i16* %input_9_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1425 'load' 'input_9_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1426 [1/1] (0.00ns)   --->   "%input_10_addr_216 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1426 'getelementptr' 'input_10_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1427 [2/2] (3.25ns)   --->   "%input_10_load_216 = load i16* %input_10_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1427 'load' 'input_10_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1428 [1/1] (0.00ns)   --->   "%input_11_addr_216 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1428 'getelementptr' 'input_11_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1429 [2/2] (3.25ns)   --->   "%input_11_load_216 = load i16* %input_11_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1429 'load' 'input_11_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1430 [1/1] (0.00ns)   --->   "%input_12_addr_216 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1430 'getelementptr' 'input_12_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1431 [2/2] (3.25ns)   --->   "%input_12_load_216 = load i16* %input_12_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1431 'load' 'input_12_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1432 [1/1] (0.00ns)   --->   "%input_13_addr_216 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1432 'getelementptr' 'input_13_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1433 [2/2] (3.25ns)   --->   "%input_13_load_216 = load i16* %input_13_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1433 'load' 'input_13_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1434 [1/1] (0.00ns)   --->   "%input_14_addr_216 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1434 'getelementptr' 'input_14_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1435 [2/2] (3.25ns)   --->   "%input_14_load_216 = load i16* %input_14_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1435 'load' 'input_14_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1436 [1/1] (0.00ns)   --->   "%input_15_addr_216 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1436 'getelementptr' 'input_15_addr_216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1437 [2/2] (3.25ns)   --->   "%input_15_load_216 = load i16* %input_15_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1437 'load' 'input_15_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1438 [1/21] (3.68ns)   --->   "%urem_ln28_14 = urem i17 %add_ln28_33, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1438 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i17 %urem_ln28_14 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1439 'zext' 'zext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1440 [1/1] (0.00ns)   --->   "%input_0_addr_217 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1440 'getelementptr' 'input_0_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1441 [2/2] (3.25ns)   --->   "%input_0_load_217 = load i16* %input_0_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1441 'load' 'input_0_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1442 [1/1] (0.00ns)   --->   "%input_1_addr_217 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1442 'getelementptr' 'input_1_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1443 [2/2] (3.25ns)   --->   "%input_1_load_217 = load i16* %input_1_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1443 'load' 'input_1_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1444 [1/1] (0.00ns)   --->   "%input_2_addr_217 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1444 'getelementptr' 'input_2_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1445 [2/2] (3.25ns)   --->   "%input_2_load_217 = load i16* %input_2_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1445 'load' 'input_2_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1446 [1/1] (0.00ns)   --->   "%input_3_addr_217 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1446 'getelementptr' 'input_3_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1447 [2/2] (3.25ns)   --->   "%input_3_load_217 = load i16* %input_3_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1447 'load' 'input_3_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1448 [1/1] (0.00ns)   --->   "%input_4_addr_217 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1448 'getelementptr' 'input_4_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1449 [2/2] (3.25ns)   --->   "%input_4_load_217 = load i16* %input_4_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1449 'load' 'input_4_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1450 [1/1] (0.00ns)   --->   "%input_5_addr_217 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1450 'getelementptr' 'input_5_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1451 [2/2] (3.25ns)   --->   "%input_5_load_217 = load i16* %input_5_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1451 'load' 'input_5_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1452 [1/1] (0.00ns)   --->   "%input_6_addr_217 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1452 'getelementptr' 'input_6_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1453 [2/2] (3.25ns)   --->   "%input_6_load_217 = load i16* %input_6_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1453 'load' 'input_6_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1454 [1/1] (0.00ns)   --->   "%input_7_addr_217 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1454 'getelementptr' 'input_7_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1455 [2/2] (3.25ns)   --->   "%input_7_load_217 = load i16* %input_7_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1455 'load' 'input_7_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1456 [1/1] (0.00ns)   --->   "%input_8_addr_217 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1456 'getelementptr' 'input_8_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1457 [2/2] (3.25ns)   --->   "%input_8_load_217 = load i16* %input_8_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1457 'load' 'input_8_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1458 [1/1] (0.00ns)   --->   "%input_9_addr_217 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1458 'getelementptr' 'input_9_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1459 [2/2] (3.25ns)   --->   "%input_9_load_217 = load i16* %input_9_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1459 'load' 'input_9_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1460 [1/1] (0.00ns)   --->   "%input_10_addr_217 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1460 'getelementptr' 'input_10_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1461 [2/2] (3.25ns)   --->   "%input_10_load_217 = load i16* %input_10_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1461 'load' 'input_10_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1462 [1/1] (0.00ns)   --->   "%input_11_addr_217 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1462 'getelementptr' 'input_11_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1463 [2/2] (3.25ns)   --->   "%input_11_load_217 = load i16* %input_11_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1463 'load' 'input_11_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1464 [1/1] (0.00ns)   --->   "%input_12_addr_217 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1464 'getelementptr' 'input_12_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1465 [2/2] (3.25ns)   --->   "%input_12_load_217 = load i16* %input_12_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1465 'load' 'input_12_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1466 [1/1] (0.00ns)   --->   "%input_13_addr_217 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1466 'getelementptr' 'input_13_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1467 [2/2] (3.25ns)   --->   "%input_13_load_217 = load i16* %input_13_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1467 'load' 'input_13_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1468 [1/1] (0.00ns)   --->   "%input_14_addr_217 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1468 'getelementptr' 'input_14_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1469 [2/2] (3.25ns)   --->   "%input_14_load_217 = load i16* %input_14_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1469 'load' 'input_14_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1470 [1/1] (0.00ns)   --->   "%input_15_addr_217 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1470 'getelementptr' 'input_15_addr_217' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1471 [2/2] (3.25ns)   --->   "%input_15_load_217 = load i16* %input_15_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1471 'load' 'input_15_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1472 [3/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1472 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 15.6>
ST_53 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i16 %tmp_211 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1473 'sext' 'sext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1474 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_20 = mul i30 %sext_ln28_19, %sext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1474 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_20, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1475 'partselect' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln28_55 = sext i9 %tmp_493 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1476 'sext' 'sext_ln28_55' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i17 %sext_ln28_55 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1477 'zext' 'zext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1478 [1/1] (2.06ns)   --->   "%tmp_212 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_213, i16 %input_1_load_213, i16 %input_2_load_213, i16 %input_3_load_213, i16 %input_4_load_213, i16 %input_5_load_213, i16 %input_6_load_213, i16 %input_7_load_213, i16 %input_8_load_213, i16 %input_9_load_213, i16 %input_10_load_213, i16 %input_11_load_213, i16 %input_12_load_213, i16 %input_13_load_213, i16 %input_14_load_213, i16 %input_15_load_213, i32 %zext_ln28_47)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1478 'mux' 'tmp_212' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i16 %tmp_212 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1479 'sext' 'sext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1480 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_22 = mul i30 %sext_ln28_20, %sext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1480 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_22, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1481 'partselect' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i16 %tmp_214 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1482 'sext' 'sext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1483 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_25 = mul i30 %sext_ln28_22, %sext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1483 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_25, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1484 'partselect' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln28_57 = sext i9 %tmp_495 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1485 'sext' 'sext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i17 %sext_ln28_57 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1486 'zext' 'zext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1487 [1/1] (2.06ns)   --->   "%tmp_215 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_215, i16 %input_1_load_215, i16 %input_2_load_215, i16 %input_3_load_215, i16 %input_4_load_215, i16 %input_5_load_215, i16 %input_6_load_215, i16 %input_7_load_215, i16 %input_8_load_215, i16 %input_9_load_215, i16 %input_10_load_215, i16 %input_11_load_215, i16 %input_12_load_215, i16 %input_13_load_215, i16 %input_14_load_215, i16 %input_15_load_215, i32 %zext_ln28_53)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1487 'mux' 'tmp_215' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln28_23 = sext i16 %tmp_215 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1488 'sext' 'sext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1489 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_27 = mul i30 %sext_ln28_23, %sext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1489 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_27, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1490 'partselect' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln28_58 = sext i9 %tmp_496 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1491 'sext' 'sext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i17 %sext_ln28_58 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1492 'zext' 'zext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1493 [1/2] (3.25ns)   --->   "%input_0_load_216 = load i16* %input_0_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1493 'load' 'input_0_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1494 [1/2] (3.25ns)   --->   "%input_1_load_216 = load i16* %input_1_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1494 'load' 'input_1_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1495 [1/2] (3.25ns)   --->   "%input_2_load_216 = load i16* %input_2_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1495 'load' 'input_2_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1496 [1/2] (3.25ns)   --->   "%input_3_load_216 = load i16* %input_3_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1496 'load' 'input_3_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1497 [1/2] (3.25ns)   --->   "%input_4_load_216 = load i16* %input_4_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1497 'load' 'input_4_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1498 [1/2] (3.25ns)   --->   "%input_5_load_216 = load i16* %input_5_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1498 'load' 'input_5_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1499 [1/2] (3.25ns)   --->   "%input_6_load_216 = load i16* %input_6_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1499 'load' 'input_6_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1500 [1/2] (3.25ns)   --->   "%input_7_load_216 = load i16* %input_7_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1500 'load' 'input_7_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1501 [1/2] (3.25ns)   --->   "%input_8_load_216 = load i16* %input_8_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1501 'load' 'input_8_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1502 [1/2] (3.25ns)   --->   "%input_9_load_216 = load i16* %input_9_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1502 'load' 'input_9_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1503 [1/2] (3.25ns)   --->   "%input_10_load_216 = load i16* %input_10_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1503 'load' 'input_10_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1504 [1/2] (3.25ns)   --->   "%input_11_load_216 = load i16* %input_11_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1504 'load' 'input_11_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1505 [1/2] (3.25ns)   --->   "%input_12_load_216 = load i16* %input_12_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1505 'load' 'input_12_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1506 [1/2] (3.25ns)   --->   "%input_13_load_216 = load i16* %input_13_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1506 'load' 'input_13_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1507 [1/2] (3.25ns)   --->   "%input_14_load_216 = load i16* %input_14_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1507 'load' 'input_14_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1508 [1/2] (3.25ns)   --->   "%input_15_load_216 = load i16* %input_15_addr_216, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1508 'load' 'input_15_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1509 [1/1] (2.06ns)   --->   "%tmp_217 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_216, i16 %input_1_load_216, i16 %input_2_load_216, i16 %input_3_load_216, i16 %input_4_load_216, i16 %input_5_load_216, i16 %input_6_load_216, i16 %input_7_load_216, i16 %input_8_load_216, i16 %input_9_load_216, i16 %input_10_load_216, i16 %input_11_load_216, i16 %input_12_load_216, i16 %input_13_load_216, i16 %input_14_load_216, i16 %input_15_load_216, i32 %zext_ln28_56)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1509 'mux' 'tmp_217' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln28_25 = sext i16 %tmp_217 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1510 'sext' 'sext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1511 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_30 = mul i30 %sext_ln28_25, %sext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1511 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_30, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1512 'partselect' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln28_59 = sext i9 %tmp_497 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1513 'sext' 'sext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i17 %sext_ln28_59 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1514 'zext' 'zext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1515 [1/2] (3.25ns)   --->   "%input_0_load_217 = load i16* %input_0_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1515 'load' 'input_0_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1516 [1/2] (3.25ns)   --->   "%input_1_load_217 = load i16* %input_1_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1516 'load' 'input_1_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1517 [1/2] (3.25ns)   --->   "%input_2_load_217 = load i16* %input_2_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1517 'load' 'input_2_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1518 [1/2] (3.25ns)   --->   "%input_3_load_217 = load i16* %input_3_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1518 'load' 'input_3_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1519 [1/2] (3.25ns)   --->   "%input_4_load_217 = load i16* %input_4_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1519 'load' 'input_4_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1520 [1/2] (3.25ns)   --->   "%input_5_load_217 = load i16* %input_5_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1520 'load' 'input_5_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1521 [1/2] (3.25ns)   --->   "%input_6_load_217 = load i16* %input_6_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1521 'load' 'input_6_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1522 [1/2] (3.25ns)   --->   "%input_7_load_217 = load i16* %input_7_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1522 'load' 'input_7_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1523 [1/2] (3.25ns)   --->   "%input_8_load_217 = load i16* %input_8_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1523 'load' 'input_8_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1524 [1/2] (3.25ns)   --->   "%input_9_load_217 = load i16* %input_9_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1524 'load' 'input_9_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1525 [1/2] (3.25ns)   --->   "%input_10_load_217 = load i16* %input_10_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1525 'load' 'input_10_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1526 [1/2] (3.25ns)   --->   "%input_11_load_217 = load i16* %input_11_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1526 'load' 'input_11_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1527 [1/2] (3.25ns)   --->   "%input_12_load_217 = load i16* %input_12_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1527 'load' 'input_12_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1528 [1/2] (3.25ns)   --->   "%input_13_load_217 = load i16* %input_13_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1528 'load' 'input_13_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1529 [1/2] (3.25ns)   --->   "%input_14_load_217 = load i16* %input_14_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1529 'load' 'input_14_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1530 [1/2] (3.25ns)   --->   "%input_15_load_217 = load i16* %input_15_addr_217, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1530 'load' 'input_15_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1531 [1/1] (2.06ns)   --->   "%tmp_218 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_217, i16 %input_1_load_217, i16 %input_2_load_217, i16 %input_3_load_217, i16 %input_4_load_217, i16 %input_5_load_217, i16 %input_6_load_217, i16 %input_7_load_217, i16 %input_8_load_217, i16 %input_9_load_217, i16 %input_10_load_217, i16 %input_11_load_217, i16 %input_12_load_217, i16 %input_13_load_217, i16 %input_14_load_217, i16 %input_15_load_217, i32 %zext_ln28_59)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1531 'mux' 'tmp_218' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i16 %tmp_218 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1532 'sext' 'sext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1533 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_32 = mul i30 %sext_ln28_26, %sext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1533 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_32, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1534 'partselect' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_35 = add i16 %trunc_ln28_13, %trunc_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1535 'add' 'add_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1536 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_36 = add i16 %add_ln28_35, %trunc_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1536 'add' 'add_ln28_36' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_39 = add i16 %trunc_ln28_9, %trunc_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1537 'add' 'add_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1538 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_40 = add i16 %add_ln28_39, %trunc_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1538 'add' 'add_ln28_40' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1539 [2/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1539 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 17.4>
ST_54 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i16 %tmp_210 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1540 'sext' 'sext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1541 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_18 = mul i30 %sext_ln28_18, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1541 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_18, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1542 'partselect' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i16 %tmp_213 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1543 'sext' 'sext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1544 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_23 = mul i30 %sext_ln28_21, %sext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1544 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_23, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1545 'partselect' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln28_24 = sext i16 %tmp_216 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1546 'sext' 'sext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1547 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_28 = mul i30 %sext_ln28_24, %sext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1547 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1548 'partselect' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1549 [1/1] (2.07ns)   --->   "%add_ln28_34 = add i16 %bias_load, %trunc_ln28_14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1549 'add' 'add_ln28_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_37 = add i16 %add_ln28_36, %add_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1550 'add' 'add_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_38 = add i16 %trunc_ln28_11, %trunc_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1551 'add' 'add_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1552 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_41 = add i16 %add_ln28_40, %add_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1552 'add' 'add_ln28_41' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1553 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_42 = add i16 %add_ln28_41, %add_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1553 'add' 'add_ln28_42' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i9 %tmp_498 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1554 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1555 [1/21] (3.68ns)   --->   "%urem_ln36_1 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1555 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i17 %urem_ln36_1 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1556 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1557 [1/1] (0.00ns)   --->   "%output_0_addr_177 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1557 'getelementptr' 'output_0_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1558 [1/1] (0.00ns)   --->   "%output_1_addr_177 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1558 'getelementptr' 'output_1_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1559 [1/1] (0.00ns)   --->   "%output_2_addr_177 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1559 'getelementptr' 'output_2_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1560 [1/1] (0.00ns)   --->   "%output_3_addr_177 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1560 'getelementptr' 'output_3_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1561 [1/1] (0.00ns)   --->   "%output_4_addr_177 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1561 'getelementptr' 'output_4_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1562 [1/1] (0.00ns)   --->   "%output_5_addr_177 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1562 'getelementptr' 'output_5_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1563 [1/1] (0.00ns)   --->   "%output_6_addr_177 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1563 'getelementptr' 'output_6_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1564 [1/1] (0.00ns)   --->   "%output_7_addr_177 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1564 'getelementptr' 'output_7_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1565 [1/1] (0.00ns)   --->   "%output_8_addr_177 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1565 'getelementptr' 'output_8_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1566 [1/1] (0.00ns)   --->   "%output_9_addr_177 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1566 'getelementptr' 'output_9_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1567 [1/1] (0.00ns)   --->   "%output_10_addr_177 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1567 'getelementptr' 'output_10_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1568 [1/1] (0.00ns)   --->   "%output_11_addr_177 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1568 'getelementptr' 'output_11_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1569 [1/1] (0.00ns)   --->   "%output_12_addr_177 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1569 'getelementptr' 'output_12_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1570 [1/1] (0.00ns)   --->   "%output_13_addr_177 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1570 'getelementptr' 'output_13_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1571 [1/1] (0.00ns)   --->   "%output_14_addr_177 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1571 'getelementptr' 'output_14_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1572 [1/1] (0.00ns)   --->   "%output_15_addr_177 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1572 'getelementptr' 'output_15_addr_177' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1573 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_1, label %branch47 [
    i17 0, label %branch32
    i17 1, label %branch33
    i17 2, label %branch34
    i17 3, label %branch35
    i17 4, label %branch36
    i17 5, label %branch37
    i17 6, label %branch38
    i17 7, label %branch39
    i17 8, label %branch40
    i17 9, label %branch41
    i17 10, label %branch42
    i17 11, label %branch43
    i17 12, label %branch44
    i17 13, label %branch45
    i17 14, label %branch46
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1573 'switch' <Predicate = true> <Delay = 1.42>
ST_54 : Operation 1574 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_14_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1574 'store' <Predicate = (sext_ln36_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1575 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1575 'br' <Predicate = (sext_ln36_1 == 14)> <Delay = 0.00>
ST_54 : Operation 1576 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_13_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1576 'store' <Predicate = (sext_ln36_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1577 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1577 'br' <Predicate = (sext_ln36_1 == 13)> <Delay = 0.00>
ST_54 : Operation 1578 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_12_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1578 'store' <Predicate = (sext_ln36_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1579 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1579 'br' <Predicate = (sext_ln36_1 == 12)> <Delay = 0.00>
ST_54 : Operation 1580 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_11_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1580 'store' <Predicate = (sext_ln36_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1581 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1581 'br' <Predicate = (sext_ln36_1 == 11)> <Delay = 0.00>
ST_54 : Operation 1582 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_10_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1582 'store' <Predicate = (sext_ln36_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1583 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1583 'br' <Predicate = (sext_ln36_1 == 10)> <Delay = 0.00>
ST_54 : Operation 1584 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_9_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1584 'store' <Predicate = (sext_ln36_1 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1585 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1585 'br' <Predicate = (sext_ln36_1 == 9)> <Delay = 0.00>
ST_54 : Operation 1586 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_8_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1586 'store' <Predicate = (sext_ln36_1 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1587 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1587 'br' <Predicate = (sext_ln36_1 == 8)> <Delay = 0.00>
ST_54 : Operation 1588 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_7_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1588 'store' <Predicate = (sext_ln36_1 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1589 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1589 'br' <Predicate = (sext_ln36_1 == 7)> <Delay = 0.00>
ST_54 : Operation 1590 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_6_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1590 'store' <Predicate = (sext_ln36_1 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1591 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1591 'br' <Predicate = (sext_ln36_1 == 6)> <Delay = 0.00>
ST_54 : Operation 1592 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_5_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1592 'store' <Predicate = (sext_ln36_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1593 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1593 'br' <Predicate = (sext_ln36_1 == 5)> <Delay = 0.00>
ST_54 : Operation 1594 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_4_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1594 'store' <Predicate = (sext_ln36_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1595 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1595 'br' <Predicate = (sext_ln36_1 == 4)> <Delay = 0.00>
ST_54 : Operation 1596 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_3_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1596 'store' <Predicate = (sext_ln36_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1597 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1597 'br' <Predicate = (sext_ln36_1 == 3)> <Delay = 0.00>
ST_54 : Operation 1598 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_2_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1598 'store' <Predicate = (sext_ln36_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1599 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1599 'br' <Predicate = (sext_ln36_1 == 2)> <Delay = 0.00>
ST_54 : Operation 1600 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_1_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1600 'store' <Predicate = (sext_ln36_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1601 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1601 'br' <Predicate = (sext_ln36_1 == 1)> <Delay = 0.00>
ST_54 : Operation 1602 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_0_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1602 'store' <Predicate = (sext_ln36_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1603 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1603 'br' <Predicate = (sext_ln36_1 == 0)> <Delay = 0.00>
ST_54 : Operation 1604 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_15_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1604 'store' <Predicate = (sext_ln36_1 != 0 & sext_ln36_1 != 1 & sext_ln36_1 != 2 & sext_ln36_1 != 3 & sext_ln36_1 != 4 & sext_ln36_1 != 5 & sext_ln36_1 != 6 & sext_ln36_1 != 7 & sext_ln36_1 != 8 & sext_ln36_1 != 9 & sext_ln36_1 != 10 & sext_ln36_1 != 11 & sext_ln36_1 != 12 & sext_ln36_1 != 13 & sext_ln36_1 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1605 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1605 'br' <Predicate = (sext_ln36_1 != 0 & sext_ln36_1 != 1 & sext_ln36_1 != 2 & sext_ln36_1 != 3 & sext_ln36_1 != 4 & sext_ln36_1 != 5 & sext_ln36_1 != 6 & sext_ln36_1 != 7 & sext_ln36_1 != 8 & sext_ln36_1 != 9 & sext_ln36_1 != 10 & sext_ln36_1 != 11 & sext_ln36_1 != 12 & sext_ln36_1 != 13 & sext_ln36_1 != 14)> <Delay = 0.00>
ST_54 : Operation 1606 [1/1] (2.42ns)   --->   "%icmp_ln21_2 = icmp eq i16 %or_ln28_1, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1606 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %3, label %.preheader.3" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1607 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1608 [1/1] (2.06ns)   --->   "%tmp_219 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_205, i16 %input_1_load_205, i16 %input_2_load_205, i16 %input_3_load_205, i16 %input_4_load_205, i16 %input_5_load_205, i16 %input_6_load_205, i16 %input_7_load_205, i16 %input_8_load_205, i16 %input_9_load_205, i16 %input_10_load_205, i16 %input_11_load_205, i16 %input_12_load_205, i16 %input_13_load_205, i16 %input_14_load_205, i16 %input_15_load_205, i32 %zext_ln28_22)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1608 'mux' 'tmp_219' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1609 [1/1] (2.07ns)   --->   "%add_ln28_43 = add i17 %zext_ln28_20, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1609 'add' 'add_ln28_43' <Predicate = (!icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1610 [1/1] (2.10ns)   --->   "%add_ln28_44 = add i17 %tmp5_0_0_0_cast, %add_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1610 'add' 'add_ln28_44' <Predicate = (!icmp_ln21_2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i17 %add_ln28_44 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1611 'zext' 'zext_ln28_61' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_54 : Operation 1612 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_35 = mul i36 %zext_ln28_61, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1612 'mul' 'mul_ln28_35' <Predicate = (!icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_499 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_35, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1613 'partselect' 'tmp_499' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_54 : Operation 1614 [21/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1614 'urem' 'urem_ln28_15' <Predicate = (!icmp_ln21_2)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1615 [1/1] (2.06ns)   --->   "%tmp_222 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_208, i16 %input_1_load_208, i16 %input_2_load_208, i16 %input_3_load_208, i16 %input_4_load_208, i16 %input_5_load_208, i16 %input_6_load_208, i16 %input_7_load_208, i16 %input_8_load_208, i16 %input_9_load_208, i16 %input_10_load_208, i16 %input_11_load_208, i16 %input_12_load_208, i16 %input_13_load_208, i16 %input_14_load_208, i16 %input_15_load_208, i32 %zext_ln28_31)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1615 'mux' 'tmp_222' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1616 [1/1] (2.06ns)   --->   "%tmp_225 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_211, i16 %input_1_load_211, i16 %input_2_load_211, i16 %input_3_load_211, i16 %input_4_load_211, i16 %input_5_load_211, i16 %input_6_load_211, i16 %input_7_load_211, i16 %input_8_load_211, i16 %input_9_load_211, i16 %input_10_load_211, i16 %input_11_load_211, i16 %input_12_load_211, i16 %input_13_load_211, i16 %input_14_load_211, i16 %input_15_load_211, i32 %zext_ln28_40)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1616 'mux' 'tmp_225' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.48>
ST_55 : Operation 1617 [20/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1617 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1618 [1/1] (2.10ns)   --->   "%add_ln28_45 = add i17 %tmp5_0_1_0_cast, %add_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1618 'add' 'add_ln28_45' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln28_64 = zext i17 %add_ln28_45 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1619 'zext' 'zext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1620 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_39 = mul i36 %zext_ln28_64, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1620 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_500 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_39, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1621 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1622 [21/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1622 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1623 [1/1] (2.10ns)   --->   "%add_ln28_46 = add i17 %tmp5_0_2_0_cast, %add_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1623 'add' 'add_ln28_46' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln28_67 = zext i17 %add_ln28_46 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1624 'zext' 'zext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1625 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_43 = mul i36 %zext_ln28_67, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1625 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_501 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_43, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1626 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1627 [21/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1627 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.68>
ST_56 : Operation 1628 [19/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1628 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1629 [20/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1629 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1630 [20/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1630 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.45>
ST_57 : Operation 1631 [18/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1631 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1632 [19/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1632 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1633 [19/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1633 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1634 [1/1] (2.07ns)   --->   "%add_ln36_2 = add i17 %tmp7_0_cast, %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1634 'add' 'add_ln36_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i17 %add_ln36_2 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1635 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1636 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_2 = mul i36 %zext_ln36_6, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1636 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_502 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_2, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1637 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1638 [21/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1638 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.68>
ST_58 : Operation 1639 [17/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1639 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1640 [18/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1640 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1641 [18/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1641 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1642 [20/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1642 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.68>
ST_59 : Operation 1643 [16/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1643 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1644 [17/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1644 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1645 [17/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1645 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1646 [19/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1646 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.68>
ST_60 : Operation 1647 [15/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1647 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1648 [16/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1648 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1649 [16/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1649 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1650 [18/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1650 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.68>
ST_61 : Operation 1651 [14/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1651 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1652 [15/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1652 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1653 [15/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1653 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1654 [17/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1654 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.68>
ST_62 : Operation 1655 [13/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1655 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1656 [14/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1656 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1657 [14/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1657 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1658 [16/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1658 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.68>
ST_63 : Operation 1659 [12/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1659 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1660 [13/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1660 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1661 [13/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1661 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1662 [15/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1662 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.68>
ST_64 : Operation 1663 [11/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1663 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1664 [12/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1664 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1665 [12/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1665 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1666 [14/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1666 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.68>
ST_65 : Operation 1667 [10/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1667 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1668 [11/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1668 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1669 [11/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1669 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1670 [13/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1670 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.68>
ST_66 : Operation 1671 [9/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1671 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1672 [10/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1672 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1673 [10/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1673 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1674 [12/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1674 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.68>
ST_67 : Operation 1675 [8/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1675 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1676 [9/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1676 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1677 [9/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1677 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1678 [11/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1678 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.68>
ST_68 : Operation 1679 [7/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1679 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1680 [8/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1680 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1681 [8/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1681 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1682 [10/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1682 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.68>
ST_69 : Operation 1683 [6/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1683 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1684 [7/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1684 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1685 [7/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1685 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1686 [9/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1686 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.68>
ST_70 : Operation 1687 [5/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1687 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1688 [6/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1688 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1689 [6/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1689 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1690 [8/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1690 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.68>
ST_71 : Operation 1691 [4/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1691 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1692 [5/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1692 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1693 [5/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1693 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1694 [7/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1694 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.68>
ST_72 : Operation 1695 [3/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1695 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1696 [4/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1696 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1697 [4/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1697 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1698 [6/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1698 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.68>
ST_73 : Operation 1699 [2/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1699 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1700 [3/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1700 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1701 [3/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1701 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1702 [5/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1702 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.93>
ST_74 : Operation 1703 [1/21] (3.68ns)   --->   "%urem_ln28_15 = urem i17 %add_ln28_44, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1703 'urem' 'urem_ln28_15' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln28_63 = zext i17 %urem_ln28_15 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1704 'zext' 'zext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1705 [1/1] (0.00ns)   --->   "%input_0_addr_218 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1705 'getelementptr' 'input_0_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1706 [2/2] (3.25ns)   --->   "%input_0_load_218 = load i16* %input_0_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1706 'load' 'input_0_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1707 [1/1] (0.00ns)   --->   "%input_1_addr_218 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1707 'getelementptr' 'input_1_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1708 [2/2] (3.25ns)   --->   "%input_1_load_218 = load i16* %input_1_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1708 'load' 'input_1_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1709 [1/1] (0.00ns)   --->   "%input_2_addr_218 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1709 'getelementptr' 'input_2_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1710 [2/2] (3.25ns)   --->   "%input_2_load_218 = load i16* %input_2_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1710 'load' 'input_2_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1711 [1/1] (0.00ns)   --->   "%input_3_addr_218 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1711 'getelementptr' 'input_3_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1712 [2/2] (3.25ns)   --->   "%input_3_load_218 = load i16* %input_3_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1712 'load' 'input_3_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1713 [1/1] (0.00ns)   --->   "%input_4_addr_218 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1713 'getelementptr' 'input_4_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1714 [2/2] (3.25ns)   --->   "%input_4_load_218 = load i16* %input_4_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1714 'load' 'input_4_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1715 [1/1] (0.00ns)   --->   "%input_5_addr_218 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1715 'getelementptr' 'input_5_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1716 [2/2] (3.25ns)   --->   "%input_5_load_218 = load i16* %input_5_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1716 'load' 'input_5_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1717 [1/1] (0.00ns)   --->   "%input_6_addr_218 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1717 'getelementptr' 'input_6_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1718 [2/2] (3.25ns)   --->   "%input_6_load_218 = load i16* %input_6_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1718 'load' 'input_6_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1719 [1/1] (0.00ns)   --->   "%input_7_addr_218 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1719 'getelementptr' 'input_7_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1720 [2/2] (3.25ns)   --->   "%input_7_load_218 = load i16* %input_7_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1720 'load' 'input_7_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1721 [1/1] (0.00ns)   --->   "%input_8_addr_218 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1721 'getelementptr' 'input_8_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1722 [2/2] (3.25ns)   --->   "%input_8_load_218 = load i16* %input_8_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1722 'load' 'input_8_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1723 [1/1] (0.00ns)   --->   "%input_9_addr_218 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1723 'getelementptr' 'input_9_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1724 [2/2] (3.25ns)   --->   "%input_9_load_218 = load i16* %input_9_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1724 'load' 'input_9_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1725 [1/1] (0.00ns)   --->   "%input_10_addr_218 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1725 'getelementptr' 'input_10_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1726 [2/2] (3.25ns)   --->   "%input_10_load_218 = load i16* %input_10_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1726 'load' 'input_10_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1727 [1/1] (0.00ns)   --->   "%input_11_addr_218 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1727 'getelementptr' 'input_11_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1728 [2/2] (3.25ns)   --->   "%input_11_load_218 = load i16* %input_11_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1728 'load' 'input_11_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1729 [1/1] (0.00ns)   --->   "%input_12_addr_218 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1729 'getelementptr' 'input_12_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1730 [2/2] (3.25ns)   --->   "%input_12_load_218 = load i16* %input_12_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1730 'load' 'input_12_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1731 [1/1] (0.00ns)   --->   "%input_13_addr_218 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1731 'getelementptr' 'input_13_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1732 [2/2] (3.25ns)   --->   "%input_13_load_218 = load i16* %input_13_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1732 'load' 'input_13_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1733 [1/1] (0.00ns)   --->   "%input_14_addr_218 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1733 'getelementptr' 'input_14_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1734 [2/2] (3.25ns)   --->   "%input_14_load_218 = load i16* %input_14_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1734 'load' 'input_14_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1735 [1/1] (0.00ns)   --->   "%input_15_addr_218 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1735 'getelementptr' 'input_15_addr_218' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1736 [2/2] (3.25ns)   --->   "%input_15_load_218 = load i16* %input_15_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1736 'load' 'input_15_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1737 [2/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1737 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1738 [2/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1738 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1739 [4/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1739 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.93>
ST_75 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln28_60 = sext i9 %tmp_499 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1740 'sext' 'sext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln28_62 = zext i17 %sext_ln28_60 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1741 'zext' 'zext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1742 [1/2] (3.25ns)   --->   "%input_0_load_218 = load i16* %input_0_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1742 'load' 'input_0_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1743 [1/2] (3.25ns)   --->   "%input_1_load_218 = load i16* %input_1_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1743 'load' 'input_1_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1744 [1/2] (3.25ns)   --->   "%input_2_load_218 = load i16* %input_2_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1744 'load' 'input_2_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1745 [1/2] (3.25ns)   --->   "%input_3_load_218 = load i16* %input_3_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1745 'load' 'input_3_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1746 [1/2] (3.25ns)   --->   "%input_4_load_218 = load i16* %input_4_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1746 'load' 'input_4_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1747 [1/2] (3.25ns)   --->   "%input_5_load_218 = load i16* %input_5_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1747 'load' 'input_5_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1748 [1/2] (3.25ns)   --->   "%input_6_load_218 = load i16* %input_6_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1748 'load' 'input_6_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1749 [1/2] (3.25ns)   --->   "%input_7_load_218 = load i16* %input_7_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1749 'load' 'input_7_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1750 [1/2] (3.25ns)   --->   "%input_8_load_218 = load i16* %input_8_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1750 'load' 'input_8_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1751 [1/2] (3.25ns)   --->   "%input_9_load_218 = load i16* %input_9_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1751 'load' 'input_9_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1752 [1/2] (3.25ns)   --->   "%input_10_load_218 = load i16* %input_10_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1752 'load' 'input_10_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1753 [1/2] (3.25ns)   --->   "%input_11_load_218 = load i16* %input_11_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1753 'load' 'input_11_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1754 [1/2] (3.25ns)   --->   "%input_12_load_218 = load i16* %input_12_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1754 'load' 'input_12_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1755 [1/2] (3.25ns)   --->   "%input_13_load_218 = load i16* %input_13_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1755 'load' 'input_13_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1756 [1/2] (3.25ns)   --->   "%input_14_load_218 = load i16* %input_14_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1756 'load' 'input_14_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1757 [1/2] (3.25ns)   --->   "%input_15_load_218 = load i16* %input_15_addr_218, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1757 'load' 'input_15_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1758 [1/1] (2.06ns)   --->   "%tmp_221 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_218, i16 %input_1_load_218, i16 %input_2_load_218, i16 %input_3_load_218, i16 %input_4_load_218, i16 %input_5_load_218, i16 %input_6_load_218, i16 %input_7_load_218, i16 %input_8_load_218, i16 %input_9_load_218, i16 %input_10_load_218, i16 %input_11_load_218, i16 %input_12_load_218, i16 %input_13_load_218, i16 %input_14_load_218, i16 %input_15_load_218, i32 %zext_ln28_62)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1758 'mux' 'tmp_221' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1759 [1/21] (3.68ns)   --->   "%urem_ln28_16 = urem i17 %add_ln28_45, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1759 'urem' 'urem_ln28_16' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln28_66 = zext i17 %urem_ln28_16 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1760 'zext' 'zext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1761 [1/1] (0.00ns)   --->   "%input_0_addr_219 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1761 'getelementptr' 'input_0_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1762 [2/2] (3.25ns)   --->   "%input_0_load_219 = load i16* %input_0_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1762 'load' 'input_0_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1763 [1/1] (0.00ns)   --->   "%input_1_addr_219 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1763 'getelementptr' 'input_1_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1764 [2/2] (3.25ns)   --->   "%input_1_load_219 = load i16* %input_1_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1764 'load' 'input_1_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1765 [1/1] (0.00ns)   --->   "%input_2_addr_219 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1765 'getelementptr' 'input_2_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1766 [2/2] (3.25ns)   --->   "%input_2_load_219 = load i16* %input_2_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1766 'load' 'input_2_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1767 [1/1] (0.00ns)   --->   "%input_3_addr_219 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1767 'getelementptr' 'input_3_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1768 [2/2] (3.25ns)   --->   "%input_3_load_219 = load i16* %input_3_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1768 'load' 'input_3_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1769 [1/1] (0.00ns)   --->   "%input_4_addr_219 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1769 'getelementptr' 'input_4_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1770 [2/2] (3.25ns)   --->   "%input_4_load_219 = load i16* %input_4_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1770 'load' 'input_4_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1771 [1/1] (0.00ns)   --->   "%input_5_addr_219 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1771 'getelementptr' 'input_5_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1772 [2/2] (3.25ns)   --->   "%input_5_load_219 = load i16* %input_5_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1772 'load' 'input_5_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1773 [1/1] (0.00ns)   --->   "%input_6_addr_219 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1773 'getelementptr' 'input_6_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1774 [2/2] (3.25ns)   --->   "%input_6_load_219 = load i16* %input_6_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1774 'load' 'input_6_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1775 [1/1] (0.00ns)   --->   "%input_7_addr_219 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1775 'getelementptr' 'input_7_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1776 [2/2] (3.25ns)   --->   "%input_7_load_219 = load i16* %input_7_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1776 'load' 'input_7_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1777 [1/1] (0.00ns)   --->   "%input_8_addr_219 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1777 'getelementptr' 'input_8_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1778 [2/2] (3.25ns)   --->   "%input_8_load_219 = load i16* %input_8_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1778 'load' 'input_8_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1779 [1/1] (0.00ns)   --->   "%input_9_addr_219 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1779 'getelementptr' 'input_9_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1780 [2/2] (3.25ns)   --->   "%input_9_load_219 = load i16* %input_9_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1780 'load' 'input_9_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1781 [1/1] (0.00ns)   --->   "%input_10_addr_219 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1781 'getelementptr' 'input_10_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1782 [2/2] (3.25ns)   --->   "%input_10_load_219 = load i16* %input_10_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1782 'load' 'input_10_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1783 [1/1] (0.00ns)   --->   "%input_11_addr_219 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1783 'getelementptr' 'input_11_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1784 [2/2] (3.25ns)   --->   "%input_11_load_219 = load i16* %input_11_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1784 'load' 'input_11_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1785 [1/1] (0.00ns)   --->   "%input_12_addr_219 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1785 'getelementptr' 'input_12_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1786 [2/2] (3.25ns)   --->   "%input_12_load_219 = load i16* %input_12_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1786 'load' 'input_12_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1787 [1/1] (0.00ns)   --->   "%input_13_addr_219 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1787 'getelementptr' 'input_13_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1788 [2/2] (3.25ns)   --->   "%input_13_load_219 = load i16* %input_13_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1788 'load' 'input_13_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1789 [1/1] (0.00ns)   --->   "%input_14_addr_219 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1789 'getelementptr' 'input_14_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1790 [2/2] (3.25ns)   --->   "%input_14_load_219 = load i16* %input_14_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1790 'load' 'input_14_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1791 [1/1] (0.00ns)   --->   "%input_15_addr_219 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1791 'getelementptr' 'input_15_addr_219' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1792 [2/2] (3.25ns)   --->   "%input_15_load_219 = load i16* %input_15_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1792 'load' 'input_15_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1793 [1/21] (3.68ns)   --->   "%urem_ln28_17 = urem i17 %add_ln28_46, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1793 'urem' 'urem_ln28_17' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln28_69 = zext i17 %urem_ln28_17 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1794 'zext' 'zext_ln28_69' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1795 [1/1] (0.00ns)   --->   "%input_0_addr_220 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1795 'getelementptr' 'input_0_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1796 [2/2] (3.25ns)   --->   "%input_0_load_220 = load i16* %input_0_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1796 'load' 'input_0_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1797 [1/1] (0.00ns)   --->   "%input_1_addr_220 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1797 'getelementptr' 'input_1_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1798 [2/2] (3.25ns)   --->   "%input_1_load_220 = load i16* %input_1_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1798 'load' 'input_1_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1799 [1/1] (0.00ns)   --->   "%input_2_addr_220 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1799 'getelementptr' 'input_2_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1800 [2/2] (3.25ns)   --->   "%input_2_load_220 = load i16* %input_2_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1800 'load' 'input_2_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1801 [1/1] (0.00ns)   --->   "%input_3_addr_220 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1801 'getelementptr' 'input_3_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1802 [2/2] (3.25ns)   --->   "%input_3_load_220 = load i16* %input_3_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1802 'load' 'input_3_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1803 [1/1] (0.00ns)   --->   "%input_4_addr_220 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1803 'getelementptr' 'input_4_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1804 [2/2] (3.25ns)   --->   "%input_4_load_220 = load i16* %input_4_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1804 'load' 'input_4_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1805 [1/1] (0.00ns)   --->   "%input_5_addr_220 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1805 'getelementptr' 'input_5_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1806 [2/2] (3.25ns)   --->   "%input_5_load_220 = load i16* %input_5_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1806 'load' 'input_5_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1807 [1/1] (0.00ns)   --->   "%input_6_addr_220 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1807 'getelementptr' 'input_6_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1808 [2/2] (3.25ns)   --->   "%input_6_load_220 = load i16* %input_6_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1808 'load' 'input_6_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1809 [1/1] (0.00ns)   --->   "%input_7_addr_220 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1809 'getelementptr' 'input_7_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1810 [2/2] (3.25ns)   --->   "%input_7_load_220 = load i16* %input_7_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1810 'load' 'input_7_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1811 [1/1] (0.00ns)   --->   "%input_8_addr_220 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1811 'getelementptr' 'input_8_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1812 [2/2] (3.25ns)   --->   "%input_8_load_220 = load i16* %input_8_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1812 'load' 'input_8_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1813 [1/1] (0.00ns)   --->   "%input_9_addr_220 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1813 'getelementptr' 'input_9_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1814 [2/2] (3.25ns)   --->   "%input_9_load_220 = load i16* %input_9_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1814 'load' 'input_9_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1815 [1/1] (0.00ns)   --->   "%input_10_addr_220 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1815 'getelementptr' 'input_10_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1816 [2/2] (3.25ns)   --->   "%input_10_load_220 = load i16* %input_10_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1816 'load' 'input_10_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1817 [1/1] (0.00ns)   --->   "%input_11_addr_220 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1817 'getelementptr' 'input_11_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1818 [2/2] (3.25ns)   --->   "%input_11_load_220 = load i16* %input_11_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1818 'load' 'input_11_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1819 [1/1] (0.00ns)   --->   "%input_12_addr_220 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1819 'getelementptr' 'input_12_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1820 [2/2] (3.25ns)   --->   "%input_12_load_220 = load i16* %input_12_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1820 'load' 'input_12_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1821 [1/1] (0.00ns)   --->   "%input_13_addr_220 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1821 'getelementptr' 'input_13_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1822 [2/2] (3.25ns)   --->   "%input_13_load_220 = load i16* %input_13_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1822 'load' 'input_13_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1823 [1/1] (0.00ns)   --->   "%input_14_addr_220 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1823 'getelementptr' 'input_14_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1824 [2/2] (3.25ns)   --->   "%input_14_load_220 = load i16* %input_14_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1824 'load' 'input_14_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1825 [1/1] (0.00ns)   --->   "%input_15_addr_220 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1825 'getelementptr' 'input_15_addr_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1826 [2/2] (3.25ns)   --->   "%input_15_load_220 = load i16* %input_15_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1826 'load' 'input_15_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1827 [3/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1827 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 15.6>
ST_76 : Operation 1828 [1/1] (2.06ns)   --->   "%tmp_220 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_213, i16 %input_1_load_213, i16 %input_2_load_213, i16 %input_3_load_213, i16 %input_4_load_213, i16 %input_5_load_213, i16 %input_6_load_213, i16 %input_7_load_213, i16 %input_8_load_213, i16 %input_9_load_213, i16 %input_10_load_213, i16 %input_11_load_213, i16 %input_12_load_213, i16 %input_13_load_213, i16 %input_14_load_213, i16 %input_15_load_213, i32 %zext_ln28_47)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1828 'mux' 'tmp_220' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln28_28 = sext i16 %tmp_220 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1829 'sext' 'sext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1830 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_34 = mul i30 %sext_ln28_28, %sext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1830 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1831 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_34, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1831 'partselect' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln28_29 = sext i16 %tmp_221 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1832 'sext' 'sext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1833 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_36 = mul i30 %sext_ln28_29, %sext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1833 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_36, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1834 'partselect' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1835 [1/1] (2.06ns)   --->   "%tmp_223 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_215, i16 %input_1_load_215, i16 %input_2_load_215, i16 %input_3_load_215, i16 %input_4_load_215, i16 %input_5_load_215, i16 %input_6_load_215, i16 %input_7_load_215, i16 %input_8_load_215, i16 %input_9_load_215, i16 %input_10_load_215, i16 %input_11_load_215, i16 %input_12_load_215, i16 %input_13_load_215, i16 %input_14_load_215, i16 %input_15_load_215, i32 %zext_ln28_53)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1835 'mux' 'tmp_223' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln28_31 = sext i16 %tmp_223 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1836 'sext' 'sext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1837 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_38 = mul i30 %sext_ln28_31, %sext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1837 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_38, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1838 'partselect' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln28_61 = sext i9 %tmp_500 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1839 'sext' 'sext_ln28_61' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln28_65 = zext i17 %sext_ln28_61 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1840 'zext' 'zext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1841 [1/2] (3.25ns)   --->   "%input_0_load_219 = load i16* %input_0_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1841 'load' 'input_0_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1842 [1/2] (3.25ns)   --->   "%input_1_load_219 = load i16* %input_1_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1842 'load' 'input_1_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1843 [1/2] (3.25ns)   --->   "%input_2_load_219 = load i16* %input_2_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1843 'load' 'input_2_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1844 [1/2] (3.25ns)   --->   "%input_3_load_219 = load i16* %input_3_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1844 'load' 'input_3_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1845 [1/2] (3.25ns)   --->   "%input_4_load_219 = load i16* %input_4_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1845 'load' 'input_4_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1846 [1/2] (3.25ns)   --->   "%input_5_load_219 = load i16* %input_5_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1846 'load' 'input_5_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1847 [1/2] (3.25ns)   --->   "%input_6_load_219 = load i16* %input_6_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1847 'load' 'input_6_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1848 [1/2] (3.25ns)   --->   "%input_7_load_219 = load i16* %input_7_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1848 'load' 'input_7_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1849 [1/2] (3.25ns)   --->   "%input_8_load_219 = load i16* %input_8_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1849 'load' 'input_8_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1850 [1/2] (3.25ns)   --->   "%input_9_load_219 = load i16* %input_9_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1850 'load' 'input_9_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1851 [1/2] (3.25ns)   --->   "%input_10_load_219 = load i16* %input_10_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1851 'load' 'input_10_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1852 [1/2] (3.25ns)   --->   "%input_11_load_219 = load i16* %input_11_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1852 'load' 'input_11_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1853 [1/2] (3.25ns)   --->   "%input_12_load_219 = load i16* %input_12_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1853 'load' 'input_12_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1854 [1/2] (3.25ns)   --->   "%input_13_load_219 = load i16* %input_13_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1854 'load' 'input_13_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1855 [1/2] (3.25ns)   --->   "%input_14_load_219 = load i16* %input_14_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1855 'load' 'input_14_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1856 [1/2] (3.25ns)   --->   "%input_15_load_219 = load i16* %input_15_addr_219, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1856 'load' 'input_15_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1857 [1/1] (2.06ns)   --->   "%tmp_224 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_219, i16 %input_1_load_219, i16 %input_2_load_219, i16 %input_3_load_219, i16 %input_4_load_219, i16 %input_5_load_219, i16 %input_6_load_219, i16 %input_7_load_219, i16 %input_8_load_219, i16 %input_9_load_219, i16 %input_10_load_219, i16 %input_11_load_219, i16 %input_12_load_219, i16 %input_13_load_219, i16 %input_14_load_219, i16 %input_15_load_219, i32 %zext_ln28_65)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1857 'mux' 'tmp_224' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln28_32 = sext i16 %tmp_224 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1858 'sext' 'sext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1859 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_40 = mul i30 %sext_ln28_32, %sext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1859 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1860 'partselect' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1861 [1/1] (2.06ns)   --->   "%tmp_226 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_217, i16 %input_1_load_217, i16 %input_2_load_217, i16 %input_3_load_217, i16 %input_4_load_217, i16 %input_5_load_217, i16 %input_6_load_217, i16 %input_7_load_217, i16 %input_8_load_217, i16 %input_9_load_217, i16 %input_10_load_217, i16 %input_11_load_217, i16 %input_12_load_217, i16 %input_13_load_217, i16 %input_14_load_217, i16 %input_15_load_217, i32 %zext_ln28_59)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1861 'mux' 'tmp_226' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln28_34 = sext i16 %tmp_226 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1862 'sext' 'sext_ln28_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1863 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_42 = mul i30 %sext_ln28_34, %sext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1863 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_42, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1864 'partselect' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln28_62 = sext i9 %tmp_501 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1865 'sext' 'sext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln28_68 = zext i17 %sext_ln28_62 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1866 'zext' 'zext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1867 [1/2] (3.25ns)   --->   "%input_0_load_220 = load i16* %input_0_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1867 'load' 'input_0_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1868 [1/2] (3.25ns)   --->   "%input_1_load_220 = load i16* %input_1_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1868 'load' 'input_1_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1869 [1/2] (3.25ns)   --->   "%input_2_load_220 = load i16* %input_2_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1869 'load' 'input_2_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1870 [1/2] (3.25ns)   --->   "%input_3_load_220 = load i16* %input_3_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1870 'load' 'input_3_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1871 [1/2] (3.25ns)   --->   "%input_4_load_220 = load i16* %input_4_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1871 'load' 'input_4_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1872 [1/2] (3.25ns)   --->   "%input_5_load_220 = load i16* %input_5_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1872 'load' 'input_5_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1873 [1/2] (3.25ns)   --->   "%input_6_load_220 = load i16* %input_6_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1873 'load' 'input_6_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1874 [1/2] (3.25ns)   --->   "%input_7_load_220 = load i16* %input_7_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1874 'load' 'input_7_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1875 [1/2] (3.25ns)   --->   "%input_8_load_220 = load i16* %input_8_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1875 'load' 'input_8_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1876 [1/2] (3.25ns)   --->   "%input_9_load_220 = load i16* %input_9_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1876 'load' 'input_9_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1877 [1/2] (3.25ns)   --->   "%input_10_load_220 = load i16* %input_10_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1877 'load' 'input_10_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1878 [1/2] (3.25ns)   --->   "%input_11_load_220 = load i16* %input_11_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1878 'load' 'input_11_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1879 [1/2] (3.25ns)   --->   "%input_12_load_220 = load i16* %input_12_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1879 'load' 'input_12_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1880 [1/2] (3.25ns)   --->   "%input_13_load_220 = load i16* %input_13_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1880 'load' 'input_13_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1881 [1/2] (3.25ns)   --->   "%input_14_load_220 = load i16* %input_14_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1881 'load' 'input_14_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1882 [1/2] (3.25ns)   --->   "%input_15_load_220 = load i16* %input_15_addr_220, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1882 'load' 'input_15_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1883 [1/1] (2.06ns)   --->   "%tmp_227 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_220, i16 %input_1_load_220, i16 %input_2_load_220, i16 %input_3_load_220, i16 %input_4_load_220, i16 %input_5_load_220, i16 %input_6_load_220, i16 %input_7_load_220, i16 %input_8_load_220, i16 %input_9_load_220, i16 %input_10_load_220, i16 %input_11_load_220, i16 %input_12_load_220, i16 %input_13_load_220, i16 %input_14_load_220, i16 %input_15_load_220, i32 %zext_ln28_68)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1883 'mux' 'tmp_227' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln28_35 = sext i16 %tmp_227 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1884 'sext' 'sext_ln28_35' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1885 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_44 = mul i30 %sext_ln28_35, %sext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1885 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_44, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1886 'partselect' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_48 = add i16 %trunc_ln28_22, %trunc_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1887 'add' 'add_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1888 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_49 = add i16 %add_ln28_48, %trunc_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1888 'add' 'add_ln28_49' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_52 = add i16 %trunc_ln28_18, %trunc_ln28_25" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1889 'add' 'add_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1890 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_53 = add i16 %add_ln28_52, %trunc_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1890 'add' 'add_ln28_53' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1891 [2/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1891 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 17.4>
ST_77 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i16 %tmp_219 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1892 'sext' 'sext_ln28_27' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1893 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_33 = mul i30 %sext_ln28_27, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1893 'mul' 'mul_ln28_33' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1894 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_33, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1894 'partselect' 'trunc_ln28_17' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln28_30 = sext i16 %tmp_222 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1895 'sext' 'sext_ln28_30' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1896 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_37 = mul i30 %sext_ln28_30, %sext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1896 'mul' 'mul_ln28_37' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1897 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_37, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1897 'partselect' 'trunc_ln28_20' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln28_33 = sext i16 %tmp_225 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1898 'sext' 'sext_ln28_33' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1899 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_41 = mul i30 %sext_ln28_33, %sext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1899 'mul' 'mul_ln28_41' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_41, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1900 'partselect' 'trunc_ln28_23' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1901 [1/1] (2.07ns)   --->   "%add_ln28_47 = add i16 %bias_load, %trunc_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1901 'add' 'add_ln28_47' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_50 = add i16 %add_ln28_49, %add_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1902 'add' 'add_ln28_50' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_51 = add i16 %trunc_ln28_20, %trunc_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1903 'add' 'add_ln28_51' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1904 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_54 = add i16 %add_ln28_53, %add_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1904 'add' 'add_ln28_54' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1905 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_55 = add i16 %add_ln28_54, %add_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1905 'add' 'add_ln28_55' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i9 %tmp_502 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1906 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1907 [1/21] (3.68ns)   --->   "%urem_ln36_2 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1907 'urem' 'urem_ln36_2' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i17 %urem_ln36_2 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1908 'zext' 'zext_ln36_7' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1909 [1/1] (0.00ns)   --->   "%output_0_addr_178 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1909 'getelementptr' 'output_0_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1910 [1/1] (0.00ns)   --->   "%output_1_addr_178 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1910 'getelementptr' 'output_1_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1911 [1/1] (0.00ns)   --->   "%output_2_addr_178 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1911 'getelementptr' 'output_2_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1912 [1/1] (0.00ns)   --->   "%output_3_addr_178 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1912 'getelementptr' 'output_3_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1913 [1/1] (0.00ns)   --->   "%output_4_addr_178 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1913 'getelementptr' 'output_4_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1914 [1/1] (0.00ns)   --->   "%output_5_addr_178 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1914 'getelementptr' 'output_5_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1915 [1/1] (0.00ns)   --->   "%output_6_addr_178 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1915 'getelementptr' 'output_6_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1916 [1/1] (0.00ns)   --->   "%output_7_addr_178 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1916 'getelementptr' 'output_7_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1917 [1/1] (0.00ns)   --->   "%output_8_addr_178 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1917 'getelementptr' 'output_8_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1918 [1/1] (0.00ns)   --->   "%output_9_addr_178 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1918 'getelementptr' 'output_9_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1919 [1/1] (0.00ns)   --->   "%output_10_addr_178 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1919 'getelementptr' 'output_10_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1920 [1/1] (0.00ns)   --->   "%output_11_addr_178 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1920 'getelementptr' 'output_11_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1921 [1/1] (0.00ns)   --->   "%output_12_addr_178 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1921 'getelementptr' 'output_12_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1922 [1/1] (0.00ns)   --->   "%output_13_addr_178 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1922 'getelementptr' 'output_13_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1923 [1/1] (0.00ns)   --->   "%output_14_addr_178 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1923 'getelementptr' 'output_14_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1924 [1/1] (0.00ns)   --->   "%output_15_addr_178 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1924 'getelementptr' 'output_15_addr_178' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1925 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_2, label %branch31 [
    i17 0, label %branch16
    i17 1, label %branch17
    i17 2, label %branch18
    i17 3, label %branch19
    i17 4, label %branch20
    i17 5, label %branch21
    i17 6, label %branch22
    i17 7, label %branch23
    i17 8, label %branch24
    i17 9, label %branch25
    i17 10, label %branch26
    i17 11, label %branch27
    i17 12, label %branch28
    i17 13, label %branch29
    i17 14, label %branch30
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1925 'switch' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 1.42>
ST_77 : Operation 1926 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_14_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1926 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1927 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1927 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 14)> <Delay = 0.00>
ST_77 : Operation 1928 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_13_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1928 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1929 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1929 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 13)> <Delay = 0.00>
ST_77 : Operation 1930 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_12_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1930 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1931 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1931 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 12)> <Delay = 0.00>
ST_77 : Operation 1932 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_11_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1932 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1933 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1933 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 11)> <Delay = 0.00>
ST_77 : Operation 1934 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_10_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1934 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1935 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1935 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 10)> <Delay = 0.00>
ST_77 : Operation 1936 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_9_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1936 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1937 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1937 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 9)> <Delay = 0.00>
ST_77 : Operation 1938 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_8_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1938 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1939 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1939 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 8)> <Delay = 0.00>
ST_77 : Operation 1940 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_7_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1940 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1941 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1941 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 7)> <Delay = 0.00>
ST_77 : Operation 1942 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_6_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1942 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1943 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1943 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 6)> <Delay = 0.00>
ST_77 : Operation 1944 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_5_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1944 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1945 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1945 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 5)> <Delay = 0.00>
ST_77 : Operation 1946 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_4_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1946 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1947 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1947 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 4)> <Delay = 0.00>
ST_77 : Operation 1948 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_3_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1948 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1949 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1949 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 3)> <Delay = 0.00>
ST_77 : Operation 1950 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_2_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1950 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1951 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1951 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 2)> <Delay = 0.00>
ST_77 : Operation 1952 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_1_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1952 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1953 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1953 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 1)> <Delay = 0.00>
ST_77 : Operation 1954 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_0_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1954 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1955 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1955 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 == 0)> <Delay = 0.00>
ST_77 : Operation 1956 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_15_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1956 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 != 0 & sext_ln36_2 != 1 & sext_ln36_2 != 2 & sext_ln36_2 != 3 & sext_ln36_2 != 4 & sext_ln36_2 != 5 & sext_ln36_2 != 6 & sext_ln36_2 != 7 & sext_ln36_2 != 8 & sext_ln36_2 != 9 & sext_ln36_2 != 10 & sext_ln36_2 != 11 & sext_ln36_2 != 12 & sext_ln36_2 != 13 & sext_ln36_2 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1957 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1957 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_2 != 0 & sext_ln36_2 != 1 & sext_ln36_2 != 2 & sext_ln36_2 != 3 & sext_ln36_2 != 4 & sext_ln36_2 != 5 & sext_ln36_2 != 6 & sext_ln36_2 != 7 & sext_ln36_2 != 8 & sext_ln36_2 != 9 & sext_ln36_2 != 10 & sext_ln36_2 != 11 & sext_ln36_2 != 12 & sext_ln36_2 != 13 & sext_ln36_2 != 14)> <Delay = 0.00>
ST_77 : Operation 1958 [1/1] (2.42ns)   --->   "%icmp_ln21_3 = icmp eq i16 %or_ln28_2, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1958 'icmp' 'icmp_ln21_3' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1959 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %3, label %1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1959 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1960 [1/1] (2.06ns)   --->   "%tmp_228 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_213, i16 %input_1_load_213, i16 %input_2_load_213, i16 %input_3_load_213, i16 %input_4_load_213, i16 %input_5_load_213, i16 %input_6_load_213, i16 %input_7_load_213, i16 %input_8_load_213, i16 %input_9_load_213, i16 %input_10_load_213, i16 %input_11_load_213, i16 %input_12_load_213, i16 %input_13_load_213, i16 %input_14_load_213, i16 %input_15_load_213, i32 %zext_ln28_47)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1960 'mux' 'tmp_228' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln28_36 = sext i16 %tmp_228 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1961 'sext' 'sext_ln28_36' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1962 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_45 = mul i30 %sext_ln28_36, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1962 'mul' 'mul_ln28_45' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_45, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1963 'partselect' 'trunc_ln28_26' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1964 [1/1] (2.07ns)   --->   "%add_ln28_56 = add i17 %zext_ln28_45, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1964 'add' 'add_ln28_56' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1965 [1/1] (2.10ns)   --->   "%add_ln28_57 = add i17 %tmp5_0_0_0_cast, %add_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1965 'add' 'add_ln28_57' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln28_70 = zext i17 %add_ln28_57 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1966 'zext' 'zext_ln28_70' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1967 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_46 = mul i36 %zext_ln28_70, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1967 'mul' 'mul_ln28_46' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_503 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_46, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1968 'partselect' 'tmp_503' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1969 [21/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1969 'urem' 'urem_ln28_18' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1970 [1/1] (2.07ns)   --->   "%add_ln28_58 = add i17 %zext_ln28_45, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1970 'add' 'add_ln28_58' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1971 [1/1] (2.10ns)   --->   "%add_ln28_59 = add i17 %tmp5_0_0_0_cast, %add_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1971 'add' 'add_ln28_59' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln28_73 = zext i17 %add_ln28_59 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1972 'zext' 'zext_ln28_73' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1973 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_48 = mul i36 %zext_ln28_73, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1973 'mul' 'mul_ln28_48' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1974 [1/1] (0.00ns)   --->   "%tmp_504 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_48, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1974 'partselect' 'tmp_504' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1975 [21/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1975 'urem' 'urem_ln28_19' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1976 [1/1] (2.06ns)   --->   "%tmp_231 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_215, i16 %input_1_load_215, i16 %input_2_load_215, i16 %input_3_load_215, i16 %input_4_load_215, i16 %input_5_load_215, i16 %input_6_load_215, i16 %input_7_load_215, i16 %input_8_load_215, i16 %input_9_load_215, i16 %input_10_load_215, i16 %input_11_load_215, i16 %input_12_load_215, i16 %input_13_load_215, i16 %input_14_load_215, i16 %input_15_load_215, i32 %zext_ln28_53)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1976 'mux' 'tmp_231' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln28_39 = sext i16 %tmp_231 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1977 'sext' 'sext_ln28_39' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1978 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_50 = mul i30 %sext_ln28_39, %sext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1978 'mul' 'mul_ln28_50' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_50, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1979 'partselect' 'trunc_ln28_29' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1980 [1/1] (2.06ns)   --->   "%tmp_234 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_217, i16 %input_1_load_217, i16 %input_2_load_217, i16 %input_3_load_217, i16 %input_4_load_217, i16 %input_5_load_217, i16 %input_6_load_217, i16 %input_7_load_217, i16 %input_8_load_217, i16 %input_9_load_217, i16 %input_10_load_217, i16 %input_11_load_217, i16 %input_12_load_217, i16 %input_13_load_217, i16 %input_14_load_217, i16 %input_15_load_217, i32 %zext_ln28_59)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1980 'mux' 'tmp_234' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln28_42 = sext i16 %tmp_234 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1981 'sext' 'sext_ln28_42' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1982 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_55 = mul i30 %sext_ln28_42, %sext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1982 'mul' 'mul_ln28_55' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_55, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1983 'partselect' 'trunc_ln28_32' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1984 [1/1] (2.07ns)   --->   "%add_ln28_64 = add i16 %bias_load, %trunc_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1984 'add' 'add_ln28_64' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1985 [1/1] (2.07ns)   --->   "%add_ln36_3 = add i17 %tmp7_0_cast, %zext_ln28_45" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1985 'add' 'add_ln36_3' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1986 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 1986 'br' <Predicate = (icmp_ln21_3) | (icmp_ln21_2) | (icmp_ln21_1) | (icmp_ln21)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 8.48>
ST_78 : Operation 1987 [20/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1987 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1988 [20/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1988 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1989 [1/1] (2.10ns)   --->   "%add_ln28_60 = add i17 %tmp5_0_1_0_cast, %add_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1989 'add' 'add_ln28_60' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln28_76 = zext i17 %add_ln28_60 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1990 'zext' 'zext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1991 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_51 = mul i36 %zext_ln28_76, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1991 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_505 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_51, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1992 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1993 [21/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1993 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1994 [1/1] (2.10ns)   --->   "%add_ln28_61 = add i17 %tmp5_0_1_0_cast, %add_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1994 'add' 'add_ln28_61' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln28_79 = zext i17 %add_ln28_61 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1995 'zext' 'zext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1996 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_53 = mul i36 %zext_ln28_79, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1996 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_506 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_53, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1997 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1998 [21/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1998 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1999 [1/1] (2.10ns)   --->   "%add_ln28_62 = add i17 %tmp5_0_2_0_cast, %add_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1999 'add' 'add_ln28_62' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2000 [1/1] (2.10ns)   --->   "%add_ln28_63 = add i17 %tmp5_0_2_0_cast, %add_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2000 'add' 'add_ln28_63' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.38>
ST_79 : Operation 2001 [19/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2001 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2002 [19/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2002 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2003 [20/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2003 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2004 [20/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2004 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln28_82 = zext i17 %add_ln28_62 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2005 'zext' 'zext_ln28_82' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2006 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_56 = mul i36 %zext_ln28_82, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2006 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_507 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_56, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2007 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2008 [21/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2008 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln28_85 = zext i17 %add_ln28_63 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2009 'zext' 'zext_ln28_85' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2010 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_58 = mul i36 %zext_ln28_85, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2010 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_508 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_58, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2011 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2012 [21/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2012 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.68>
ST_80 : Operation 2013 [18/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2013 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2014 [18/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2014 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2015 [19/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2015 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2016 [19/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2016 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2017 [20/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2017 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2018 [20/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2018 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.38>
ST_81 : Operation 2019 [17/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2019 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2020 [17/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2020 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2021 [18/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2021 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2022 [18/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2022 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2023 [19/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2023 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2024 [19/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2024 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i17 %add_ln36_3 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2025 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2026 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_3 = mul i36 %zext_ln36_8, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2026 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_509 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_3, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2027 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2028 [21/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2028 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.68>
ST_82 : Operation 2029 [16/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2029 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2030 [16/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2030 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2031 [17/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2031 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2032 [17/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2032 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2033 [18/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2033 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2034 [18/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2034 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2035 [20/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2035 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.68>
ST_83 : Operation 2036 [15/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2036 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2037 [15/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2037 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2038 [16/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2038 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2039 [16/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2039 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2040 [17/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2040 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2041 [17/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2041 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2042 [19/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2042 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.68>
ST_84 : Operation 2043 [14/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2043 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2044 [14/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2044 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2045 [15/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2045 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2046 [15/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2046 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2047 [16/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2047 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2048 [16/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2048 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2049 [18/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2049 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.68>
ST_85 : Operation 2050 [13/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2050 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2051 [13/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2051 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2052 [14/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2052 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2053 [14/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2053 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2054 [15/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2054 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2055 [15/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2055 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2056 [17/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2056 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.68>
ST_86 : Operation 2057 [12/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2057 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2058 [12/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2058 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2059 [13/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2059 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2060 [13/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2060 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2061 [14/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2061 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2062 [14/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2062 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2063 [16/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2063 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.68>
ST_87 : Operation 2064 [11/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2064 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2065 [11/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2065 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2066 [12/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2066 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2067 [12/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2067 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2068 [13/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2068 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2069 [13/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2069 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2070 [15/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2070 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.68>
ST_88 : Operation 2071 [10/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2071 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2072 [10/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2072 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2073 [11/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2073 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2074 [11/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2074 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2075 [12/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2075 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2076 [12/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2076 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2077 [14/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2077 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.68>
ST_89 : Operation 2078 [9/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2078 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2079 [9/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2079 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2080 [10/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2080 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2081 [10/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2081 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2082 [11/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2082 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2083 [11/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2083 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2084 [13/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2084 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.68>
ST_90 : Operation 2085 [8/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2085 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2086 [8/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2086 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2087 [9/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2087 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2088 [9/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2088 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2089 [10/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2089 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2090 [10/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2090 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2091 [12/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2091 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.68>
ST_91 : Operation 2092 [7/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2092 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2093 [7/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2093 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2094 [8/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2094 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2095 [8/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2095 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2096 [9/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2096 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2097 [9/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2097 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2098 [11/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2098 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.68>
ST_92 : Operation 2099 [6/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2099 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2100 [6/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2100 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2101 [7/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2101 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2102 [7/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2102 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2103 [8/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2103 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2104 [8/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2104 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2105 [10/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2105 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.68>
ST_93 : Operation 2106 [5/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2106 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2107 [5/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2107 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2108 [6/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2108 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2109 [6/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2109 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2110 [7/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2110 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2111 [7/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2111 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2112 [9/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2112 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.68>
ST_94 : Operation 2113 [4/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2113 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2114 [4/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2114 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2115 [5/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2115 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2116 [5/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2116 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2117 [6/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2117 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2118 [6/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2118 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2119 [8/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2119 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.68>
ST_95 : Operation 2120 [3/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2120 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2121 [3/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2121 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2122 [4/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2122 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2123 [4/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2123 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2124 [5/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2124 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2125 [5/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2125 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2126 [7/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2126 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.68>
ST_96 : Operation 2127 [2/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2127 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2128 [2/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2128 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2129 [3/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2129 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2130 [3/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2130 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2131 [4/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2131 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2132 [4/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2132 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2133 [6/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2133 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.93>
ST_97 : Operation 2134 [1/21] (3.68ns)   --->   "%urem_ln28_18 = urem i17 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2134 'urem' 'urem_ln28_18' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln28_72 = zext i17 %urem_ln28_18 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2135 'zext' 'zext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2136 [1/1] (0.00ns)   --->   "%input_0_addr_221 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2136 'getelementptr' 'input_0_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2137 [2/2] (3.25ns)   --->   "%input_0_load_221 = load i16* %input_0_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2137 'load' 'input_0_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2138 [1/1] (0.00ns)   --->   "%input_1_addr_221 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2138 'getelementptr' 'input_1_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2139 [2/2] (3.25ns)   --->   "%input_1_load_221 = load i16* %input_1_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2139 'load' 'input_1_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2140 [1/1] (0.00ns)   --->   "%input_2_addr_221 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2140 'getelementptr' 'input_2_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2141 [2/2] (3.25ns)   --->   "%input_2_load_221 = load i16* %input_2_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2141 'load' 'input_2_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2142 [1/1] (0.00ns)   --->   "%input_3_addr_221 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2142 'getelementptr' 'input_3_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2143 [2/2] (3.25ns)   --->   "%input_3_load_221 = load i16* %input_3_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2143 'load' 'input_3_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2144 [1/1] (0.00ns)   --->   "%input_4_addr_221 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2144 'getelementptr' 'input_4_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2145 [2/2] (3.25ns)   --->   "%input_4_load_221 = load i16* %input_4_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2145 'load' 'input_4_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2146 [1/1] (0.00ns)   --->   "%input_5_addr_221 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2146 'getelementptr' 'input_5_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2147 [2/2] (3.25ns)   --->   "%input_5_load_221 = load i16* %input_5_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2147 'load' 'input_5_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2148 [1/1] (0.00ns)   --->   "%input_6_addr_221 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2148 'getelementptr' 'input_6_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2149 [2/2] (3.25ns)   --->   "%input_6_load_221 = load i16* %input_6_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2149 'load' 'input_6_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2150 [1/1] (0.00ns)   --->   "%input_7_addr_221 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2150 'getelementptr' 'input_7_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2151 [2/2] (3.25ns)   --->   "%input_7_load_221 = load i16* %input_7_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2151 'load' 'input_7_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2152 [1/1] (0.00ns)   --->   "%input_8_addr_221 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2152 'getelementptr' 'input_8_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2153 [2/2] (3.25ns)   --->   "%input_8_load_221 = load i16* %input_8_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2153 'load' 'input_8_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2154 [1/1] (0.00ns)   --->   "%input_9_addr_221 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2154 'getelementptr' 'input_9_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2155 [2/2] (3.25ns)   --->   "%input_9_load_221 = load i16* %input_9_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2155 'load' 'input_9_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2156 [1/1] (0.00ns)   --->   "%input_10_addr_221 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2156 'getelementptr' 'input_10_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2157 [2/2] (3.25ns)   --->   "%input_10_load_221 = load i16* %input_10_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2157 'load' 'input_10_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2158 [1/1] (0.00ns)   --->   "%input_11_addr_221 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2158 'getelementptr' 'input_11_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2159 [2/2] (3.25ns)   --->   "%input_11_load_221 = load i16* %input_11_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2159 'load' 'input_11_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2160 [1/1] (0.00ns)   --->   "%input_12_addr_221 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2160 'getelementptr' 'input_12_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2161 [2/2] (3.25ns)   --->   "%input_12_load_221 = load i16* %input_12_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2161 'load' 'input_12_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2162 [1/1] (0.00ns)   --->   "%input_13_addr_221 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2162 'getelementptr' 'input_13_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2163 [2/2] (3.25ns)   --->   "%input_13_load_221 = load i16* %input_13_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2163 'load' 'input_13_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2164 [1/1] (0.00ns)   --->   "%input_14_addr_221 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2164 'getelementptr' 'input_14_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2165 [2/2] (3.25ns)   --->   "%input_14_load_221 = load i16* %input_14_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2165 'load' 'input_14_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2166 [1/1] (0.00ns)   --->   "%input_15_addr_221 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2166 'getelementptr' 'input_15_addr_221' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2167 [2/2] (3.25ns)   --->   "%input_15_load_221 = load i16* %input_15_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2167 'load' 'input_15_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2168 [1/21] (3.68ns)   --->   "%urem_ln28_19 = urem i17 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2168 'urem' 'urem_ln28_19' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln28_75 = zext i17 %urem_ln28_19 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2169 'zext' 'zext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2170 [1/1] (0.00ns)   --->   "%input_0_addr_222 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2170 'getelementptr' 'input_0_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2171 [2/2] (3.25ns)   --->   "%input_0_load_222 = load i16* %input_0_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2171 'load' 'input_0_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2172 [1/1] (0.00ns)   --->   "%input_1_addr_222 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2172 'getelementptr' 'input_1_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2173 [2/2] (3.25ns)   --->   "%input_1_load_222 = load i16* %input_1_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2173 'load' 'input_1_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2174 [1/1] (0.00ns)   --->   "%input_2_addr_222 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2174 'getelementptr' 'input_2_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2175 [2/2] (3.25ns)   --->   "%input_2_load_222 = load i16* %input_2_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2175 'load' 'input_2_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2176 [1/1] (0.00ns)   --->   "%input_3_addr_222 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2176 'getelementptr' 'input_3_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2177 [2/2] (3.25ns)   --->   "%input_3_load_222 = load i16* %input_3_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2177 'load' 'input_3_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2178 [1/1] (0.00ns)   --->   "%input_4_addr_222 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2178 'getelementptr' 'input_4_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2179 [2/2] (3.25ns)   --->   "%input_4_load_222 = load i16* %input_4_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2179 'load' 'input_4_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2180 [1/1] (0.00ns)   --->   "%input_5_addr_222 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2180 'getelementptr' 'input_5_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2181 [2/2] (3.25ns)   --->   "%input_5_load_222 = load i16* %input_5_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2181 'load' 'input_5_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2182 [1/1] (0.00ns)   --->   "%input_6_addr_222 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2182 'getelementptr' 'input_6_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2183 [2/2] (3.25ns)   --->   "%input_6_load_222 = load i16* %input_6_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2183 'load' 'input_6_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2184 [1/1] (0.00ns)   --->   "%input_7_addr_222 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2184 'getelementptr' 'input_7_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2185 [2/2] (3.25ns)   --->   "%input_7_load_222 = load i16* %input_7_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2185 'load' 'input_7_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2186 [1/1] (0.00ns)   --->   "%input_8_addr_222 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2186 'getelementptr' 'input_8_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2187 [2/2] (3.25ns)   --->   "%input_8_load_222 = load i16* %input_8_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2187 'load' 'input_8_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2188 [1/1] (0.00ns)   --->   "%input_9_addr_222 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2188 'getelementptr' 'input_9_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2189 [2/2] (3.25ns)   --->   "%input_9_load_222 = load i16* %input_9_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2189 'load' 'input_9_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2190 [1/1] (0.00ns)   --->   "%input_10_addr_222 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2190 'getelementptr' 'input_10_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2191 [2/2] (3.25ns)   --->   "%input_10_load_222 = load i16* %input_10_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2191 'load' 'input_10_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2192 [1/1] (0.00ns)   --->   "%input_11_addr_222 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2192 'getelementptr' 'input_11_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2193 [2/2] (3.25ns)   --->   "%input_11_load_222 = load i16* %input_11_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2193 'load' 'input_11_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2194 [1/1] (0.00ns)   --->   "%input_12_addr_222 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2194 'getelementptr' 'input_12_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2195 [2/2] (3.25ns)   --->   "%input_12_load_222 = load i16* %input_12_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2195 'load' 'input_12_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2196 [1/1] (0.00ns)   --->   "%input_13_addr_222 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2196 'getelementptr' 'input_13_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2197 [2/2] (3.25ns)   --->   "%input_13_load_222 = load i16* %input_13_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2197 'load' 'input_13_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2198 [1/1] (0.00ns)   --->   "%input_14_addr_222 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2198 'getelementptr' 'input_14_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2199 [2/2] (3.25ns)   --->   "%input_14_load_222 = load i16* %input_14_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2199 'load' 'input_14_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2200 [1/1] (0.00ns)   --->   "%input_15_addr_222 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2200 'getelementptr' 'input_15_addr_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2201 [2/2] (3.25ns)   --->   "%input_15_load_222 = load i16* %input_15_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2201 'load' 'input_15_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2202 [2/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2202 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2203 [2/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2203 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2204 [3/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2204 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2205 [3/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2205 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2206 [5/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2206 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 11.6>
ST_98 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln28_63 = sext i9 %tmp_503 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2207 'sext' 'sext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln28_71 = zext i17 %sext_ln28_63 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2208 'zext' 'zext_ln28_71' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2209 [1/2] (3.25ns)   --->   "%input_0_load_221 = load i16* %input_0_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2209 'load' 'input_0_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2210 [1/2] (3.25ns)   --->   "%input_1_load_221 = load i16* %input_1_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2210 'load' 'input_1_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2211 [1/2] (3.25ns)   --->   "%input_2_load_221 = load i16* %input_2_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2211 'load' 'input_2_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2212 [1/2] (3.25ns)   --->   "%input_3_load_221 = load i16* %input_3_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2212 'load' 'input_3_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2213 [1/2] (3.25ns)   --->   "%input_4_load_221 = load i16* %input_4_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2213 'load' 'input_4_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2214 [1/2] (3.25ns)   --->   "%input_5_load_221 = load i16* %input_5_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2214 'load' 'input_5_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2215 [1/2] (3.25ns)   --->   "%input_6_load_221 = load i16* %input_6_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2215 'load' 'input_6_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2216 [1/2] (3.25ns)   --->   "%input_7_load_221 = load i16* %input_7_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2216 'load' 'input_7_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2217 [1/2] (3.25ns)   --->   "%input_8_load_221 = load i16* %input_8_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2217 'load' 'input_8_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2218 [1/2] (3.25ns)   --->   "%input_9_load_221 = load i16* %input_9_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2218 'load' 'input_9_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2219 [1/2] (3.25ns)   --->   "%input_10_load_221 = load i16* %input_10_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2219 'load' 'input_10_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2220 [1/2] (3.25ns)   --->   "%input_11_load_221 = load i16* %input_11_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2220 'load' 'input_11_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2221 [1/2] (3.25ns)   --->   "%input_12_load_221 = load i16* %input_12_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2221 'load' 'input_12_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2222 [1/2] (3.25ns)   --->   "%input_13_load_221 = load i16* %input_13_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2222 'load' 'input_13_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2223 [1/2] (3.25ns)   --->   "%input_14_load_221 = load i16* %input_14_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2223 'load' 'input_14_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2224 [1/2] (3.25ns)   --->   "%input_15_load_221 = load i16* %input_15_addr_221, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2224 'load' 'input_15_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2225 [1/1] (2.06ns)   --->   "%tmp_229 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_221, i16 %input_1_load_221, i16 %input_2_load_221, i16 %input_3_load_221, i16 %input_4_load_221, i16 %input_5_load_221, i16 %input_6_load_221, i16 %input_7_load_221, i16 %input_8_load_221, i16 %input_9_load_221, i16 %input_10_load_221, i16 %input_11_load_221, i16 %input_12_load_221, i16 %input_13_load_221, i16 %input_14_load_221, i16 %input_15_load_221, i32 %zext_ln28_71)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2225 'mux' 'tmp_229' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln28_37 = sext i16 %tmp_229 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2226 'sext' 'sext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2227 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_47 = mul i30 %sext_ln28_37, %sext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2227 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_47, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2228 'partselect' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln28_64 = sext i9 %tmp_504 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2229 'sext' 'sext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln28_74 = zext i17 %sext_ln28_64 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2230 'zext' 'zext_ln28_74' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2231 [1/2] (3.25ns)   --->   "%input_0_load_222 = load i16* %input_0_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2231 'load' 'input_0_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2232 [1/2] (3.25ns)   --->   "%input_1_load_222 = load i16* %input_1_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2232 'load' 'input_1_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2233 [1/2] (3.25ns)   --->   "%input_2_load_222 = load i16* %input_2_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2233 'load' 'input_2_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2234 [1/2] (3.25ns)   --->   "%input_3_load_222 = load i16* %input_3_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2234 'load' 'input_3_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2235 [1/2] (3.25ns)   --->   "%input_4_load_222 = load i16* %input_4_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2235 'load' 'input_4_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2236 [1/2] (3.25ns)   --->   "%input_5_load_222 = load i16* %input_5_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2236 'load' 'input_5_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2237 [1/2] (3.25ns)   --->   "%input_6_load_222 = load i16* %input_6_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2237 'load' 'input_6_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2238 [1/2] (3.25ns)   --->   "%input_7_load_222 = load i16* %input_7_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2238 'load' 'input_7_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2239 [1/2] (3.25ns)   --->   "%input_8_load_222 = load i16* %input_8_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2239 'load' 'input_8_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2240 [1/2] (3.25ns)   --->   "%input_9_load_222 = load i16* %input_9_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2240 'load' 'input_9_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2241 [1/2] (3.25ns)   --->   "%input_10_load_222 = load i16* %input_10_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2241 'load' 'input_10_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2242 [1/2] (3.25ns)   --->   "%input_11_load_222 = load i16* %input_11_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2242 'load' 'input_11_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2243 [1/2] (3.25ns)   --->   "%input_12_load_222 = load i16* %input_12_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2243 'load' 'input_12_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2244 [1/2] (3.25ns)   --->   "%input_13_load_222 = load i16* %input_13_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2244 'load' 'input_13_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2245 [1/2] (3.25ns)   --->   "%input_14_load_222 = load i16* %input_14_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2245 'load' 'input_14_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2246 [1/2] (3.25ns)   --->   "%input_15_load_222 = load i16* %input_15_addr_222, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2246 'load' 'input_15_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2247 [1/1] (2.06ns)   --->   "%tmp_230 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_222, i16 %input_1_load_222, i16 %input_2_load_222, i16 %input_3_load_222, i16 %input_4_load_222, i16 %input_5_load_222, i16 %input_6_load_222, i16 %input_7_load_222, i16 %input_8_load_222, i16 %input_9_load_222, i16 %input_10_load_222, i16 %input_11_load_222, i16 %input_12_load_222, i16 %input_13_load_222, i16 %input_14_load_222, i16 %input_15_load_222, i32 %zext_ln28_74)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2247 'mux' 'tmp_230' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln28_38 = sext i16 %tmp_230 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2248 'sext' 'sext_ln28_38' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2249 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_49 = mul i30 %sext_ln28_38, %sext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2249 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2250 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_49, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2250 'partselect' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2251 [1/21] (3.68ns)   --->   "%urem_ln28_20 = urem i17 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2251 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln28_78 = zext i17 %urem_ln28_20 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2252 'zext' 'zext_ln28_78' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2253 [1/1] (0.00ns)   --->   "%input_0_addr_223 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2253 'getelementptr' 'input_0_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2254 [2/2] (3.25ns)   --->   "%input_0_load_223 = load i16* %input_0_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2254 'load' 'input_0_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2255 [1/1] (0.00ns)   --->   "%input_1_addr_223 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2255 'getelementptr' 'input_1_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2256 [2/2] (3.25ns)   --->   "%input_1_load_223 = load i16* %input_1_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2256 'load' 'input_1_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2257 [1/1] (0.00ns)   --->   "%input_2_addr_223 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2257 'getelementptr' 'input_2_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2258 [2/2] (3.25ns)   --->   "%input_2_load_223 = load i16* %input_2_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2258 'load' 'input_2_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2259 [1/1] (0.00ns)   --->   "%input_3_addr_223 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2259 'getelementptr' 'input_3_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2260 [2/2] (3.25ns)   --->   "%input_3_load_223 = load i16* %input_3_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2260 'load' 'input_3_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2261 [1/1] (0.00ns)   --->   "%input_4_addr_223 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2261 'getelementptr' 'input_4_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2262 [2/2] (3.25ns)   --->   "%input_4_load_223 = load i16* %input_4_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2262 'load' 'input_4_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2263 [1/1] (0.00ns)   --->   "%input_5_addr_223 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2263 'getelementptr' 'input_5_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2264 [2/2] (3.25ns)   --->   "%input_5_load_223 = load i16* %input_5_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2264 'load' 'input_5_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2265 [1/1] (0.00ns)   --->   "%input_6_addr_223 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2265 'getelementptr' 'input_6_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2266 [2/2] (3.25ns)   --->   "%input_6_load_223 = load i16* %input_6_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2266 'load' 'input_6_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2267 [1/1] (0.00ns)   --->   "%input_7_addr_223 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2267 'getelementptr' 'input_7_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2268 [2/2] (3.25ns)   --->   "%input_7_load_223 = load i16* %input_7_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2268 'load' 'input_7_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2269 [1/1] (0.00ns)   --->   "%input_8_addr_223 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2269 'getelementptr' 'input_8_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2270 [2/2] (3.25ns)   --->   "%input_8_load_223 = load i16* %input_8_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2270 'load' 'input_8_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2271 [1/1] (0.00ns)   --->   "%input_9_addr_223 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2271 'getelementptr' 'input_9_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2272 [2/2] (3.25ns)   --->   "%input_9_load_223 = load i16* %input_9_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2272 'load' 'input_9_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2273 [1/1] (0.00ns)   --->   "%input_10_addr_223 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2273 'getelementptr' 'input_10_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2274 [2/2] (3.25ns)   --->   "%input_10_load_223 = load i16* %input_10_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2274 'load' 'input_10_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2275 [1/1] (0.00ns)   --->   "%input_11_addr_223 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2275 'getelementptr' 'input_11_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2276 [2/2] (3.25ns)   --->   "%input_11_load_223 = load i16* %input_11_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2276 'load' 'input_11_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2277 [1/1] (0.00ns)   --->   "%input_12_addr_223 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2277 'getelementptr' 'input_12_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2278 [2/2] (3.25ns)   --->   "%input_12_load_223 = load i16* %input_12_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2278 'load' 'input_12_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2279 [1/1] (0.00ns)   --->   "%input_13_addr_223 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2279 'getelementptr' 'input_13_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2280 [2/2] (3.25ns)   --->   "%input_13_load_223 = load i16* %input_13_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2280 'load' 'input_13_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2281 [1/1] (0.00ns)   --->   "%input_14_addr_223 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2281 'getelementptr' 'input_14_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2282 [2/2] (3.25ns)   --->   "%input_14_load_223 = load i16* %input_14_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2282 'load' 'input_14_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2283 [1/1] (0.00ns)   --->   "%input_15_addr_223 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2283 'getelementptr' 'input_15_addr_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2284 [2/2] (3.25ns)   --->   "%input_15_load_223 = load i16* %input_15_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2284 'load' 'input_15_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2285 [1/21] (3.68ns)   --->   "%urem_ln28_21 = urem i17 %add_ln28_61, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2285 'urem' 'urem_ln28_21' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln28_81 = zext i17 %urem_ln28_21 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2286 'zext' 'zext_ln28_81' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2287 [1/1] (0.00ns)   --->   "%input_0_addr_224 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2287 'getelementptr' 'input_0_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2288 [2/2] (3.25ns)   --->   "%input_0_load_224 = load i16* %input_0_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2288 'load' 'input_0_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2289 [1/1] (0.00ns)   --->   "%input_1_addr_224 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2289 'getelementptr' 'input_1_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2290 [2/2] (3.25ns)   --->   "%input_1_load_224 = load i16* %input_1_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2290 'load' 'input_1_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2291 [1/1] (0.00ns)   --->   "%input_2_addr_224 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2291 'getelementptr' 'input_2_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2292 [2/2] (3.25ns)   --->   "%input_2_load_224 = load i16* %input_2_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2292 'load' 'input_2_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2293 [1/1] (0.00ns)   --->   "%input_3_addr_224 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2293 'getelementptr' 'input_3_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2294 [2/2] (3.25ns)   --->   "%input_3_load_224 = load i16* %input_3_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2294 'load' 'input_3_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2295 [1/1] (0.00ns)   --->   "%input_4_addr_224 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2295 'getelementptr' 'input_4_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2296 [2/2] (3.25ns)   --->   "%input_4_load_224 = load i16* %input_4_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2296 'load' 'input_4_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2297 [1/1] (0.00ns)   --->   "%input_5_addr_224 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2297 'getelementptr' 'input_5_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2298 [2/2] (3.25ns)   --->   "%input_5_load_224 = load i16* %input_5_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2298 'load' 'input_5_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2299 [1/1] (0.00ns)   --->   "%input_6_addr_224 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2299 'getelementptr' 'input_6_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2300 [2/2] (3.25ns)   --->   "%input_6_load_224 = load i16* %input_6_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2300 'load' 'input_6_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2301 [1/1] (0.00ns)   --->   "%input_7_addr_224 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2301 'getelementptr' 'input_7_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2302 [2/2] (3.25ns)   --->   "%input_7_load_224 = load i16* %input_7_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2302 'load' 'input_7_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2303 [1/1] (0.00ns)   --->   "%input_8_addr_224 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2303 'getelementptr' 'input_8_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2304 [2/2] (3.25ns)   --->   "%input_8_load_224 = load i16* %input_8_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2304 'load' 'input_8_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2305 [1/1] (0.00ns)   --->   "%input_9_addr_224 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2305 'getelementptr' 'input_9_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2306 [2/2] (3.25ns)   --->   "%input_9_load_224 = load i16* %input_9_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2306 'load' 'input_9_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2307 [1/1] (0.00ns)   --->   "%input_10_addr_224 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2307 'getelementptr' 'input_10_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2308 [2/2] (3.25ns)   --->   "%input_10_load_224 = load i16* %input_10_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2308 'load' 'input_10_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2309 [1/1] (0.00ns)   --->   "%input_11_addr_224 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2309 'getelementptr' 'input_11_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2310 [2/2] (3.25ns)   --->   "%input_11_load_224 = load i16* %input_11_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2310 'load' 'input_11_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2311 [1/1] (0.00ns)   --->   "%input_12_addr_224 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2311 'getelementptr' 'input_12_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2312 [2/2] (3.25ns)   --->   "%input_12_load_224 = load i16* %input_12_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2312 'load' 'input_12_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2313 [1/1] (0.00ns)   --->   "%input_13_addr_224 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2313 'getelementptr' 'input_13_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2314 [2/2] (3.25ns)   --->   "%input_13_load_224 = load i16* %input_13_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2314 'load' 'input_13_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2315 [1/1] (0.00ns)   --->   "%input_14_addr_224 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2315 'getelementptr' 'input_14_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2316 [2/2] (3.25ns)   --->   "%input_14_load_224 = load i16* %input_14_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2316 'load' 'input_14_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2317 [1/1] (0.00ns)   --->   "%input_15_addr_224 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_81" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2317 'getelementptr' 'input_15_addr_224' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2318 [2/2] (3.25ns)   --->   "%input_15_load_224 = load i16* %input_15_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2318 'load' 'input_15_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2319 [2/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2319 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2320 [2/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2320 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2321 [4/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2321 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 11.6>
ST_99 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln28_65 = sext i9 %tmp_505 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2322 'sext' 'sext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln28_77 = zext i17 %sext_ln28_65 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2323 'zext' 'zext_ln28_77' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2324 [1/2] (3.25ns)   --->   "%input_0_load_223 = load i16* %input_0_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2324 'load' 'input_0_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2325 [1/2] (3.25ns)   --->   "%input_1_load_223 = load i16* %input_1_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2325 'load' 'input_1_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2326 [1/2] (3.25ns)   --->   "%input_2_load_223 = load i16* %input_2_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2326 'load' 'input_2_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2327 [1/2] (3.25ns)   --->   "%input_3_load_223 = load i16* %input_3_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2327 'load' 'input_3_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2328 [1/2] (3.25ns)   --->   "%input_4_load_223 = load i16* %input_4_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2328 'load' 'input_4_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2329 [1/2] (3.25ns)   --->   "%input_5_load_223 = load i16* %input_5_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2329 'load' 'input_5_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2330 [1/2] (3.25ns)   --->   "%input_6_load_223 = load i16* %input_6_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2330 'load' 'input_6_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2331 [1/2] (3.25ns)   --->   "%input_7_load_223 = load i16* %input_7_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2331 'load' 'input_7_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2332 [1/2] (3.25ns)   --->   "%input_8_load_223 = load i16* %input_8_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2332 'load' 'input_8_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2333 [1/2] (3.25ns)   --->   "%input_9_load_223 = load i16* %input_9_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2333 'load' 'input_9_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2334 [1/2] (3.25ns)   --->   "%input_10_load_223 = load i16* %input_10_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2334 'load' 'input_10_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2335 [1/2] (3.25ns)   --->   "%input_11_load_223 = load i16* %input_11_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2335 'load' 'input_11_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2336 [1/2] (3.25ns)   --->   "%input_12_load_223 = load i16* %input_12_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2336 'load' 'input_12_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2337 [1/2] (3.25ns)   --->   "%input_13_load_223 = load i16* %input_13_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2337 'load' 'input_13_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2338 [1/2] (3.25ns)   --->   "%input_14_load_223 = load i16* %input_14_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2338 'load' 'input_14_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2339 [1/2] (3.25ns)   --->   "%input_15_load_223 = load i16* %input_15_addr_223, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2339 'load' 'input_15_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2340 [1/1] (2.06ns)   --->   "%tmp_232 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_223, i16 %input_1_load_223, i16 %input_2_load_223, i16 %input_3_load_223, i16 %input_4_load_223, i16 %input_5_load_223, i16 %input_6_load_223, i16 %input_7_load_223, i16 %input_8_load_223, i16 %input_9_load_223, i16 %input_10_load_223, i16 %input_11_load_223, i16 %input_12_load_223, i16 %input_13_load_223, i16 %input_14_load_223, i16 %input_15_load_223, i32 %zext_ln28_77)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2340 'mux' 'tmp_232' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln28_40 = sext i16 %tmp_232 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2341 'sext' 'sext_ln28_40' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2342 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_52 = mul i30 %sext_ln28_40, %sext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2342 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_52, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2343 'partselect' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln28_66 = sext i9 %tmp_506 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2344 'sext' 'sext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln28_80 = zext i17 %sext_ln28_66 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2345 'zext' 'zext_ln28_80' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2346 [1/2] (3.25ns)   --->   "%input_0_load_224 = load i16* %input_0_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2346 'load' 'input_0_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2347 [1/2] (3.25ns)   --->   "%input_1_load_224 = load i16* %input_1_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2347 'load' 'input_1_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2348 [1/2] (3.25ns)   --->   "%input_2_load_224 = load i16* %input_2_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2348 'load' 'input_2_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2349 [1/2] (3.25ns)   --->   "%input_3_load_224 = load i16* %input_3_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2349 'load' 'input_3_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2350 [1/2] (3.25ns)   --->   "%input_4_load_224 = load i16* %input_4_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2350 'load' 'input_4_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2351 [1/2] (3.25ns)   --->   "%input_5_load_224 = load i16* %input_5_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2351 'load' 'input_5_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2352 [1/2] (3.25ns)   --->   "%input_6_load_224 = load i16* %input_6_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2352 'load' 'input_6_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2353 [1/2] (3.25ns)   --->   "%input_7_load_224 = load i16* %input_7_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2353 'load' 'input_7_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2354 [1/2] (3.25ns)   --->   "%input_8_load_224 = load i16* %input_8_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2354 'load' 'input_8_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2355 [1/2] (3.25ns)   --->   "%input_9_load_224 = load i16* %input_9_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2355 'load' 'input_9_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2356 [1/2] (3.25ns)   --->   "%input_10_load_224 = load i16* %input_10_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2356 'load' 'input_10_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2357 [1/2] (3.25ns)   --->   "%input_11_load_224 = load i16* %input_11_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2357 'load' 'input_11_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2358 [1/2] (3.25ns)   --->   "%input_12_load_224 = load i16* %input_12_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2358 'load' 'input_12_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2359 [1/2] (3.25ns)   --->   "%input_13_load_224 = load i16* %input_13_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2359 'load' 'input_13_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2360 [1/2] (3.25ns)   --->   "%input_14_load_224 = load i16* %input_14_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2360 'load' 'input_14_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2361 [1/2] (3.25ns)   --->   "%input_15_load_224 = load i16* %input_15_addr_224, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2361 'load' 'input_15_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2362 [1/1] (2.06ns)   --->   "%tmp_233 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_224, i16 %input_1_load_224, i16 %input_2_load_224, i16 %input_3_load_224, i16 %input_4_load_224, i16 %input_5_load_224, i16 %input_6_load_224, i16 %input_7_load_224, i16 %input_8_load_224, i16 %input_9_load_224, i16 %input_10_load_224, i16 %input_11_load_224, i16 %input_12_load_224, i16 %input_13_load_224, i16 %input_14_load_224, i16 %input_15_load_224, i32 %zext_ln28_80)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2362 'mux' 'tmp_233' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln28_41 = sext i16 %tmp_233 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2363 'sext' 'sext_ln28_41' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2364 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_54 = mul i30 %sext_ln28_41, %sext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2364 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_54, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2365 'partselect' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2366 [1/21] (3.68ns)   --->   "%urem_ln28_22 = urem i17 %add_ln28_62, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2366 'urem' 'urem_ln28_22' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln28_84 = zext i17 %urem_ln28_22 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2367 'zext' 'zext_ln28_84' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2368 [1/1] (0.00ns)   --->   "%input_0_addr_225 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2368 'getelementptr' 'input_0_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2369 [2/2] (3.25ns)   --->   "%input_0_load_225 = load i16* %input_0_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2369 'load' 'input_0_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2370 [1/1] (0.00ns)   --->   "%input_1_addr_225 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2370 'getelementptr' 'input_1_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2371 [2/2] (3.25ns)   --->   "%input_1_load_225 = load i16* %input_1_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2371 'load' 'input_1_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2372 [1/1] (0.00ns)   --->   "%input_2_addr_225 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2372 'getelementptr' 'input_2_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2373 [2/2] (3.25ns)   --->   "%input_2_load_225 = load i16* %input_2_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2373 'load' 'input_2_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2374 [1/1] (0.00ns)   --->   "%input_3_addr_225 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2374 'getelementptr' 'input_3_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2375 [2/2] (3.25ns)   --->   "%input_3_load_225 = load i16* %input_3_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2375 'load' 'input_3_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2376 [1/1] (0.00ns)   --->   "%input_4_addr_225 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2376 'getelementptr' 'input_4_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2377 [2/2] (3.25ns)   --->   "%input_4_load_225 = load i16* %input_4_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2377 'load' 'input_4_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2378 [1/1] (0.00ns)   --->   "%input_5_addr_225 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2378 'getelementptr' 'input_5_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2379 [2/2] (3.25ns)   --->   "%input_5_load_225 = load i16* %input_5_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2379 'load' 'input_5_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2380 [1/1] (0.00ns)   --->   "%input_6_addr_225 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2380 'getelementptr' 'input_6_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2381 [2/2] (3.25ns)   --->   "%input_6_load_225 = load i16* %input_6_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2381 'load' 'input_6_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2382 [1/1] (0.00ns)   --->   "%input_7_addr_225 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2382 'getelementptr' 'input_7_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2383 [2/2] (3.25ns)   --->   "%input_7_load_225 = load i16* %input_7_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2383 'load' 'input_7_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2384 [1/1] (0.00ns)   --->   "%input_8_addr_225 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2384 'getelementptr' 'input_8_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2385 [2/2] (3.25ns)   --->   "%input_8_load_225 = load i16* %input_8_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2385 'load' 'input_8_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2386 [1/1] (0.00ns)   --->   "%input_9_addr_225 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2386 'getelementptr' 'input_9_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2387 [2/2] (3.25ns)   --->   "%input_9_load_225 = load i16* %input_9_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2387 'load' 'input_9_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2388 [1/1] (0.00ns)   --->   "%input_10_addr_225 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2388 'getelementptr' 'input_10_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2389 [2/2] (3.25ns)   --->   "%input_10_load_225 = load i16* %input_10_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2389 'load' 'input_10_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2390 [1/1] (0.00ns)   --->   "%input_11_addr_225 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2390 'getelementptr' 'input_11_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2391 [2/2] (3.25ns)   --->   "%input_11_load_225 = load i16* %input_11_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2391 'load' 'input_11_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2392 [1/1] (0.00ns)   --->   "%input_12_addr_225 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2392 'getelementptr' 'input_12_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2393 [2/2] (3.25ns)   --->   "%input_12_load_225 = load i16* %input_12_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2393 'load' 'input_12_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2394 [1/1] (0.00ns)   --->   "%input_13_addr_225 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2394 'getelementptr' 'input_13_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2395 [2/2] (3.25ns)   --->   "%input_13_load_225 = load i16* %input_13_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2395 'load' 'input_13_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2396 [1/1] (0.00ns)   --->   "%input_14_addr_225 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2396 'getelementptr' 'input_14_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2397 [2/2] (3.25ns)   --->   "%input_14_load_225 = load i16* %input_14_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2397 'load' 'input_14_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2398 [1/1] (0.00ns)   --->   "%input_15_addr_225 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_84" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2398 'getelementptr' 'input_15_addr_225' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2399 [2/2] (3.25ns)   --->   "%input_15_load_225 = load i16* %input_15_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2399 'load' 'input_15_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2400 [1/21] (3.68ns)   --->   "%urem_ln28_23 = urem i17 %add_ln28_63, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2400 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln28_87 = zext i17 %urem_ln28_23 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2401 'zext' 'zext_ln28_87' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2402 [1/1] (0.00ns)   --->   "%input_0_addr_226 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2402 'getelementptr' 'input_0_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2403 [2/2] (3.25ns)   --->   "%input_0_load_226 = load i16* %input_0_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2403 'load' 'input_0_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2404 [1/1] (0.00ns)   --->   "%input_1_addr_226 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2404 'getelementptr' 'input_1_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2405 [2/2] (3.25ns)   --->   "%input_1_load_226 = load i16* %input_1_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2405 'load' 'input_1_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2406 [1/1] (0.00ns)   --->   "%input_2_addr_226 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2406 'getelementptr' 'input_2_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2407 [2/2] (3.25ns)   --->   "%input_2_load_226 = load i16* %input_2_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2407 'load' 'input_2_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2408 [1/1] (0.00ns)   --->   "%input_3_addr_226 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2408 'getelementptr' 'input_3_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2409 [2/2] (3.25ns)   --->   "%input_3_load_226 = load i16* %input_3_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2409 'load' 'input_3_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2410 [1/1] (0.00ns)   --->   "%input_4_addr_226 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2410 'getelementptr' 'input_4_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2411 [2/2] (3.25ns)   --->   "%input_4_load_226 = load i16* %input_4_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2411 'load' 'input_4_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2412 [1/1] (0.00ns)   --->   "%input_5_addr_226 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2412 'getelementptr' 'input_5_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2413 [2/2] (3.25ns)   --->   "%input_5_load_226 = load i16* %input_5_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2413 'load' 'input_5_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2414 [1/1] (0.00ns)   --->   "%input_6_addr_226 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2414 'getelementptr' 'input_6_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2415 [2/2] (3.25ns)   --->   "%input_6_load_226 = load i16* %input_6_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2415 'load' 'input_6_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2416 [1/1] (0.00ns)   --->   "%input_7_addr_226 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2416 'getelementptr' 'input_7_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2417 [2/2] (3.25ns)   --->   "%input_7_load_226 = load i16* %input_7_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2417 'load' 'input_7_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2418 [1/1] (0.00ns)   --->   "%input_8_addr_226 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2418 'getelementptr' 'input_8_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2419 [2/2] (3.25ns)   --->   "%input_8_load_226 = load i16* %input_8_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2419 'load' 'input_8_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2420 [1/1] (0.00ns)   --->   "%input_9_addr_226 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2420 'getelementptr' 'input_9_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2421 [2/2] (3.25ns)   --->   "%input_9_load_226 = load i16* %input_9_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2421 'load' 'input_9_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2422 [1/1] (0.00ns)   --->   "%input_10_addr_226 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2422 'getelementptr' 'input_10_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2423 [2/2] (3.25ns)   --->   "%input_10_load_226 = load i16* %input_10_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2423 'load' 'input_10_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2424 [1/1] (0.00ns)   --->   "%input_11_addr_226 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2424 'getelementptr' 'input_11_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2425 [2/2] (3.25ns)   --->   "%input_11_load_226 = load i16* %input_11_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2425 'load' 'input_11_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2426 [1/1] (0.00ns)   --->   "%input_12_addr_226 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2426 'getelementptr' 'input_12_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2427 [2/2] (3.25ns)   --->   "%input_12_load_226 = load i16* %input_12_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2427 'load' 'input_12_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2428 [1/1] (0.00ns)   --->   "%input_13_addr_226 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2428 'getelementptr' 'input_13_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2429 [2/2] (3.25ns)   --->   "%input_13_load_226 = load i16* %input_13_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2429 'load' 'input_13_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2430 [1/1] (0.00ns)   --->   "%input_14_addr_226 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2430 'getelementptr' 'input_14_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2431 [2/2] (3.25ns)   --->   "%input_14_load_226 = load i16* %input_14_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2431 'load' 'input_14_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2432 [1/1] (0.00ns)   --->   "%input_15_addr_226 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2432 'getelementptr' 'input_15_addr_226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2433 [2/2] (3.25ns)   --->   "%input_15_load_226 = load i16* %input_15_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2433 'load' 'input_15_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2434 [3/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2434 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 15.6>
ST_100 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln28_67 = sext i9 %tmp_507 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2435 'sext' 'sext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln28_83 = zext i17 %sext_ln28_67 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2436 'zext' 'zext_ln28_83' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2437 [1/2] (3.25ns)   --->   "%input_0_load_225 = load i16* %input_0_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2437 'load' 'input_0_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2438 [1/2] (3.25ns)   --->   "%input_1_load_225 = load i16* %input_1_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2438 'load' 'input_1_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2439 [1/2] (3.25ns)   --->   "%input_2_load_225 = load i16* %input_2_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2439 'load' 'input_2_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2440 [1/2] (3.25ns)   --->   "%input_3_load_225 = load i16* %input_3_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2440 'load' 'input_3_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2441 [1/2] (3.25ns)   --->   "%input_4_load_225 = load i16* %input_4_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2441 'load' 'input_4_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2442 [1/2] (3.25ns)   --->   "%input_5_load_225 = load i16* %input_5_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2442 'load' 'input_5_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2443 [1/2] (3.25ns)   --->   "%input_6_load_225 = load i16* %input_6_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2443 'load' 'input_6_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2444 [1/2] (3.25ns)   --->   "%input_7_load_225 = load i16* %input_7_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2444 'load' 'input_7_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2445 [1/2] (3.25ns)   --->   "%input_8_load_225 = load i16* %input_8_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2445 'load' 'input_8_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2446 [1/2] (3.25ns)   --->   "%input_9_load_225 = load i16* %input_9_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2446 'load' 'input_9_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2447 [1/2] (3.25ns)   --->   "%input_10_load_225 = load i16* %input_10_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2447 'load' 'input_10_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2448 [1/2] (3.25ns)   --->   "%input_11_load_225 = load i16* %input_11_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2448 'load' 'input_11_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2449 [1/2] (3.25ns)   --->   "%input_12_load_225 = load i16* %input_12_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2449 'load' 'input_12_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2450 [1/2] (3.25ns)   --->   "%input_13_load_225 = load i16* %input_13_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2450 'load' 'input_13_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2451 [1/2] (3.25ns)   --->   "%input_14_load_225 = load i16* %input_14_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2451 'load' 'input_14_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2452 [1/2] (3.25ns)   --->   "%input_15_load_225 = load i16* %input_15_addr_225, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2452 'load' 'input_15_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2453 [1/1] (2.06ns)   --->   "%tmp_235 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_225, i16 %input_1_load_225, i16 %input_2_load_225, i16 %input_3_load_225, i16 %input_4_load_225, i16 %input_5_load_225, i16 %input_6_load_225, i16 %input_7_load_225, i16 %input_8_load_225, i16 %input_9_load_225, i16 %input_10_load_225, i16 %input_11_load_225, i16 %input_12_load_225, i16 %input_13_load_225, i16 %input_14_load_225, i16 %input_15_load_225, i32 %zext_ln28_83)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2453 'mux' 'tmp_235' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln28_43 = sext i16 %tmp_235 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2454 'sext' 'sext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2455 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_57 = mul i30 %sext_ln28_43, %sext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2455 'mul' 'mul_ln28_57' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_57, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2456 'partselect' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln28_68 = sext i9 %tmp_508 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2457 'sext' 'sext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2458 [1/1] (0.00ns)   --->   "%zext_ln28_86 = zext i17 %sext_ln28_68 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2458 'zext' 'zext_ln28_86' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2459 [1/2] (3.25ns)   --->   "%input_0_load_226 = load i16* %input_0_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2459 'load' 'input_0_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2460 [1/2] (3.25ns)   --->   "%input_1_load_226 = load i16* %input_1_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2460 'load' 'input_1_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2461 [1/2] (3.25ns)   --->   "%input_2_load_226 = load i16* %input_2_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2461 'load' 'input_2_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2462 [1/2] (3.25ns)   --->   "%input_3_load_226 = load i16* %input_3_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2462 'load' 'input_3_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2463 [1/2] (3.25ns)   --->   "%input_4_load_226 = load i16* %input_4_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2463 'load' 'input_4_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2464 [1/2] (3.25ns)   --->   "%input_5_load_226 = load i16* %input_5_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2464 'load' 'input_5_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2465 [1/2] (3.25ns)   --->   "%input_6_load_226 = load i16* %input_6_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2465 'load' 'input_6_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2466 [1/2] (3.25ns)   --->   "%input_7_load_226 = load i16* %input_7_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2466 'load' 'input_7_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2467 [1/2] (3.25ns)   --->   "%input_8_load_226 = load i16* %input_8_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2467 'load' 'input_8_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2468 [1/2] (3.25ns)   --->   "%input_9_load_226 = load i16* %input_9_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2468 'load' 'input_9_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2469 [1/2] (3.25ns)   --->   "%input_10_load_226 = load i16* %input_10_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2469 'load' 'input_10_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2470 [1/2] (3.25ns)   --->   "%input_11_load_226 = load i16* %input_11_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2470 'load' 'input_11_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2471 [1/2] (3.25ns)   --->   "%input_12_load_226 = load i16* %input_12_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2471 'load' 'input_12_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2472 [1/2] (3.25ns)   --->   "%input_13_load_226 = load i16* %input_13_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2472 'load' 'input_13_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2473 [1/2] (3.25ns)   --->   "%input_14_load_226 = load i16* %input_14_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2473 'load' 'input_14_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2474 [1/2] (3.25ns)   --->   "%input_15_load_226 = load i16* %input_15_addr_226, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2474 'load' 'input_15_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2475 [1/1] (2.06ns)   --->   "%tmp_236 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_226, i16 %input_1_load_226, i16 %input_2_load_226, i16 %input_3_load_226, i16 %input_4_load_226, i16 %input_5_load_226, i16 %input_6_load_226, i16 %input_7_load_226, i16 %input_8_load_226, i16 %input_9_load_226, i16 %input_10_load_226, i16 %input_11_load_226, i16 %input_12_load_226, i16 %input_13_load_226, i16 %input_14_load_226, i16 %input_15_load_226, i32 %zext_ln28_86)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2475 'mux' 'tmp_236' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln28_44 = sext i16 %tmp_236 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2476 'sext' 'sext_ln28_44' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2477 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_59 = mul i30 %sext_ln28_44, %sext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2477 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2478 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_59, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2478 'partselect' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_65 = add i16 %trunc_ln28_31, %trunc_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2479 'add' 'add_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2480 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_66 = add i16 %add_ln28_65, %trunc_ln28_33" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2480 'add' 'add_ln28_66' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_69 = add i16 %trunc_ln28_27, %trunc_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2481 'add' 'add_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2482 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_70 = add i16 %add_ln28_69, %trunc_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2482 'add' 'add_ln28_70' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2483 [2/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2483 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 11.0>
ST_101 : Operation 2484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_67 = add i16 %add_ln28_66, %add_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2484 'add' 'add_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_68 = add i16 %trunc_ln28_29, %trunc_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2485 'add' 'add_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2486 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_71 = add i16 %add_ln28_70, %add_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2486 'add' 'add_ln28_71' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2487 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_72 = add i16 %add_ln28_71, %add_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2487 'add' 'add_ln28_72' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i9 %tmp_509 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2488 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2489 [1/21] (3.68ns)   --->   "%urem_ln36_3 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2489 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i17 %urem_ln36_3 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2490 'zext' 'zext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2491 [1/1] (0.00ns)   --->   "%output_0_addr_179 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2491 'getelementptr' 'output_0_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2492 [1/1] (0.00ns)   --->   "%output_1_addr_179 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2492 'getelementptr' 'output_1_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2493 [1/1] (0.00ns)   --->   "%output_2_addr_179 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2493 'getelementptr' 'output_2_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2494 [1/1] (0.00ns)   --->   "%output_3_addr_179 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2494 'getelementptr' 'output_3_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2495 [1/1] (0.00ns)   --->   "%output_4_addr_179 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2495 'getelementptr' 'output_4_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2496 [1/1] (0.00ns)   --->   "%output_5_addr_179 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2496 'getelementptr' 'output_5_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2497 [1/1] (0.00ns)   --->   "%output_6_addr_179 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2497 'getelementptr' 'output_6_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2498 [1/1] (0.00ns)   --->   "%output_7_addr_179 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2498 'getelementptr' 'output_7_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2499 [1/1] (0.00ns)   --->   "%output_8_addr_179 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2499 'getelementptr' 'output_8_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2500 [1/1] (0.00ns)   --->   "%output_9_addr_179 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2500 'getelementptr' 'output_9_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2501 [1/1] (0.00ns)   --->   "%output_10_addr_179 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2501 'getelementptr' 'output_10_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2502 [1/1] (0.00ns)   --->   "%output_11_addr_179 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2502 'getelementptr' 'output_11_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2503 [1/1] (0.00ns)   --->   "%output_12_addr_179 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2503 'getelementptr' 'output_12_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2504 [1/1] (0.00ns)   --->   "%output_13_addr_179 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2504 'getelementptr' 'output_13_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2505 [1/1] (0.00ns)   --->   "%output_14_addr_179 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2505 'getelementptr' 'output_14_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2506 [1/1] (0.00ns)   --->   "%output_15_addr_179 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2506 'getelementptr' 'output_15_addr_179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2507 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_3, label %branch15 [
    i17 0, label %branch0
    i17 1, label %branch1
    i17 2, label %branch2
    i17 3, label %branch3
    i17 4, label %branch4
    i17 5, label %branch5
    i17 6, label %branch6
    i17 7, label %branch7
    i17 8, label %branch8
    i17 9, label %branch9
    i17 10, label %branch10
    i17 11, label %branch11
    i17 12, label %branch12
    i17 13, label %branch13
    i17 14, label %branch14
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2507 'switch' <Predicate = true> <Delay = 1.42>
ST_101 : Operation 2508 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_14_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2508 'store' <Predicate = (sext_ln36_3 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2509 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2509 'br' <Predicate = (sext_ln36_3 == 14)> <Delay = 0.00>
ST_101 : Operation 2510 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_13_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2510 'store' <Predicate = (sext_ln36_3 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2511 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2511 'br' <Predicate = (sext_ln36_3 == 13)> <Delay = 0.00>
ST_101 : Operation 2512 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_12_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2512 'store' <Predicate = (sext_ln36_3 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2513 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2513 'br' <Predicate = (sext_ln36_3 == 12)> <Delay = 0.00>
ST_101 : Operation 2514 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_11_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2514 'store' <Predicate = (sext_ln36_3 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2515 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2515 'br' <Predicate = (sext_ln36_3 == 11)> <Delay = 0.00>
ST_101 : Operation 2516 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_10_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2516 'store' <Predicate = (sext_ln36_3 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2517 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2517 'br' <Predicate = (sext_ln36_3 == 10)> <Delay = 0.00>
ST_101 : Operation 2518 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_9_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2518 'store' <Predicate = (sext_ln36_3 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2519 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2519 'br' <Predicate = (sext_ln36_3 == 9)> <Delay = 0.00>
ST_101 : Operation 2520 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_8_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2520 'store' <Predicate = (sext_ln36_3 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2521 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2521 'br' <Predicate = (sext_ln36_3 == 8)> <Delay = 0.00>
ST_101 : Operation 2522 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_7_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2522 'store' <Predicate = (sext_ln36_3 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2523 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2523 'br' <Predicate = (sext_ln36_3 == 7)> <Delay = 0.00>
ST_101 : Operation 2524 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_6_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2524 'store' <Predicate = (sext_ln36_3 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2525 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2525 'br' <Predicate = (sext_ln36_3 == 6)> <Delay = 0.00>
ST_101 : Operation 2526 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_5_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2526 'store' <Predicate = (sext_ln36_3 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2527 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2527 'br' <Predicate = (sext_ln36_3 == 5)> <Delay = 0.00>
ST_101 : Operation 2528 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_4_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2528 'store' <Predicate = (sext_ln36_3 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2529 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2529 'br' <Predicate = (sext_ln36_3 == 4)> <Delay = 0.00>
ST_101 : Operation 2530 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_3_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2530 'store' <Predicate = (sext_ln36_3 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2531 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2531 'br' <Predicate = (sext_ln36_3 == 3)> <Delay = 0.00>
ST_101 : Operation 2532 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_2_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2532 'store' <Predicate = (sext_ln36_3 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2533 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2533 'br' <Predicate = (sext_ln36_3 == 2)> <Delay = 0.00>
ST_101 : Operation 2534 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_1_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2534 'store' <Predicate = (sext_ln36_3 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2535 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2535 'br' <Predicate = (sext_ln36_3 == 1)> <Delay = 0.00>
ST_101 : Operation 2536 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_0_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2536 'store' <Predicate = (sext_ln36_3 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2537 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2537 'br' <Predicate = (sext_ln36_3 == 0)> <Delay = 0.00>
ST_101 : Operation 2538 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_15_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2538 'store' <Predicate = (sext_ln36_3 != 0 & sext_ln36_3 != 1 & sext_ln36_3 != 2 & sext_ln36_3 != 3 & sext_ln36_3 != 4 & sext_ln36_3 != 5 & sext_ln36_3 != 6 & sext_ln36_3 != 7 & sext_ln36_3 != 8 & sext_ln36_3 != 9 & sext_ln36_3 != 10 & sext_ln36_3 != 11 & sext_ln36_3 != 12 & sext_ln36_3 != 13 & sext_ln36_3 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2539 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2539 'br' <Predicate = (sext_ln36_3 != 0 & sext_ln36_3 != 1 & sext_ln36_3 != 2 & sext_ln36_3 != 3 & sext_ln36_3 != 4 & sext_ln36_3 != 5 & sext_ln36_3 != 6 & sext_ln36_3 != 7 & sext_ln36_3 != 8 & sext_ln36_3 != 9 & sext_ln36_3 != 10 & sext_ln36_3 != 11 & sext_ln36_3 != 12 & sext_ln36_3 != 13 & sext_ln36_3 != 14)> <Delay = 0.00>
ST_101 : Operation 2540 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %out_w_0_0, 4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2540 'add' 'add_ln21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2541 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2541 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:19) [52]  (1.77 ns)

 <State 2>: 3.79ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:19) [52]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/depthwise_conv2d.cpp:28) [68]  (1.87 ns)
	'add' operation ('add_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [71]  (1.92 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:20) [97]  (0 ns)
	'add' operation ('tmp_0_0_0', ../layers_c/depthwise_conv2d.cpp:20) [104]  (1.82 ns)
	'add' operation ('tmp_0_1_0', ../layers_c/depthwise_conv2d.cpp:20) [108]  (1.82 ns)
	'mul' operation ('tmp5_0_1_0', ../layers_c/depthwise_conv2d.cpp:36) [110]  (4.35 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'phi' operation ('out_w_0_0', ../layers_c/depthwise_conv2d.cpp:21) with incoming values : ('add_ln21', ../layers_c/depthwise_conv2d.cpp:21) [122]  (0 ns)
	'add' operation ('add_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [128]  (2.08 ns)
	'mul' operation of DSP[130] ('mul_ln28', ../layers_c/depthwise_conv2d.cpp:28) [130]  (6.38 ns)

 <State 5>: 8.46ns
The critical path consists of the following:
	'or' operation ('or_ln28', ../layers_c/depthwise_conv2d.cpp:28) [174]  (0 ns)
	'add' operation ('add_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [176]  (2.08 ns)
	'mul' operation of DSP[178] ('mul_ln28_2', ../layers_c/depthwise_conv2d.cpp:28) [178]  (6.38 ns)

 <State 6>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_12', ../layers_c/depthwise_conv2d.cpp:28) [270]  (2.08 ns)
	'mul' operation of DSP[272] ('mul_ln28_6', ../layers_c/depthwise_conv2d.cpp:28) [272]  (6.38 ns)

 <State 7>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_14', ../layers_c/depthwise_conv2d.cpp:28) [362]  (2.08 ns)
	'mul' operation of DSP[364] ('mul_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [364]  (6.38 ns)

 <State 8>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_16', ../layers_c/depthwise_conv2d.cpp:28) [454]  (2.08 ns)
	'mul' operation of DSP[456] ('mul_ln28_14', ../layers_c/depthwise_conv2d.cpp:28) [456]  (6.38 ns)

 <State 9>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 10>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../layers_c/depthwise_conv2d.cpp:36) [555]  (2.08 ns)
	'mul' operation of DSP[557] ('mul_ln36', ../layers_c/depthwise_conv2d.cpp:36) [557]  (6.38 ns)

 <State 11>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 14>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 15>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 16>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 17>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 18>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 20>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 21>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 22>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 23>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)

 <State 24>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [134]  (3.68 ns)
	'getelementptr' operation ('input_0_addr', ../layers_c/depthwise_conv2d.cpp:28) [136]  (0 ns)
	'load' operation ('input_0_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [137]  (3.25 ns)

 <State 25>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [182]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_204', ../layers_c/depthwise_conv2d.cpp:28) [184]  (0 ns)
	'load' operation ('input_0_load_204', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [185]  (3.25 ns)

 <State 26>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_3', ../layers_c/depthwise_conv2d.cpp:28) [276]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_206', ../layers_c/depthwise_conv2d.cpp:28) [278]  (0 ns)
	'load' operation ('input_0_load_206', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [279]  (3.25 ns)

 <State 27>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_5', ../layers_c/depthwise_conv2d.cpp:28) [368]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_208', ../layers_c/depthwise_conv2d.cpp:28) [370]  (0 ns)
	'load' operation ('input_0_load_208', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [371]  (3.25 ns)

 <State 28>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_7', ../layers_c/depthwise_conv2d.cpp:28) [460]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_210', ../layers_c/depthwise_conv2d.cpp:28) [462]  (0 ns)
	'load' operation ('input_0_load_210', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [463]  (3.25 ns)

 <State 29>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_211', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [509]  (3.25 ns)
	'mux' operation ('tmp_209', ../layers_c/depthwise_conv2d.cpp:28) [540]  (2.06 ns)
	'mul' operation of DSP[544] ('mul_ln28_17', ../layers_c/depthwise_conv2d.cpp:28) [544]  (6.38 ns)
	'add' operation ('add_ln28_23', ../layers_c/depthwise_conv2d.cpp:28) [551]  (0 ns)
	'add' operation ('add_ln28_24', ../layers_c/depthwise_conv2d.cpp:28) [552]  (3.9 ns)

 <State 30>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[172] ('mul_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [172]  (6.38 ns)
	'add' operation ('add_ln28_22', ../layers_c/depthwise_conv2d.cpp:28) [550]  (0 ns)
	'add' operation ('add_ln28_25', ../layers_c/depthwise_conv2d.cpp:28) [553]  (3.9 ns)
	'add' operation ('add_ln28_26', ../layers_c/depthwise_conv2d.cpp:28) [554]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_26', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [580]  (3.25 ns)

 <State 31>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_30', ../layers_c/depthwise_conv2d.cpp:28) [730]  (2.11 ns)
	'mul' operation of DSP[732] ('mul_ln28_24', ../layers_c/depthwise_conv2d.cpp:28) [732]  (6.38 ns)

 <State 32>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [822]  (2.11 ns)
	'mul' operation of DSP[824] ('mul_ln28_29', ../layers_c/depthwise_conv2d.cpp:28) [824]  (6.38 ns)

 <State 33>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 34>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36_1', ../layers_c/depthwise_conv2d.cpp:36) [919]  (2.08 ns)
	'mul' operation of DSP[921] ('mul_ln36_1', ../layers_c/depthwise_conv2d.cpp:36) [921]  (6.38 ns)

 <State 35>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 36>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 37>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 38>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 39>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 40>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 41>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 42>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 43>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 44>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 45>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 46>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 47>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 48>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 49>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)

 <State 50>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [642]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_212', ../layers_c/depthwise_conv2d.cpp:28) [644]  (0 ns)
	'load' operation ('input_0_load_212', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [645]  (3.25 ns)

 <State 51>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [736]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_214', ../layers_c/depthwise_conv2d.cpp:28) [738]  (0 ns)
	'load' operation ('input_0_load_214', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [739]  (3.25 ns)

 <State 52>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_13', ../layers_c/depthwise_conv2d.cpp:28) [828]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_216', ../layers_c/depthwise_conv2d.cpp:28) [830]  (0 ns)
	'load' operation ('input_0_load_216', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [831]  (3.25 ns)

 <State 53>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_216', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [831]  (3.25 ns)
	'mux' operation ('tmp_217', ../layers_c/depthwise_conv2d.cpp:28) [862]  (2.06 ns)
	'mul' operation of DSP[864] ('mul_ln28_30', ../layers_c/depthwise_conv2d.cpp:28) [864]  (6.38 ns)
	'add' operation ('add_ln28_36', ../layers_c/depthwise_conv2d.cpp:28) [912]  (3.9 ns)

 <State 54>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[633] ('mul_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [633]  (6.38 ns)
	'add' operation ('add_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [914]  (0 ns)
	'add' operation ('add_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [917]  (3.9 ns)
	'add' operation ('add_ln28_42', ../layers_c/depthwise_conv2d.cpp:28) [918]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_42', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [944]  (3.25 ns)

 <State 55>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_45', ../layers_c/depthwise_conv2d.cpp:28) [1056]  (2.11 ns)
	'mul' operation of DSP[1058] ('mul_ln28_39', ../layers_c/depthwise_conv2d.cpp:28) [1058]  (6.38 ns)

 <State 56>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 57>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36_2', ../layers_c/depthwise_conv2d.cpp:36) [1161]  (2.08 ns)
	'mul' operation of DSP[1163] ('mul_ln36_2', ../layers_c/depthwise_conv2d.cpp:36) [1163]  (6.38 ns)

 <State 58>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 59>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 60>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 61>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 62>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 63>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 64>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 65>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 66>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 67>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 68>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 69>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 70>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 71>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 72>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 73>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)

 <State 74>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1010]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_218', ../layers_c/depthwise_conv2d.cpp:28) [1012]  (0 ns)
	'load' operation ('input_0_load_218', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1013]  (3.25 ns)

 <State 75>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_16', ../layers_c/depthwise_conv2d.cpp:28) [1062]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_219', ../layers_c/depthwise_conv2d.cpp:28) [1064]  (0 ns)
	'load' operation ('input_0_load_219', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1065]  (3.25 ns)

 <State 76>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_219', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1065]  (3.25 ns)
	'mux' operation ('tmp_224', ../layers_c/depthwise_conv2d.cpp:28) [1096]  (2.06 ns)
	'mul' operation of DSP[1098] ('mul_ln28_40', ../layers_c/depthwise_conv2d.cpp:28) [1098]  (6.38 ns)
	'add' operation ('add_ln28_48', ../layers_c/depthwise_conv2d.cpp:28) [1153]  (0 ns)
	'add' operation ('add_ln28_49', ../layers_c/depthwise_conv2d.cpp:28) [1154]  (3.9 ns)

 <State 77>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[997] ('mul_ln28_33', ../layers_c/depthwise_conv2d.cpp:28) [997]  (6.38 ns)
	'add' operation ('add_ln28_51', ../layers_c/depthwise_conv2d.cpp:28) [1156]  (0 ns)
	'add' operation ('add_ln28_54', ../layers_c/depthwise_conv2d.cpp:28) [1159]  (3.9 ns)
	'add' operation ('add_ln28_55', ../layers_c/depthwise_conv2d.cpp:28) [1160]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_55', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [1186]  (3.25 ns)

 <State 78>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_60', ../layers_c/depthwise_conv2d.cpp:28) [1335]  (2.11 ns)
	'mul' operation of DSP[1337] ('mul_ln28_51', ../layers_c/depthwise_conv2d.cpp:28) [1337]  (6.38 ns)

 <State 79>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1429] ('mul_ln28_56', ../layers_c/depthwise_conv2d.cpp:28) [1429]  (6.38 ns)

 <State 80>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 81>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1526] ('mul_ln36_3', ../layers_c/depthwise_conv2d.cpp:36) [1526]  (6.38 ns)

 <State 82>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 83>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 84>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 85>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 86>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 87>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 88>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 89>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 90>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 91>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 92>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 93>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 94>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 95>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 96>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)

 <State 97>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [1248]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_221', ../layers_c/depthwise_conv2d.cpp:28) [1250]  (0 ns)
	'load' operation ('input_0_load_221', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1251]  (3.25 ns)

 <State 98>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_221', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1251]  (3.25 ns)
	'mux' operation ('tmp_229', ../layers_c/depthwise_conv2d.cpp:28) [1282]  (2.06 ns)
	'mul' operation of DSP[1284] ('mul_ln28_47', ../layers_c/depthwise_conv2d.cpp:28) [1284]  (6.38 ns)

 <State 99>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_223', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1344]  (3.25 ns)
	'mux' operation ('tmp_232', ../layers_c/depthwise_conv2d.cpp:28) [1375]  (2.06 ns)
	'mul' operation of DSP[1377] ('mul_ln28_52', ../layers_c/depthwise_conv2d.cpp:28) [1377]  (6.38 ns)

 <State 100>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_225', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1436]  (3.25 ns)
	'mux' operation ('tmp_235', ../layers_c/depthwise_conv2d.cpp:28) [1467]  (2.06 ns)
	'mul' operation of DSP[1469] ('mul_ln28_57', ../layers_c/depthwise_conv2d.cpp:28) [1469]  (6.38 ns)
	'add' operation ('add_ln28_66', ../layers_c/depthwise_conv2d.cpp:28) [1517]  (3.9 ns)

 <State 101>: 11.1ns
The critical path consists of the following:
	'add' operation ('add_ln28_68', ../layers_c/depthwise_conv2d.cpp:28) [1519]  (0 ns)
	'add' operation ('add_ln28_71', ../layers_c/depthwise_conv2d.cpp:28) [1522]  (3.9 ns)
	'add' operation ('add_ln28_72', ../layers_c/depthwise_conv2d.cpp:28) [1523]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_72', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [1549]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
