
*** Running vivado
    with args -log traffic_light.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_light.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source traffic_light.tcl -notrace
Command: synth_design -top traffic_light -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20512 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 409.324 ; gain = 96.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_light' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
	Parameter s7 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'traffic_light' (1#1) [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.711 ; gain = 150.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.711 ; gain = 150.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.711 ; gain = 150.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'traffic_light'
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "w_e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'traffic_light'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.711 ; gain = 150.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[31] with 1st driver pin 'count_reg[31]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[31] with 2nd driver pin 'count_reg[31]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[30] with 1st driver pin 'count_reg[30]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[30] with 2nd driver pin 'count_reg[30]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[29] with 1st driver pin 'count_reg[29]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[29] with 2nd driver pin 'count_reg[29]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[28] with 1st driver pin 'count_reg[28]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[28] with 2nd driver pin 'count_reg[28]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[27] with 1st driver pin 'count_reg[27]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[27] with 2nd driver pin 'count_reg[27]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[26] with 1st driver pin 'count_reg[26]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[26] with 2nd driver pin 'count_reg[26]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[25] with 1st driver pin 'count_reg[25]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[25] with 2nd driver pin 'count_reg[25]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[24] with 1st driver pin 'count_reg[24]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[24] with 2nd driver pin 'count_reg[24]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[23] with 1st driver pin 'count_reg[23]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[23] with 2nd driver pin 'count_reg[23]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[22] with 1st driver pin 'count_reg[22]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[22] with 2nd driver pin 'count_reg[22]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[21] with 1st driver pin 'count_reg[21]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[21] with 2nd driver pin 'count_reg[21]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[20] with 1st driver pin 'count_reg[20]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[20] with 2nd driver pin 'count_reg[20]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[19] with 1st driver pin 'count_reg[19]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[19] with 2nd driver pin 'count_reg[19]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[18] with 1st driver pin 'count_reg[18]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[18] with 2nd driver pin 'count_reg[18]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[17] with 1st driver pin 'count_reg[17]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[17] with 2nd driver pin 'count_reg[17]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[16] with 1st driver pin 'count_reg[16]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[16] with 2nd driver pin 'count_reg[16]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[15] with 1st driver pin 'count_reg[15]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[15] with 2nd driver pin 'count_reg[15]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[14] with 1st driver pin 'count_reg[14]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[14] with 2nd driver pin 'count_reg[14]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[13] with 1st driver pin 'count_reg[13]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[13] with 2nd driver pin 'count_reg[13]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[12] with 1st driver pin 'count_reg[12]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[12] with 2nd driver pin 'count_reg[12]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[11] with 1st driver pin 'count_reg[11]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[11] with 2nd driver pin 'count_reg[11]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[10] with 1st driver pin 'count_reg[10]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[10] with 2nd driver pin 'count_reg[10]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[9] with 1st driver pin 'count_reg[9]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[9] with 2nd driver pin 'count_reg[9]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[8] with 1st driver pin 'count_reg[8]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[8] with 2nd driver pin 'count_reg[8]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[7] with 1st driver pin 'count_reg[7]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[7] with 2nd driver pin 'count_reg[7]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[6] with 1st driver pin 'count_reg[6]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[6] with 2nd driver pin 'count_reg[6]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[5] with 1st driver pin 'count_reg[5]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[5] with 2nd driver pin 'count_reg[5]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[4] with 1st driver pin 'count_reg[4]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[4] with 2nd driver pin 'count_reg[4]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[3] with 1st driver pin 'count_reg[3]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[3] with 2nd driver pin 'count_reg[3]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[2] with 1st driver pin 'count_reg[2]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[2] with 2nd driver pin 'count_reg[2]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[1] with 1st driver pin 'count_reg[1]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[1] with 2nd driver pin 'count_reg[1]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[0] with 1st driver pin 'count_reg[0]__0/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[0] with 2nd driver pin 'count_reg[0]/Q' [F:/Vivado designs/traffic_light_control/traffic_light_control.srcs/sources_1/new/traffic_light.v:59]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    64|
|3     |LUT1   |     7|
|4     |LUT2   |   342|
|5     |LUT3   |    11|
|6     |LUT4   |     2|
|7     |LUT5   |     3|
|8     |LUT6   |    16|
|9     |FDCE   |    35|
|10    |LD     |    35|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   531|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 620.629 ; gain = 307.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 723.254 ; gain = 423.309
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Vivado designs/traffic_light_control/traffic_light_control.runs/synth_1/traffic_light.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_light_utilization_synth.rpt -pb traffic_light_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 723.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 01:52:20 2022...
