# MIPS_verilog_Model
A hardware description language model of an example of MIPS  architecture



# Instruction Memory HardCoded state [ before simulation ]
![IMemory](https://user-images.githubusercontent.com/59807200/221445933-2924f353-c71c-436d-96c1-12109f1c3350.png)
# Register File HardCoded state [ before simulation ] 

![RegisterFile](https://user-images.githubusercontent.com/59807200/221445967-bed42513-6750-450a-81ce-3e9a41322ef9.png)

# The Simulation result

![tb](https://user-images.githubusercontent.com/59807200/221445996-2c673447-1d3c-45c0-82aa-6f26744181ca.png)
