WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2549042 heartbeat IPC: 3.92305 cumulative IPC: 3.92305 (Simulation time: 0 hr 3 min 55 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2549043 cumulative IPC: 3.92305 (Simulation time: 0 hr 3 min 55 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2549043 (Simulation time: 0 hr 3 min 55 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6862705 heartbeat IPC: 2.31822 cumulative IPC: 2.31822 (Simulation time: 0 hr 10 min 3 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11133464 heartbeat IPC: 2.34151 cumulative IPC: 2.32981 (Simulation time: 0 hr 16 min 2 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15386986 heartbeat IPC: 2.351 cumulative IPC: 2.33683 (Simulation time: 0 hr 20 min 46 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19653365 heartbeat IPC: 2.34391 cumulative IPC: 2.3386 (Simulation time: 0 hr 23 min 28 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26633044 heartbeat IPC: 1.43274 cumulative IPC: 2.07607 (Simulation time: 0 hr 25 min 53 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 24084002 cumulative IPC: 2.07607 (Simulation time: 0 hr 25 min 53 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 24084002 (Simulation time: 0 hr 25 min 53 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.07607 instructions: 50000002 cycles: 24084002
CPU 0 Branch Prediction Accuracy: 92.1485% MPKI: 0.6462 Average ROB Occupancy at Mispredict: 204.114
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.31538
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     312790  HIT:     134780  MISS:     178010
LLC LOAD         ACCESS:     250934  HIT:     100098  MISS:     150836
LLC RFO          ACCESS:      24968  HIT:        292  MISS:      24676
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      33222  HIT:      33208  MISS:         14
LLC TRANSLATION  ACCESS:       3666  HIT:       1182  MISS:       2484
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 721.509 cycles
cpu0_DTLB TOTAL       ACCESS:   16862161  HIT:   13121289  MISS:    3740872
cpu0_DTLB LOAD         ACCESS:   16862161  HIT:   13121289  MISS:    3740872
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.58439 cycles
cpu0_ITLB TOTAL       ACCESS:    5966720  HIT:    5966592  MISS:        128
cpu0_ITLB LOAD         ACCESS:    5966720  HIT:    5966592  MISS:        128
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 193.188 cycles
cpu0_L1D TOTAL       ACCESS:   25806090  HIT:   15215715  MISS:   10590375
cpu0_L1D LOAD         ACCESS:   20633133  HIT:   11289187  MISS:    9343946
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5128971  HIT:    3926408  MISS:    1202563
cpu0_L1D TRANSLATION  ACCESS:      43986  HIT:        120  MISS:      43866
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7362 cycles
cpu0_L1I TOTAL       ACCESS:    8298109  HIT:    6499088  MISS:    1799021
cpu0_L1I LOAD         ACCESS:    8298109  HIT:    6499088  MISS:    1799021
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.65128 cycles
cpu0_L2C TOTAL       ACCESS:    5372967  HIT:    5093387  MISS:     279580
cpu0_L2C LOAD         ACCESS:    4756473  HIT:    4505527  MISS:     250946
cpu0_L2C RFO          ACCESS:     306095  HIT:     281127  MISS:      24968
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     305887  HIT:     305887  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4512  HIT:        846  MISS:       3666
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 480.032 cycles
cpu0_STLB TOTAL       ACCESS:    2216718  HIT:    2213660  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2216718  HIT:    2213660  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 900.336 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      81799
  ROW_BUFFER_MISS:      96197
 AVG DBUS CONGESTED CYCLE:    3.97196
 WQ ROW_BUFFER_HIT:       5132
  ROW_BUFFER_MISS:      29233  FULL:          0

