 
 Running netlist
 Begin Incremental Netlisting Dec  5 21:18:53 2013
 INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
 "testfixture.verilog" file. To print the stimulus name mapped table, set 
 simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
 before invoking Verilog netlister.
  
 INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
 them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
 the .simrc file.
  
 INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
 If you want to print only those cellviews that need to be re-netlisted in the 
 list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
 .simrc file.
  
 INFO (VLOGNET-66): Module ports will be printed without the port ranges. If you have split busses 
 across module ports you may get an incorrect netlist. To print module ports 
 with the port ranges, set simVerilogDropPortRange = nil either in CIW or the 
 .simrc file.
  
 INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
 pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
 either in CIW or the .simrc file.
  
 INFO (VLOGNET-120): Using connection by order (implicit connections) for all the stopping cells.
 
 INFO (VLOGNET-169): Module port ordering for lib 'Adder', cell 'XOR_Static', view 'functional' will be
  done using the user specified port order as follows:
 
  => ("Y" "A" "B" "B_")
 
 INFO (VLOGNET-169): Module port ordering for lib 'Adder', cell 'Domino_SPG', view 'functional' will be
  done using the user specified port order as follows:
 
  => ("G" "P" "A" "B" "CLK" "Sub")
 
 INFO (VLOGNET-169): Module port ordering for lib 'Adder', cell 'CLU_Domino', view 'functional' will be
  done using the user specified port order as follows:
 
  => ("C0_" "C1" "C1_" "C2" "C2_" "C3" "C3_" "C4" "C0" "G0" "G1" "G2" "G3" "P0" "P1" "P2" 
      "P3" "PHI") 
 
 INFO (VLOGNET-169): Module port ordering for lib 'Adder', cell 'Latch', view 'functional' will be
  done using the user specified port order as follows:
 
  => ("Q" "Clk" "D")
 
 INFO (VLOGNET-169): Module port ordering for lib 'Adder', cell 'Inverter', view 'functional' will be
  done using the user specified port order as follows:
 
  => ("Vout" "Vin")
 
 INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
 
 
                 (incremental data only)
 
 CELL NAME                   VIEW NAME            NOTE             
 ---------                   ---------            ----             
 
 Inverter                    functional           *Stopping View*  
 Latch                       functional           *Stopping View*  
 CLU_Domino                  functional           *Stopping View*  
 Domino_SPG                  functional           *Stopping View*  
 XOR_Static                  functional           *Stopping View*  
 
 ---------- End of netlist configuration information   ----------
 INFO (VLOGNET-80): The library 'Adder', cell 'Adder_Domino_SPG', and view 'schematic' has been netlisted successfully.
 
 End netlisting Dec  5 21:18:53 2013
