{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584819931732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584819931733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 15:45:31 2020 " "Processing started: Sat Mar 21 15:45:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584819931733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584819931733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584819931733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584819932028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 9 9 " "Found 9 design units, including 9 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_stage_cell " "Found entity 1: bit_stage_cell" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteen_bit_carry_adder " "Found entity 3: sixteen_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "4 thirtytwo_bit_carry_adder " "Found entity 4: thirtytwo_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "5 thirtytwo_bit_twos_complement " "Found entity 5: thirtytwo_bit_twos_complement" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirtytwo_bit_subtractor " "Found entity 6: thirtytwo_bit_subtractor" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirtytwo_bit_booth_algorithm " "Found entity 7: thirtytwo_bit_booth_algorithm" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "8 nonrestoring_divison_algo " "Found entity 8: nonrestoring_divison_algo" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q REG32_MDR.v(25) " "Verilog HDL Declaration information at REG32_MDR.v(25): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584819932080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_mdr.v 3 3 " "Found 3 design units, including 3 entities, in source file reg32_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932081 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reg64 " "Found entity 2: Reg64" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932081 ""} { "Info" "ISGN_ENTITY_NAME" "3 mdr_reg " "Found entity 3: mdr_reg" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Elec_374/Virtual-Processor/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.v" "" { Text "D:/Elec_374/Virtual-Processor/RAM_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SelectAndEncode.v(16) " "Verilog HDL information at SelectAndEncode.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1584819932090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 1 1 " "Found 1 design units, including 1 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectEncode " "Found entity 1: SelectEncode" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.v" "" { Text "D:/Elec_374/Virtual-Processor/CONFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584819932092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_sign_extended_input Datapath.v(38) " "Verilog HDL Implicit Net warning at Datapath.v(38): created implicit net for \"C_sign_extended_input\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"R0in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"R1in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in Datapath.v(53) " "Verilog HDL Implicit Net warning at Datapath.v(53): created implicit net for \"R2in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"R3in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in Datapath.v(55) " "Verilog HDL Implicit Net warning at Datapath.v(55): created implicit net for \"R4in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in Datapath.v(56) " "Verilog HDL Implicit Net warning at Datapath.v(56): created implicit net for \"R5in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"R6in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in Datapath.v(58) " "Verilog HDL Implicit Net warning at Datapath.v(58): created implicit net for \"R7in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"R8in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"R9in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in Datapath.v(61) " "Verilog HDL Implicit Net warning at Datapath.v(61): created implicit net for \"R10in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in Datapath.v(62) " "Verilog HDL Implicit Net warning at Datapath.v(62): created implicit net for \"R11in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in Datapath.v(63) " "Verilog HDL Implicit Net warning at Datapath.v(63): created implicit net for \"R12in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in Datapath.v(64) " "Verilog HDL Implicit Net warning at Datapath.v(64): created implicit net for \"R13in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in Datapath.v(65) " "Verilog HDL Implicit Net warning at Datapath.v(65): created implicit net for \"R14in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in Datapath.v(66) " "Verilog HDL Implicit Net warning at Datapath.v(66): created implicit net for \"R15in\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R0out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R1out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R2out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R3out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R4out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R5out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R6out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R7out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R8out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R9out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R10out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R11out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932093 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R12out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R13out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R14out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15out Datapath.v(69) " "Verilog HDL Implicit Net warning at Datapath.v(69): created implicit net for \"R15out\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584819932094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584819932139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:HI " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:HI\"" {  } { { "Datapath.v" "HI" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932145 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q REG32_MDR.v(3) " "Verilog HDL Always Construct warning at REG32_MDR.v(3): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] REG32_MDR.v(3) " "Inferred latch for \"Q\[0\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] REG32_MDR.v(3) " "Inferred latch for \"Q\[1\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] REG32_MDR.v(3) " "Inferred latch for \"Q\[2\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] REG32_MDR.v(3) " "Inferred latch for \"Q\[3\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] REG32_MDR.v(3) " "Inferred latch for \"Q\[4\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] REG32_MDR.v(3) " "Inferred latch for \"Q\[5\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] REG32_MDR.v(3) " "Inferred latch for \"Q\[6\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932145 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] REG32_MDR.v(3) " "Inferred latch for \"Q\[7\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] REG32_MDR.v(3) " "Inferred latch for \"Q\[8\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] REG32_MDR.v(3) " "Inferred latch for \"Q\[9\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] REG32_MDR.v(3) " "Inferred latch for \"Q\[10\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] REG32_MDR.v(3) " "Inferred latch for \"Q\[11\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] REG32_MDR.v(3) " "Inferred latch for \"Q\[12\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] REG32_MDR.v(3) " "Inferred latch for \"Q\[13\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] REG32_MDR.v(3) " "Inferred latch for \"Q\[14\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] REG32_MDR.v(3) " "Inferred latch for \"Q\[15\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] REG32_MDR.v(3) " "Inferred latch for \"Q\[16\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] REG32_MDR.v(3) " "Inferred latch for \"Q\[17\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] REG32_MDR.v(3) " "Inferred latch for \"Q\[18\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] REG32_MDR.v(3) " "Inferred latch for \"Q\[19\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] REG32_MDR.v(3) " "Inferred latch for \"Q\[20\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] REG32_MDR.v(3) " "Inferred latch for \"Q\[21\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] REG32_MDR.v(3) " "Inferred latch for \"Q\[22\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] REG32_MDR.v(3) " "Inferred latch for \"Q\[23\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] REG32_MDR.v(3) " "Inferred latch for \"Q\[24\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] REG32_MDR.v(3) " "Inferred latch for \"Q\[25\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] REG32_MDR.v(3) " "Inferred latch for \"Q\[26\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] REG32_MDR.v(3) " "Inferred latch for \"Q\[27\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] REG32_MDR.v(3) " "Inferred latch for \"Q\[28\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] REG32_MDR.v(3) " "Inferred latch for \"Q\[29\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] REG32_MDR.v(3) " "Inferred latch for \"Q\[30\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] REG32_MDR.v(3) " "Inferred latch for \"Q\[31\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932146 "|dataPath|Reg32:HI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:Z " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:Z\"" {  } { { "Datapath.v" "Z" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932149 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q REG32_MDR.v(15) " "Verilog HDL Always Construct warning at REG32_MDR.v(15): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] REG32_MDR.v(15) " "Inferred latch for \"Q\[0\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] REG32_MDR.v(15) " "Inferred latch for \"Q\[1\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] REG32_MDR.v(15) " "Inferred latch for \"Q\[2\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] REG32_MDR.v(15) " "Inferred latch for \"Q\[3\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] REG32_MDR.v(15) " "Inferred latch for \"Q\[4\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] REG32_MDR.v(15) " "Inferred latch for \"Q\[5\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] REG32_MDR.v(15) " "Inferred latch for \"Q\[6\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] REG32_MDR.v(15) " "Inferred latch for \"Q\[7\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] REG32_MDR.v(15) " "Inferred latch for \"Q\[8\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] REG32_MDR.v(15) " "Inferred latch for \"Q\[9\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] REG32_MDR.v(15) " "Inferred latch for \"Q\[10\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] REG32_MDR.v(15) " "Inferred latch for \"Q\[11\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] REG32_MDR.v(15) " "Inferred latch for \"Q\[12\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] REG32_MDR.v(15) " "Inferred latch for \"Q\[13\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] REG32_MDR.v(15) " "Inferred latch for \"Q\[14\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] REG32_MDR.v(15) " "Inferred latch for \"Q\[15\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] REG32_MDR.v(15) " "Inferred latch for \"Q\[16\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] REG32_MDR.v(15) " "Inferred latch for \"Q\[17\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] REG32_MDR.v(15) " "Inferred latch for \"Q\[18\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] REG32_MDR.v(15) " "Inferred latch for \"Q\[19\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] REG32_MDR.v(15) " "Inferred latch for \"Q\[20\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] REG32_MDR.v(15) " "Inferred latch for \"Q\[21\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] REG32_MDR.v(15) " "Inferred latch for \"Q\[22\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] REG32_MDR.v(15) " "Inferred latch for \"Q\[23\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] REG32_MDR.v(15) " "Inferred latch for \"Q\[24\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] REG32_MDR.v(15) " "Inferred latch for \"Q\[25\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] REG32_MDR.v(15) " "Inferred latch for \"Q\[26\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932150 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] REG32_MDR.v(15) " "Inferred latch for \"Q\[27\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] REG32_MDR.v(15) " "Inferred latch for \"Q\[28\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] REG32_MDR.v(15) " "Inferred latch for \"Q\[29\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] REG32_MDR.v(15) " "Inferred latch for \"Q\[30\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] REG32_MDR.v(15) " "Inferred latch for \"Q\[31\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] REG32_MDR.v(15) " "Inferred latch for \"Q\[32\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] REG32_MDR.v(15) " "Inferred latch for \"Q\[33\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] REG32_MDR.v(15) " "Inferred latch for \"Q\[34\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] REG32_MDR.v(15) " "Inferred latch for \"Q\[35\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] REG32_MDR.v(15) " "Inferred latch for \"Q\[36\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] REG32_MDR.v(15) " "Inferred latch for \"Q\[37\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] REG32_MDR.v(15) " "Inferred latch for \"Q\[38\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] REG32_MDR.v(15) " "Inferred latch for \"Q\[39\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] REG32_MDR.v(15) " "Inferred latch for \"Q\[40\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] REG32_MDR.v(15) " "Inferred latch for \"Q\[41\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] REG32_MDR.v(15) " "Inferred latch for \"Q\[42\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] REG32_MDR.v(15) " "Inferred latch for \"Q\[43\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] REG32_MDR.v(15) " "Inferred latch for \"Q\[44\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] REG32_MDR.v(15) " "Inferred latch for \"Q\[45\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] REG32_MDR.v(15) " "Inferred latch for \"Q\[46\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] REG32_MDR.v(15) " "Inferred latch for \"Q\[47\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] REG32_MDR.v(15) " "Inferred latch for \"Q\[48\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] REG32_MDR.v(15) " "Inferred latch for \"Q\[49\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] REG32_MDR.v(15) " "Inferred latch for \"Q\[50\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] REG32_MDR.v(15) " "Inferred latch for \"Q\[51\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] REG32_MDR.v(15) " "Inferred latch for \"Q\[52\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] REG32_MDR.v(15) " "Inferred latch for \"Q\[53\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] REG32_MDR.v(15) " "Inferred latch for \"Q\[54\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] REG32_MDR.v(15) " "Inferred latch for \"Q\[55\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932151 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] REG32_MDR.v(15) " "Inferred latch for \"Q\[56\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] REG32_MDR.v(15) " "Inferred latch for \"Q\[57\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] REG32_MDR.v(15) " "Inferred latch for \"Q\[58\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] REG32_MDR.v(15) " "Inferred latch for \"Q\[59\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] REG32_MDR.v(15) " "Inferred latch for \"Q\[60\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] REG32_MDR.v(15) " "Inferred latch for \"Q\[61\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] REG32_MDR.v(15) " "Inferred latch for \"Q\[62\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] REG32_MDR.v(15) " "Inferred latch for \"Q\[63\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932152 "|dataPath|Reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Mux MD_Mux:md_mux " "Elaborating entity \"MD_Mux\" for hierarchy \"MD_Mux:md_mux\"" {  } { { "Datapath.v" "md_mux" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncode SelectEncode:SelectAndEncode " "Elaborating entity \"SelectEncode\" for hierarchy \"SelectEncode:SelectAndEncode\"" {  } { { "Datapath.v" "SelectAndEncode" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932171 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R15in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R14in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R13in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R12in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R11in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R10in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R9in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R8in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R7in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932174 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R6in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R5in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R4in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0in SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R0in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R0out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R15out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R14out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R13out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R12out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R11out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R10out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R9out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932175 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R8out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R7out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R6out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R5out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R4out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1out SelectAndEncode.v(16) " "Verilog HDL Always Construct warning at SelectAndEncode.v(16): inferring latch(es) for variable \"R1out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_sign_extended\[31..18\] SelectAndEncode.v(5) " "Output port \"c_sign_extended\[31..18\]\" at SelectAndEncode.v(5) has no driver" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R1out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932176 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R2out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932177 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R3out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R4out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932178 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R5out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R6out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932179 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R7out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932180 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R8out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R9out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932181 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R10out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932182 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R11out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932183 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R12out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932184 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R13out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R14out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932185 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R15out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R0out\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932186 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R0in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932187 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R1in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R2in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932188 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R3in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R4in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932189 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R5in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932190 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R6in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R7in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932191 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R8in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932192 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R9in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R10in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932193 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R11in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R12in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932194 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R13in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R14in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[0\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[0\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[1\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[1\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[2\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[2\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[3\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[3\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[4\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[4\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[5\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[5\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[6\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[6\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[7\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[7\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[8\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[8\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[9\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[9\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[10\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[10\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[11\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[11\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[12\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[12\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[13\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[13\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[14\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[14\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in\[15\] SelectAndEncode.v(16) " "Inferred latch for \"R15in\[15\]\" at SelectAndEncode.v(16)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] SelectAndEncode.v(28) " "Inferred latch for \"temp\[0\]\" at SelectAndEncode.v(28)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] SelectAndEncode.v(28) " "Inferred latch for \"temp\[1\]\" at SelectAndEncode.v(28)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] SelectAndEncode.v(28) " "Inferred latch for \"temp\[2\]\" at SelectAndEncode.v(28)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] SelectAndEncode.v(28) " "Inferred latch for \"temp\[3\]\" at SelectAndEncode.v(28)" {  } { { "SelectAndEncode.v" "" { Text "D:/Elec_374/Virtual-Processor/SelectAndEncode.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932195 "|dataPath|SelectEncode:SelectAndEncode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:BusMux_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:BusMux_encoder\"" {  } { { "Datapath.v" "BusMux_encoder" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932197 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelectOut encoder_32_to_5.v(5) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable \"SelectOut\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[0\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[0\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[1\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[1\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[2\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[2\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[3\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[3\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[4\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[4\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932198 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_to_1 Mux_32_to_1:Bus_Mux " "Elaborating entity \"Mux_32_to_1\" for hierarchy \"Mux_32_to_1:Bus_Mux\"" {  } { { "Datapath.v" "Bus_Mux" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932199 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux_32_to_1.v(7) " "Verilog HDL Case Statement warning at Mux_32_to_1.v(7): incomplete case statement has no default case item" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut Mux_32_to_1.v(7) " "Verilog HDL Always Construct warning at Mux_32_to_1.v(7): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[0\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[1\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[2\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[3\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[4\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[5\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[6\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[7\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[8\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[9\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[10\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932201 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[11\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[12\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[13\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[14\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[15\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[16\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[17\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[18\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[19\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[20\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[21\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[22\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[23\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[24\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[25\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[26\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[27\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[28\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[29\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[30\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[31\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584819932202 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_twos_complement alu:Alu\|thirtytwo_bit_twos_complement:c " "Elaborating entity \"thirtytwo_bit_twos_complement\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\"" {  } { { "ALU.v" "c" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb " "Elaborating entity \"thirtytwo_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\"" {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0 " "Elaborating entity \"sixteen_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\"" {  } { { "ALU.v" "s0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0 " "Elaborating entity \"four_bit_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\"" {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_stage_cell alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0 " "Elaborating entity \"bit_stage_cell\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0\"" {  } { { "ALU.v" "b0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_subtractor alu:Alu\|thirtytwo_bit_subtractor:s " "Elaborating entity \"thirtytwo_bit_subtractor\" for hierarchy \"alu:Alu\|thirtytwo_bit_subtractor:s\"" {  } { { "ALU.v" "s" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_booth_algorithm alu:Alu\|thirtytwo_bit_booth_algorithm:m " "Elaborating entity \"thirtytwo_bit_booth_algorithm\" for hierarchy \"alu:Alu\|thirtytwo_bit_booth_algorithm:m\"" {  } { { "ALU.v" "m" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(122) " "Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584819932399 "|dataPath|alu:Alu|thirtytwo_bit_booth_algorithm:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonrestoring_divison_algo alu:Alu\|nonrestoring_divison_algo:d " "Elaborating entity \"nonrestoring_divison_algo\" for hierarchy \"alu:Alu\|nonrestoring_divison_algo:d\"" {  } { { "ALU.v" "d" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584819932400 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ttb 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ttb\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1584819932606 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1584819932781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg " "Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584819932958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584819932986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 15:45:32 2020 " "Processing ended: Sat Mar 21 15:45:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584819932986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584819932986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584819932986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584819932986 ""}
