============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 12 2024  11:57:31 am
  Module:                 ibex_core
  Technology library:     
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

         Pin                      Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk_i)               launch                                           0 R 
                            latency                               +900     900 R 
gen_regfile_latch.register_file_i
  wdata_a_q_reg[13]/CP                                        20    +0     900 R 
  wdata_a_q_reg[13]/Q       DFCNQD1BWP12T40M1P       1  0.8   27  +164    1064 R 
  mem_reg[1][13]/D     <<<  LNQD1BWP12T40M1P                        +0    1064   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_i)               open                                             0 R 
                            latency                               +900     900 R 
                            uncertainty                            -10     890 R 
  mem_reg[1][13]/EN         borrowed                              +174    1064   
---------------------------------------------------------------------------------
Cost Group   : 'clk_i' (path_group 'clk_i')
Timing slack :       0ps 
Start-point  : gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CP
End-point    : gen_regfile_latch.register_file_i/mem_reg[1][13]/D

