<annotationInfo>
<item  id="15" filename="unroll_lec8Ex1.c" linenumber="21" name="sext_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln21_fu_1288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="16" filename="unroll_lec8Ex1.c" linenumber="16" name="sext_ln16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln16_fu_1300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="19" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="20" filename="unroll_lec8Ex1.c" linenumber="31" name="mul_ln31" contextFuncName="squared" moduleName="lec8Ex1" rtlName="mul_ln31_fu_1294_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="21" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln21_fu_1304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="22" filename="unroll_lec8Ex1.c" linenumber="21" name="sext_ln21_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln21_1_fu_1310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="23" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln21_1_fu_1314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="24" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_2" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="29" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="30" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_3" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="35" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_2" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="36" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_4" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="41" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_3" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="42" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_5" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="47" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_4" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="48" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_6" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="53" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_5" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="54" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_7" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="59" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_6" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="60" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_8" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="65" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_7" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="66" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_9" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="71" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_8" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="72" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_10" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="77" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_9" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="78" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_11" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="83" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_10" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="84" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_12" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="89" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_11" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="90" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_13" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="95" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_12" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="96" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="101" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_13" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="102" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_15" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="107" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="108" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="113" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_15" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="114" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="119" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="120" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_18" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="125" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="126" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="131" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_18" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="132" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_20" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="137" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="138" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="143" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_20" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="144" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="149" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="150" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_23" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="155" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="156" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="161" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_23" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="162" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_25" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="167" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="168" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="173" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_25" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="174" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_27" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="179" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="180" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_28" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="185" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_27" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="186" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_29" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="191" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_28" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="192" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_30" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="197" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_29" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="198" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_31" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="203" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_30" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="204" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_32" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="209" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_31" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="210" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_33" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="215" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_32" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="216" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_34" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="221" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_33" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="222" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_35" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="227" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_34" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="228" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_36" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="233" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_35" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="234" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_37" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="239" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_36" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="240" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_38" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="245" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_37" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="246" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_39" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="251" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_38" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="252" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_40" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="257" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_39" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="258" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_41" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="263" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_40" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="264" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_42" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="269" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_41" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="270" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_43" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="275" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_42" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="276" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_44" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="281" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_43" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="282" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_45" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="287" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_44" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="288" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_46" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="293" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_45" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="294" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_47" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="299" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_46" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="300" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_48" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="305" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_47" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="306" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_49" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="311" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_48" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="312" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_50" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="317" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_49" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="318" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_51" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="323" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_50" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="324" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_52" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="329" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_51" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="330" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_53" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="335" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_52" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="336" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_54" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="341" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_53" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="342" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_55" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="347" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_54" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="348" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_56" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="353" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_55" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="354" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_57" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="359" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_56" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="360" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_58" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="365" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_57" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="366" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_59" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="371" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_58" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1258_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="372" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_60" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="377" filename="unroll_lec8Ex1.c" linenumber="21" name="mul_ln21_59" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="grp_fu_1263_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="378" filename="unroll_lec8Ex1.c" linenumber="21" name="add_ln21_61" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
