sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        westmere = {
            type = "OOO";
            cores = 8;
            icache =  "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1i = {
            caches = 8;
            size = 32768;
            //isTerminal = 0;
            //type = "Timing";
           // mshrs = 4;
          //  tagLat = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            }
            repl = {
                type = "LRU";
                  }
            latency = 1;
        }

        l1d = {
            caches = 8;
            size = 32768;
           // isTerminal = 0;
           // type = "Timing";
          //  mshrs = 4;
           //tagLat = 2;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
        //   parent = "l2prefetcher";
         //  l2prefetcher = {
           //isPrefetcher = true;
          // parent = "l2";
          // };
            repl = {
                type = "LRU";
                  }
            latency = 1;
        }

        l2 = {
            caches = 8;
            size = 262144;
            //isTerminal = 0;
            type = "Timing";
            mshrs = 8;
            tagLat = 4;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            repl = {
                type = "LRU";
            }
            latency = 10;
            children = "l1i|l1d";
        }

        l3 = {
            caches = 1;
            banks = 8;
            //size = 16777216;
            size = 8388608;
            //isTerminal = 0;
            type = "Timing";
            mshrs = 16;
            tagLat = 8;
            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            }
            repl = {
                type = "LRU";
            }
            latency = 24;
            children = "l2";
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1333-CL10";
        controllerLatency = 40;
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
};

pin = {
    outputDir = "./outputs/hw4/LRU/blackscholes_8c_simlarge";
};

process0 = {
    command = "$PARSECBIN/blackscholes 8 $PARSECINPUTS/blackscholes/in_64K.txt $PARSECINPUTS/blackscholes/prices.txt";
    startFastForwarded = true;
};
