Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 10:03:52 2023
| Host         : LAPTOP-VMLVOQLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation
| Design       : device
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
TIMING-16  Warning           Large setup violation                                      75          
TIMING-18  Warning           Missing input or output delay                              19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.907     -432.082                     75                  379        0.111        0.000                      0                  379        3.000        0.000                       0                   222  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clock_magnement/inst/CLK100MHZ  {0.000 5.000}      10.000          100.000         
  CLKLOG_clk_wiz_0              {0.000 14.286}     28.571          35.000          
  clkfbout_clk_wiz_0            {0.000 25.000}     50.000          20.000          
sys_clk_pin                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_magnement/inst/CLK100MHZ                                                                                                                                                    3.000        0.000                       0                     1  
  CLKLOG_clk_wiz_0                                                                                                                                                               13.786        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                             47.845        0.000                       0                     3  
sys_clk_pin                           1.594        0.000                      0                  314        0.111        0.000                      0                  314        4.500        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin       CLKLOG_clk_wiz_0      -10.907     -396.713                     65                   65        0.458        0.000                      0                   65  
CLKLOG_clk_wiz_0  sys_clk_pin            -4.924      -35.369                     10                   10        0.320        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  CLKLOG_clk_wiz_0    
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_magnement/inst/CLK100MHZ
  To Clock:  clock_magnement/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_magnement/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_magnement/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOG_clk_wiz_0
  To Clock:  CLKLOG_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKLOG_clk_wiz_0
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { clock_magnement/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         28.571      26.416     BUFGCTRL_X0Y0    clock_magnement/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         28.571      27.322     MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X4Y95      mem_out/genblk1[0].data_out_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X6Y96      mem_out/genblk1[0].data_out_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X6Y97      mem_out/genblk1[0].data_out_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X7Y97      mem_out/genblk1[0].data_out_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X7Y97      mem_out/genblk1[0].data_out_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X7Y98      mem_out/genblk1[0].data_out_reg[0][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       28.571      184.789    MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X4Y95      mem_out/genblk1[0].data_out_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X4Y95      mem_out/genblk1[0].data_out_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y96      mem_out/genblk1[0].data_out_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y96      mem_out/genblk1[0].data_out_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y97      mem_out/genblk1[0].data_out_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y97      mem_out/genblk1[0].data_out_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X4Y95      mem_out/genblk1[0].data_out_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X4Y95      mem_out/genblk1[0].data_out_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X0Y96      mem_out/genblk1[0].data_out_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y96      mem_out/genblk1[0].data_out_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y96      mem_out/genblk1[0].data_out_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y97      mem_out/genblk1[0].data_out_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X6Y97      mem_out/genblk1[0].data_out_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_magnement/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_magnement/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clock_magnement/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 4.207ns (50.905%)  route 4.057ns (49.095%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.917 r  Man_Dist_inst/abs0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.917    Man_Dist_inst/abs0_inferred__2/i__carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  Man_Dist_inst/abs0_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.656     9.907    Man_Dist_inst/adder/ins/abs0[5]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.303    10.210 r  Man_Dist_inst/adder/ins/distance[7]_i_10/O
                         net (fo=1, routed)           0.323    10.533    Man_Dist_inst/adder/ins/abs[0]_1[5]
    SLICE_X2Y98          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.143 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.599    11.743    Man_Dist_inst/adder/ins/acum[0][7]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.307    12.050 r  Man_Dist_inst/adder/ins/distance[7]_i_4/O
                         net (fo=1, routed)           0.000    12.050    Man_Dist_inst/adder/ins/distance[7]_i_4_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.451 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.451    Man_Dist_inst/adder/ins/distance_reg[7]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.673 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_3/O[0]
                         net (fo=2, routed)           0.621    13.294    screen/numMan[8]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.299    13.593 r  screen/distance[8]_i_1/O
                         net (fo=1, routed)           0.000    13.593    screen/distance0_in[8]
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.032    15.187    screen/distance_reg[8]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 4.295ns (52.292%)  route 3.919ns (47.708%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.917 r  Man_Dist_inst/abs0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.917    Man_Dist_inst/abs0_inferred__2/i__carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.251 r  Man_Dist_inst/abs0_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.656     9.907    Man_Dist_inst/adder/ins/abs0[5]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.303    10.210 r  Man_Dist_inst/adder/ins/distance[7]_i_10/O
                         net (fo=1, routed)           0.323    10.533    Man_Dist_inst/adder/ins/abs[0]_1[5]
    SLICE_X2Y98          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.053 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.053    Man_Dist_inst/adder/ins/distance_reg[7]_i_3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.307 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.484    11.791    Man_Dist_inst/adder/ins/distance_reg[9]_i_4_n_3
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.367    12.158 r  Man_Dist_inst/adder/ins/distance[9]_i_5/O
                         net (fo=1, routed)           0.000    12.158    Man_Dist_inst/adder/ins/distance[9]_i_5_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.615 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_3/CO[1]
                         net (fo=2, routed)           0.598    13.213    screen/numMan[9]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.329    13.542 r  screen/distance[9]_i_2/O
                         net (fo=1, routed)           0.000    13.542    screen/distance0_in[9]
    SLICE_X4Y100         FDRE                                         r  screen/distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X4Y100         FDRE                                         r  screen/distance_reg[9]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    screen/distance_reg[9]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 3.978ns (50.137%)  route 3.956ns (49.863%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580     9.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302     9.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322    10.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.554 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.877 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.598    11.476    Man_Dist_inst/adder/ins/acum[0][5]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.306    11.782 r  Man_Dist_inst/adder/ins/distance[7]_i_6/O
                         net (fo=1, routed)           0.000    11.782    Man_Dist_inst/adder/ins/distance[7]_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.362 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.600    12.961    screen/numMan[6]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.302    13.263 r  screen/distance[6]_i_1/O
                         net (fo=1, routed)           0.000    13.263    screen/distance0_in[6]
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[6]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    screen/distance_reg[6]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 4.042ns (51.445%)  route 3.815ns (48.555%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580     9.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302     9.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322    10.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.554 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.877 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.598    11.476    Man_Dist_inst/adder/ins/acum[0][5]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.306    11.782 r  Man_Dist_inst/adder/ins/distance[7]_i_6/O
                         net (fo=1, routed)           0.000    11.782    Man_Dist_inst/adder/ins/distance[7]_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.422 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.458    12.880    screen/numMan[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.306    13.186 r  screen/distance[7]_i_1/O
                         net (fo=1, routed)           0.000    13.186    screen/distance0_in[7]
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[7]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    screen/distance_reg[7]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.739ns (48.614%)  route 3.952ns (51.386%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580     9.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302     9.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322    10.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599    11.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307    11.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000    11.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.905 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.905    Man_Dist_inst/adder/ins/distance_reg[3]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.594    12.721    screen/numMan[4]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.299    13.020 r  screen/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    13.020    screen/distance0_in[4]
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    screen/distance_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.855ns (50.432%)  route 3.789ns (49.568%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580     9.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302     9.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322    10.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599    11.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307    11.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000    11.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.905 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.905    Man_Dist_inst/adder/ins/distance_reg[3]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.239 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.431    12.670    screen/numMan[5]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.303    12.973 r  screen/distance[5]_i_1/O
                         net (fo=1, routed)           0.000    12.973    screen/distance0_in[5]
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[5]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.032    15.187    screen/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 3.371ns (45.118%)  route 4.101ns (54.882%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726     5.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804     6.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053     8.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118     8.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     8.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580     9.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302     9.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322    10.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599    11.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307    11.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000    11.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.752 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.742    12.494    screen/numMan[3]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.306    12.800 r  screen/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    12.800    screen/distance0_in[3]
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    15.184    screen/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 mem_in_A/genblk1[1].data_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 3.333ns (47.280%)  route 3.716ns (52.720%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.725     5.328    mem_in_A/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  mem_in_A/genblk1[1].data_out_reg[1][3]/Q
                         net (fo=7, routed)           0.859     6.643    mem_in_B/abs0_inferred__1/i__carry__0[3]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  mem_in_B/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.767    Man_Dist_inst/i__carry_i_4__3_0[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.317 r  Man_Dist_inst/abs2_inferred__1/i__carry/CO[3]
                         net (fo=7, routed)           1.064     8.381    mem_in_A/abs0_inferred__1/i__carry[0]
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.118     8.499 r  mem_in_A/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.499    Man_Dist_inst/distance[3]_i_15[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.863 r  Man_Dist_inst/abs0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.496     9.359    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_0[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.303     9.662 r  Man_Dist_inst/adder/ins/distance[3]_i_14/O
                         net (fo=1, routed)           0.000     9.662    Man_Dist_inst/adder/ins/distance[3]_i_14_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.892 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.591    10.484    Man_Dist_inst/adder/ins/acum[0][1]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.306    10.790 r  Man_Dist_inst/adder/ins/distance[3]_i_6/O
                         net (fo=1, routed)           0.000    10.790    Man_Dist_inst/adder/ins/distance[3]_i_6_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.370 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.706    12.075    screen/numMan[2]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.302    12.377 r  screen/distance[2]_i_1/O
                         net (fo=1, routed)           0.000    12.377    screen/distance0_in[2]
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[2]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.031    15.186    screen/distance_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 mem_in_A/genblk1[1].data_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.981ns (44.877%)  route 3.662ns (55.123%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.725     5.328    mem_in_A/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  mem_in_A/genblk1[1].data_out_reg[1][3]/Q
                         net (fo=7, routed)           0.859     6.643    mem_in_B/abs0_inferred__1/i__carry__0[3]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  mem_in_B/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.767    Man_Dist_inst/i__carry_i_4__3_0[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.317 r  Man_Dist_inst/abs2_inferred__1/i__carry/CO[3]
                         net (fo=7, routed)           1.064     8.381    mem_in_A/abs0_inferred__1/i__carry[0]
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.118     8.499 r  mem_in_A/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.499    Man_Dist_inst/distance[3]_i_15[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.863 r  Man_Dist_inst/abs0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.496     9.359    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_0[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.303     9.662 r  Man_Dist_inst/adder/ins/distance[3]_i_14/O
                         net (fo=1, routed)           0.000     9.662    Man_Dist_inst/adder/ins/distance[3]_i_14_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.892 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.591    10.484    Man_Dist_inst/adder/ins/acum[0][1]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.306    10.790 r  Man_Dist_inst/adder/ins/distance[3]_i_6/O
                         net (fo=1, routed)           0.000    10.790    Man_Dist_inst/adder/ins/distance[3]_i_6_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.017 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.651    11.667    screen/numMan[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.303    11.970 r  screen/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    11.970    screen/distance0_in[1]
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588    15.010    screen/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  screen/distance_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.029    15.184    screen/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.089ns (19.159%)  route 4.595ns (80.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  state_reg[1]/Q
                         net (fo=115, routed)         1.989     7.773    screen/Q[1]
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.149     7.922 f  screen/distance[9]_i_1/O
                         net (fo=13, routed)          0.957     8.879    uart_logic/uart_rx_blk/state_reg[3]_0[0]
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.211 r  uart_logic/uart_rx_blk/state[3]_i_3/O
                         net (fo=4, routed)           0.685     9.896    uart_logic/uart_rx_blk/state[3]_i_3_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.152    10.048 r  uart_logic/uart_rx_blk/state[0]_i_1/O
                         net (fo=1, routed)           0.963    11.012    uart_logic_n_6
    SLICE_X2Y96          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)       -0.233    15.034    state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/genblk1[1].data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.945%)  route 0.315ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_logic/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=13, routed)          0.315     1.978    mem_in_A/genblk1[3].data_out_reg[3][7]_0[1]
    SLICE_X2Y100         FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    mem_in_A/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.076     1.867    mem_in_A/genblk1[1].data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/genblk1[1].data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.461%)  route 0.322ns (69.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_logic/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=13, routed)          0.322     1.985    mem_in_B/genblk1[3].data_out_reg[3][7]_3[1]
    SLICE_X3Y101         FDRE                                         r  mem_in_B/genblk1[1].data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    mem_in_B/CLK100MHZ
    SLICE_X3Y101         FDRE                                         r  mem_in_B/genblk1[1].data_out_reg[1][1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.066     1.857    mem_in_B/genblk1[1].data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/genblk1[3].data_out_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.102%)  route 0.120ns (45.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_logic/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=13, routed)          0.120     1.783    mem_in_A/genblk1[3].data_out_reg[3][7]_0[2]
    SLICE_X6Y94          FDRE                                         r  mem_in_A/genblk1[3].data_out_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    mem_in_A/CLK100MHZ
    SLICE_X6Y94          FDRE                                         r  mem_in_A/genblk1[3].data_out_reg[3][2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.076     1.614    mem_in_A/genblk1[3].data_out_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/genblk1[1].data_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.325%)  route 0.375ns (72.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_logic/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=10, routed)          0.375     2.038    mem_in_B/genblk1[3].data_out_reg[3][7]_3[4]
    SLICE_X3Y100         FDRE                                         r  mem_in_B/genblk1[1].data_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    mem_in_B/CLK100MHZ
    SLICE_X3Y100         FDRE                                         r  mem_in_B/genblk1[1].data_out_reg[1][4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.072     1.863    mem_in_B/genblk1[1].data_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/genblk1[3].data_out_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X5Y95          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_logic/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=13, routed)          0.114     1.778    mem_in_B/genblk1[3].data_out_reg[3][7]_3[2]
    SLICE_X6Y95          FDRE                                         r  mem_in_B/genblk1[3].data_out_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    mem_in_B/CLK100MHZ
    SLICE_X6Y95          FDRE                                         r  mem_in_B/genblk1[3].data_out_reg[3][2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.063     1.601    mem_in_B/genblk1[3].data_out_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/genblk1[2].data_out_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X3Y93          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=10, routed)          0.124     1.788    mem_in_B/genblk1[3].data_out_reg[3][7]_3[7]
    SLICE_X1Y93          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.042    mem_in_B/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][7]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.072     1.611    mem_in_B/genblk1[2].data_out_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_logic/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_logic/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.521    uart_logic/baud_tick_blk/CLK100MHZ
    SLICE_X6Y91          FDRE                                         r  uart_logic/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  uart_logic/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.073     1.759    uart_logic/uart_tx_blk/out[0]
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  uart_logic/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart_logic/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.873     2.038    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y91          FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.092     1.626    uart_logic/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_logic/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.521    uart_logic/baud_tick_blk/CLK100MHZ
    SLICE_X6Y91          FDRE                                         r  uart_logic/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  uart_logic/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.074     1.760    uart_logic/uart_tx_blk/out[0]
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  uart_logic/uart_tx_blk/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    uart_logic/uart_tx_blk/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.873     2.038    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y91          FDRE                                         r  uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.091     1.625    uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/genblk1[2].data_out_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X2Y93          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  uart_logic/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=10, routed)          0.113     1.801    mem_in_B/genblk1[3].data_out_reg[3][7]_3[5]
    SLICE_X1Y93          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.042    mem_in_B/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.070     1.609    mem_in_B/genblk1[2].data_out_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 master_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallelizer/pr_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.901%)  route 0.166ns (54.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    master_count/CLK100MHZ
    SLICE_X4Y93          FDRE                                         r  master_count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  master_count/count_reg[0]/Q
                         net (fo=13, routed)          0.166     1.830    parallelizer/D[0]
    SLICE_X2Y92          FDRE                                         r  parallelizer/pr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.876     2.041    parallelizer/CLK100MHZ
    SLICE_X2Y92          FDRE                                         r  parallelizer/pr_addr_reg[0]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.059     1.620    parallelizer/pr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     master_count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     master_count/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     mem_in_A/genblk1[0].data_out_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     mem_in_A/genblk1[0].data_out_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     mem_in_A/genblk1[0].data_out_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     master_count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     master_count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     master_count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     master_count/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKLOG_clk_wiz_0

Setup :           65  Failing Endpoints,  Worst Slack      -10.907ns,  Total Violation     -396.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.907ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[1].data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        8.202ns  (logic 4.419ns (53.880%)  route 3.783ns (46.120%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   178.917 r  Man_Dist_inst/abs0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000   178.917    Man_Dist_inst/abs0_inferred__2/i__carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   179.251 r  Man_Dist_inst/abs0_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.656   179.907    Man_Dist_inst/adder/ins/abs0[5]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.303   180.210 r  Man_Dist_inst/adder/ins/distance[7]_i_10/O
                         net (fo=1, routed)           0.323   180.533    Man_Dist_inst/adder/ins/abs[0]_1[5]
    SLICE_X2Y98          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   181.053 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000   181.053    Man_Dist_inst/adder/ins/distance_reg[7]_i_3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   181.307 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.484   181.791    Man_Dist_inst/adder/ins/distance_reg[9]_i_4_n_3
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.367   182.158 r  Man_Dist_inst/adder/ins/distance[9]_i_5/O
                         net (fo=1, routed)           0.000   182.158    Man_Dist_inst/adder/ins/distance[9]_i_5_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   182.615 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_3/CO[1]
                         net (fo=2, routed)           0.308   182.923    mem_in_B/numMan[9]
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.329   183.252 r  mem_in_B/genblk1[1].data_out[1][1]_i_2/O
                         net (fo=1, routed)           0.154   183.406    mem_in_B/genblk1[1].data_out[1][1]_i_2_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124   183.530 r  mem_in_B/genblk1[1].data_out[1][1]_i_1/O
                         net (fo=1, routed)           0.000   183.530    mem_out/genblk1[1].data_out_reg[1][7]_0[1]
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][1]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.032   172.623    mem_out/genblk1[1].data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                        172.623    
                         arrival time                        -183.530    
  -------------------------------------------------------------------
                         slack                                -10.907    

Slack (VIOLATED) :        -10.841ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        8.133ns  (logic 4.166ns (51.224%)  route 3.967ns (48.776%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513   178.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580   179.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302   179.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322   180.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   180.554 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   180.554    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   180.877 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.598   181.476    Man_Dist_inst/adder/ins/acum[0][5]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.306   181.782 r  Man_Dist_inst/adder/ins/distance[7]_i_6/O
                         net (fo=1, routed)           0.000   181.782    Man_Dist_inst/adder/ins/distance[7]_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   182.422 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.456   182.877    mem_in_B/numMan[7]
    SLICE_X7Y98          LUT6 (Prop_lut6_I3_O)        0.306   183.183 r  mem_in_B/genblk1[0].data_out[0][7]_i_3/O
                         net (fo=1, routed)           0.154   183.338    mem_in_A/genblk1[0].data_out_reg[0][7]_4
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124   183.462 r  mem_in_A/genblk1[0].data_out[0][7]_i_1__1/O
                         net (fo=1, routed)           0.000   183.462    mem_out/genblk1[0].data_out_reg[0][7]_1[7]
    SLICE_X7Y98          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X7Y98          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][7]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.029   172.620    mem_out/genblk1[0].data_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                        172.620    
                         arrival time                        -183.462    
  -------------------------------------------------------------------
                         slack                                -10.841    

Slack (VIOLATED) :        -10.814ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[1].data_out_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        8.106ns  (logic 4.207ns (51.901%)  route 3.899ns (48.099%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   178.917 r  Man_Dist_inst/abs0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000   178.917    Man_Dist_inst/abs0_inferred__2/i__carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   179.251 r  Man_Dist_inst/abs0_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.656   179.907    Man_Dist_inst/adder/ins/abs0[5]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.303   180.210 r  Man_Dist_inst/adder/ins/distance[7]_i_10/O
                         net (fo=1, routed)           0.323   180.533    Man_Dist_inst/adder/ins/abs[0]_1[5]
    SLICE_X2Y98          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610   181.143 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.599   181.743    Man_Dist_inst/adder/ins/acum[0][7]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.307   182.050 r  Man_Dist_inst/adder/ins/distance[7]_i_4/O
                         net (fo=1, routed)           0.000   182.050    Man_Dist_inst/adder/ins/distance[7]_i_4_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   182.451 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   182.451    Man_Dist_inst/adder/ins/distance_reg[7]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.673 r  Man_Dist_inst/adder/ins/distance_reg[9]_i_3/O[0]
                         net (fo=2, routed)           0.463   183.135    mem_in_B/numMan[8]
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.299   183.434 r  mem_in_B/genblk1[1].data_out[1][0]_i_1_comp/O
                         net (fo=1, routed)           0.000   183.434    mem_out/genblk1[1].data_out_reg[1][7]_0[0]
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][0]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.029   172.620    mem_out/genblk1[1].data_out_reg[1][0]
  -------------------------------------------------------------------
                         required time                        172.620    
                         arrival time                        -183.434    
  -------------------------------------------------------------------
                         slack                                -10.814    

Slack (VIOLATED) :        -10.732ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        8.025ns  (logic 4.102ns (51.114%)  route 3.923ns (48.886%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513   178.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580   179.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302   179.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322   180.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   180.554 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   180.554    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   180.877 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.598   181.476    Man_Dist_inst/adder/ins/acum[0][5]
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.306   181.782 r  Man_Dist_inst/adder/ins/distance[7]_i_6/O
                         net (fo=1, routed)           0.000   181.782    Man_Dist_inst/adder/ins/distance[7]_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   182.362 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.415   182.777    mem_in_B/numMan[6]
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.302   183.079 r  mem_in_B/genblk1[0].data_out[0][6]_i_2/O
                         net (fo=1, routed)           0.151   183.230    mem_in_B/genblk1[0].data_out[0][6]_i_2_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124   183.354 r  mem_in_B/genblk1[0].data_out[0][6]_i_1/O
                         net (fo=1, routed)           0.000   183.354    mem_out/genblk1[0].data_out_reg[0][7]_1[6]
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][6]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031   172.622    mem_out/genblk1[0].data_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                        172.622    
                         arrival time                        -183.354    
  -------------------------------------------------------------------
                         slack                                -10.732    

Slack (VIOLATED) :        -10.646ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        7.941ns  (logic 3.979ns (50.110%)  route 3.962ns (49.890%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513   178.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580   179.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302   179.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322   180.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   180.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599   181.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307   181.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000   181.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   181.905 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   181.905    Man_Dist_inst/adder/ins/distance_reg[3]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   182.239 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.308   182.547    mem_in_B/numMan[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.303   182.850 r  mem_in_B/genblk1[0].data_out[0][5]_i_2/O
                         net (fo=1, routed)           0.295   183.145    mem_in_B/genblk1[0].data_out[0][5]_i_2_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124   183.269 r  mem_in_B/genblk1[0].data_out[0][5]_i_1/O
                         net (fo=1, routed)           0.000   183.269    mem_out/genblk1[0].data_out_reg[0][7]_1[5]
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][5]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.032   172.623    mem_out/genblk1[0].data_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                        172.623    
                         arrival time                        -183.269    
  -------------------------------------------------------------------
                         slack                                -10.646    

Slack (VIOLATED) :        -10.631ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        7.975ns  (logic 3.863ns (48.441%)  route 4.112ns (51.559%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 173.033 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513   178.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580   179.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302   179.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322   180.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   180.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599   181.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307   181.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000   181.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   181.905 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   181.905    Man_Dist_inst/adder/ins/distance_reg[3]_i_2_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.127 r  Man_Dist_inst/adder/ins/distance_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.308   182.434    mem_in_B/numMan[4]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.299   182.733 r  mem_in_B/genblk1[0].data_out[0][4]_i_2/O
                         net (fo=1, routed)           0.446   183.179    mem_in_B/genblk1[0].data_out[0][4]_i_2_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124   183.303 r  mem_in_B/genblk1[0].data_out[0][4]_i_1/O
                         net (fo=1, routed)           0.000   183.303    mem_out/genblk1[0].data_out_reg[0][7]_1[4]
    SLICE_X6Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.601   173.033    mem_out/CLK
    SLICE_X6Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][4]/C
                         clock pessimism              0.000   173.033    
                         clock uncertainty           -0.442   172.591    
    SLICE_X6Y97          FDRE (Setup_fdre_C_D)        0.081   172.672    mem_out/genblk1[0].data_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                        172.672    
                         arrival time                        -183.303    
  -------------------------------------------------------------------
                         slack                                -10.631    

Slack (VIOLATED) :        -10.010ns  (required time - arrival time)
  Source:                 mem_in_B/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        7.349ns  (logic 3.495ns (47.557%)  route 3.854ns (52.443%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 173.032 - 171.429 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 175.329 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.726   175.329    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456   175.785 r  mem_in_B/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=4, routed)           0.804   176.589    mem_in_B/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124   176.713 r  mem_in_B/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000   176.713    Man_Dist_inst/i__carry_i_4__4_0[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.263 r  Man_Dist_inst/abs2_inferred__2/i__carry/CO[3]
                         net (fo=7, routed)           1.053   178.316    mem_in_A/abs0_inferred__2/i__carry[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.118   178.434 r  mem_in_A/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000   178.434    Man_Dist_inst/p_1_in[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513   178.947 r  Man_Dist_inst/abs0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.580   179.527    Man_Dist_inst/adder/ins/abs0[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.302   179.829 r  Man_Dist_inst/adder/ins/distance[3]_i_9/O
                         net (fo=1, routed)           0.322   180.150    Man_Dist_inst/adder/ins/abs[0]_1[2]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   180.597 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.599   181.197    Man_Dist_inst/adder/ins/acum[0][3]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.307   181.504 r  Man_Dist_inst/adder/ins/distance[3]_i_4/O
                         net (fo=1, routed)           0.000   181.504    Man_Dist_inst/adder/ins/distance[3]_i_4_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   181.752 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.331   182.083    mem_in_B/numMan[3]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.306   182.389 r  mem_in_B/genblk1[0].data_out[0][3]_i_2/O
                         net (fo=1, routed)           0.165   182.554    mem_in_B/genblk1[0].data_out[0][3]_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   182.678 r  mem_in_B/genblk1[0].data_out[0][3]_i_1/O
                         net (fo=1, routed)           0.000   182.678    mem_out/genblk1[0].data_out_reg[0][7]_1[3]
    SLICE_X6Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600   173.032    mem_out/CLK
    SLICE_X6Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][3]/C
                         clock pessimism              0.000   173.032    
                         clock uncertainty           -0.442   172.590    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077   172.667    mem_out/genblk1[0].data_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                        172.667    
                         arrival time                        -182.678    
  -------------------------------------------------------------------
                         slack                                -10.010    

Slack (VIOLATED) :        -9.973ns  (required time - arrival time)
  Source:                 mem_in_A/genblk1[1].data_out_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        7.284ns  (logic 3.504ns (48.106%)  route 3.780ns (51.894%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 173.034 - 171.429 ) 
    Source Clock Delay      (SCD):    5.312ns = ( 175.312 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710   175.312    mem_in_A/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.478   175.790 r  mem_in_A/genblk1[1].data_out_reg[1][7]/Q
                         net (fo=6, routed)           0.868   176.659    mem_in_B/abs0_inferred__1/i__carry__0[7]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.298   176.957 r  mem_in_B/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000   176.957    Man_Dist_inst/i__carry_i_4__3_0[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   177.358 r  Man_Dist_inst/abs2_inferred__1/i__carry/CO[3]
                         net (fo=7, routed)           1.064   178.422    mem_in_A/abs0_inferred__1/i__carry[0]
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.118   178.540 r  mem_in_A/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000   178.540    Man_Dist_inst/distance[3]_i_15[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   178.904 r  Man_Dist_inst/abs0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.496   179.400    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_0[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.303   179.703 r  Man_Dist_inst/adder/ins/distance[3]_i_14/O
                         net (fo=1, routed)           0.000   179.703    Man_Dist_inst/adder/ins/distance[3]_i_14_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   179.933 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.591   180.525    Man_Dist_inst/adder/ins/acum[0][1]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.306   180.831 r  Man_Dist_inst/adder/ins/distance[3]_i_6/O
                         net (fo=1, routed)           0.000   180.831    Man_Dist_inst/adder/ins/distance[3]_i_6_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   181.411 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.319   181.730    mem_in_B/numMan[2]
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.302   182.032 r  mem_in_B/genblk1[0].data_out[0][2]_i_2/O
                         net (fo=1, routed)           0.440   182.472    mem_in_B/genblk1[0].data_out[0][2]_i_2_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I0_O)        0.124   182.596 r  mem_in_B/genblk1[0].data_out[0][2]_i_1/O
                         net (fo=1, routed)           0.000   182.596    mem_out/genblk1[0].data_out_reg[0][7]_1[2]
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   173.034    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][2]/C
                         clock pessimism              0.000   173.034    
                         clock uncertainty           -0.442   172.592    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.031   172.623    mem_out/genblk1[0].data_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                        172.623    
                         arrival time                        -182.596    
  -------------------------------------------------------------------
                         slack                                 -9.973    

Slack (VIOLATED) :        -9.622ns  (required time - arrival time)
  Source:                 mem_in_A/genblk1[1].data_out_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        6.931ns  (logic 3.152ns (45.475%)  route 3.779ns (54.525%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 173.034 - 171.429 ) 
    Source Clock Delay      (SCD):    5.312ns = ( 175.312 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710   175.312    mem_in_A/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.478   175.790 r  mem_in_A/genblk1[1].data_out_reg[1][7]/Q
                         net (fo=6, routed)           0.868   176.659    mem_in_B/abs0_inferred__1/i__carry__0[7]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.298   176.957 r  mem_in_B/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000   176.957    Man_Dist_inst/i__carry_i_4__3_0[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   177.358 r  Man_Dist_inst/abs2_inferred__1/i__carry/CO[3]
                         net (fo=7, routed)           1.064   178.422    mem_in_A/abs0_inferred__1/i__carry[0]
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.118   178.540 r  mem_in_A/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000   178.540    Man_Dist_inst/distance[3]_i_15[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   178.904 r  Man_Dist_inst/abs0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.496   179.400    Man_Dist_inst/adder/ins/distance_reg[3]_i_3_0[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.303   179.703 r  Man_Dist_inst/adder/ins/distance[3]_i_14/O
                         net (fo=1, routed)           0.000   179.703    Man_Dist_inst/adder/ins/distance[3]_i_14_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   179.933 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.591   180.525    Man_Dist_inst/adder/ins/acum[0][1]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.306   180.831 r  Man_Dist_inst/adder/ins/distance[3]_i_6/O
                         net (fo=1, routed)           0.000   180.831    Man_Dist_inst/adder/ins/distance[3]_i_6_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   181.058 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.597   181.655    mem_in_B/numMan[1]
    SLICE_X0Y96          LUT6 (Prop_lut6_I1_O)        0.303   181.958 r  mem_in_B/genblk1[0].data_out[0][1]_i_2/O
                         net (fo=1, routed)           0.162   182.120    mem_in_B/genblk1[0].data_out[0][1]_i_2_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I0_O)        0.124   182.244 r  mem_in_B/genblk1[0].data_out[0][1]_i_1/O
                         net (fo=1, routed)           0.000   182.244    mem_out/genblk1[0].data_out_reg[0][7]_1[1]
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   173.034    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/C
                         clock pessimism              0.000   173.034    
                         clock uncertainty           -0.442   172.592    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029   172.621    mem_out/genblk1[0].data_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                        172.621    
                         arrival time                        -182.244    
  -------------------------------------------------------------------
                         slack                                 -9.622    

Slack (VIOLATED) :        -8.173ns  (required time - arrival time)
  Source:                 mem_in_A/genblk1[2].data_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (CLKLOG_clk_wiz_0 rise@171.429ns - sys_clk_pin rise@170.000ns)
  Data Path Delay:        5.465ns  (logic 2.343ns (42.877%)  route 3.122ns (57.123%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=3)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 173.032 - 171.429 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 175.328 - 170.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   170.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   171.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   173.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   173.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.725   175.328    mem_in_A/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456   175.784 r  mem_in_A/genblk1[2].data_out_reg[2][0]/Q
                         net (fo=7, routed)           0.818   176.602    mem_in_B/genblk1[2].data_out_reg[2][7]_3[0]
    SLICE_X2Y94          LUT2 (Prop_lut2_I1_O)        0.124   176.726 r  mem_in_B/i__carry_i_8__4/O
                         net (fo=1, routed)           0.000   176.726    Man_Dist_inst/distance[3]_i_24_2[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   176.978 r  Man_Dist_inst/abs0_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.707   177.684    Man_Dist_inst/adder/ins/distance_reg[3]_i_16_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.295   177.979 r  Man_Dist_inst/adder/ins/distance[3]_i_24/O
                         net (fo=1, routed)           0.000   177.979    Man_Dist_inst/adder/ins/distance[3]_i_24_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.226 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_16/O[0]
                         net (fo=1, routed)           0.709   178.936    Man_Dist_inst/adder/ins/acum[1][0]
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.299   179.235 r  Man_Dist_inst/adder/ins/distance[3]_i_7/O
                         net (fo=1, routed)           0.000   179.235    Man_Dist_inst/adder/ins/distance[3]_i_7_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   179.482 r  Man_Dist_inst/adder/ins/distance_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.463   179.945    mem_in_B/numMan[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.299   180.244 r  mem_in_B/genblk1[0].data_out[0][0]_i_2/O
                         net (fo=1, routed)           0.424   180.668    mem_in_B/genblk1[0].data_out[0][0]_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124   180.792 r  mem_in_B/genblk1[0].data_out[0][0]_i_1/O
                         net (fo=1, routed)           0.000   180.792    mem_out/genblk1[0].data_out_reg[0][7]_1[0]
    SLICE_X4Y95          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                    171.429   171.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   171.429 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683   173.112    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   169.417 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   171.341    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   171.432 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600   173.032    mem_out/CLK
    SLICE_X4Y95          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][0]/C
                         clock pessimism              0.000   173.032    
                         clock uncertainty           -0.442   172.590    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.029   172.619    mem_out/genblk1[0].data_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                        172.619    
                         arrival time                        -180.792    
  -------------------------------------------------------------------
                         slack                                 -8.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 mem_in_A/genblk1[2].data_out_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[2].data_out_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.131%)  route 0.158ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    mem_in_A/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mem_in_A/genblk1[2].data_out_reg[2][3]/Q
                         net (fo=7, routed)           0.158     1.822    mem_in_B/genblk1[2].data_out_reg[2][7]_3[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  mem_in_B/genblk1[2].data_out[2][3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    mem_out/genblk1[2].data_out_reg[2][7]_0[3]
    SLICE_X0Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875     0.877    mem_out/CLK
    SLICE_X0Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][3]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.442     1.318    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.091     1.409    mem_out/genblk1[2].data_out_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[2].data_out_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.602%)  route 0.143ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.143     1.779    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][1]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[2].data_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.602%)  route 0.143ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.143     1.779    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][3]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mem_in_A/genblk1[1].data_out_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[1].data_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.138%)  route 0.208ns (49.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    mem_in_A/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  mem_in_A/genblk1[1].data_out_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  mem_in_A/genblk1[1].data_out_reg[1][1]/Q
                         net (fo=7, routed)           0.208     1.890    mem_in_B/abs0_inferred__1/i__carry__0[1]
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.045     1.935 r  mem_in_B/genblk1[1].data_out[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    mem_out/genblk1[1].data_out_reg[1][7]_0[1]
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.875    mem_out/CLK
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][1]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.442     1.316    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.092     1.408    mem_out/genblk1[1].data_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.208     1.843    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][0]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.208     1.843    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][1]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.208     1.843    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][2]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.895%)  route 0.212ns (60.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.212     1.848    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][5]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y95          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 mem_tx_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[3].data_out_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.895%)  route 0.212ns (60.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.575     1.494    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  mem_tx_control/FSM_onehot_state_reg[1]/Q
                         net (fo=35, routed)          0.212     1.848    mem_out/genblk1[3].data_out_reg[3][7]_0[0]
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][6]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.442     1.287    
    SLICE_X8Y95          FDRE (Hold_fdre_C_CE)       -0.016     1.271    mem_out/genblk1[3].data_out_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mem_in_A/genblk1[0].data_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_out/genblk1[0].data_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             CLKLOG_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOG_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.299%)  route 0.276ns (59.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.605     1.524    mem_in_A/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  mem_in_A/genblk1[0].data_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mem_in_A/genblk1[0].data_out_reg[0][1]/Q
                         net (fo=7, routed)           0.276     1.941    mem_in_B/abs0_inferred__2/i__carry__0[1]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  mem_in_B/genblk1[0].data_out[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.986    mem_out/genblk1[0].data_out_reg[0][7]_1[1]
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875     0.877    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.442     1.318    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.091     1.409    mem_out/genblk1[0].data_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOG_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -4.924ns,  Total Violation      -35.369ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.924ns  (required time - arrival time)
  Source:                 mem_out/genblk1[0].data_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        9.242ns  (logic 0.580ns (6.276%)  route 8.662ns (93.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 30.297 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    30.297    mem_out/CLK
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    30.753 r  mem_out/genblk1[0].data_out_reg[0][5]/Q
                         net (fo=1, routed)           8.662    39.415    mem_out/memOut[0][5]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124    39.539 r  mem_out/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    39.539    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.031    34.615    uart_logic/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.615    
                         arrival time                         -39.539    
  -------------------------------------------------------------------
                         slack                                 -4.924    

Slack (VIOLATED) :        -4.047ns  (required time - arrival time)
  Source:                 mem_out/genblk1[0].data_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        8.365ns  (logic 0.580ns (6.933%)  route 7.785ns (93.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 30.297 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    30.297    mem_out/CLK
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    30.753 r  mem_out/genblk1[0].data_out_reg[0][6]/Q
                         net (fo=1, routed)           7.785    38.538    mem_out/memOut[0][6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124    38.662 r  mem_out/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    38.662    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.031    34.615    uart_logic/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         34.615    
                         arrival time                         -38.662    
  -------------------------------------------------------------------
                         slack                                 -4.047    

Slack (VIOLATED) :        -3.677ns  (required time - arrival time)
  Source:                 mem_out/genblk1[0].data_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.993ns  (logic 0.580ns (7.256%)  route 7.413ns (92.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 30.297 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    30.297    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    30.753 r  mem_out/genblk1[0].data_out_reg[0][1]/Q
                         net (fo=1, routed)           7.413    38.166    mem_out/memOut[0][1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    38.290 r  mem_out/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    38.290    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[1]
    SLICE_X7Y94          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y94          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[1]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.029    34.613    uart_logic/uart_tx_blk/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.613    
                         arrival time                         -38.290    
  -------------------------------------------------------------------
                         slack                                 -3.677    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 mem_out/genblk1[2].data_out_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.779ns  (logic 0.580ns (7.456%)  route 7.199ns (92.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 30.296 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    30.296    mem_out/CLK
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456    30.752 r  mem_out/genblk1[2].data_out_reg[2][2]/Q
                         net (fo=1, routed)           7.199    37.951    mem_out/memOut[2][2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    38.075 r  mem_out/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    38.075    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.029    34.613    uart_logic/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.613    
                         arrival time                         -38.075    
  -------------------------------------------------------------------
                         slack                                 -3.462    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 mem_tx_control/save_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            mem_tx_control/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.686ns  (logic 0.580ns (7.546%)  route 7.106ns (92.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 34.947 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 30.219 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.645    30.219    mem_tx_control/CLKLOG
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    30.675 f  mem_tx_control/save_ok_reg/Q
                         net (fo=2, routed)           7.106    37.781    mem_tx_control/save_ok
    SLICE_X9Y93          LUT4 (Prop_lut4_I2_O)        0.124    37.905 r  mem_tx_control/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    37.905    mem_tx_control/FSM_onehot_state[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.524    34.947    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    34.947    
                         clock uncertainty           -0.442    34.505    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.031    34.536    mem_tx_control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         34.536    
                         arrival time                         -37.905    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 mem_out/genblk1[1].data_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.607ns  (logic 0.580ns (7.624%)  route 7.027ns (92.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 30.296 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    30.296    mem_out/CLK
    SLICE_X7Y96          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456    30.752 r  mem_out/genblk1[1].data_out_reg[1][3]/Q
                         net (fo=1, routed)           7.027    37.779    mem_out/memOut[1][3]
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    37.903 r  mem_out/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    37.903    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.031    34.615    uart_logic/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.615    
                         arrival time                         -37.903    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 mem_out/genblk1[1].data_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.589ns  (logic 0.580ns (7.642%)  route 7.009ns (92.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 30.297 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    30.297    mem_out/CLK
    SLICE_X7Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    30.753 r  mem_out/genblk1[1].data_out_reg[1][0]/Q
                         net (fo=1, routed)           7.009    37.762    mem_out/memOut[1][0]
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    37.886 r  mem_out/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    37.886    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[0]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.031    34.615    uart_logic/uart_tx_blk/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.615    
                         arrival time                         -37.886    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 mem_tx_control/save_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            mem_tx_control/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.469ns  (logic 0.580ns (7.766%)  route 6.889ns (92.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 34.947 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 30.219 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.645    30.219    mem_tx_control/CLKLOG
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    30.675 r  mem_tx_control/save_ok_reg/Q
                         net (fo=2, routed)           6.889    37.564    mem_tx_control/save_ok
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    37.688 r  mem_tx_control/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    37.688    mem_tx_control/FSM_onehot_state[2]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.524    34.947    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000    34.947    
                         clock uncertainty           -0.442    34.505    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.029    34.534    mem_tx_control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         34.534    
                         arrival time                         -37.688    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 mem_out/genblk1[3].data_out_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.488ns  (logic 0.642ns (8.574%)  route 6.846ns (91.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 30.218 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.644    30.218    mem_out/CLK
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    30.736 r  mem_out/genblk1[3].data_out_reg[3][7]/Q
                         net (fo=1, routed)           6.846    37.581    mem_out/memOut[3][7]
    SLICE_X7Y95          LUT6 (Prop_lut6_I5_O)        0.124    37.705 r  mem_out/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    37.705    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.032    34.616    uart_logic/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         34.616    
                         arrival time                         -37.705    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -3.088ns  (required time - arrival time)
  Source:                 mem_out/genblk1[2].data_out_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (sys_clk_pin rise@30.000ns - CLKLOG_clk_wiz_0 rise@28.571ns)
  Data Path Delay:        7.405ns  (logic 0.580ns (7.832%)  route 6.825ns (92.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 30.296 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    30.381    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    26.459 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    28.477    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.573 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    30.296    mem_out/CLK
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456    30.752 r  mem_out/genblk1[2].data_out_reg[2][4]/Q
                         net (fo=1, routed)           6.825    37.577    mem_out/memOut[2][4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124    37.701 r  mem_out/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    37.701    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.603    35.026    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.000    35.026    
                         clock uncertainty           -0.442    34.584    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    34.613    uart_logic/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.613    
                         arrival time                         -37.701    
  -------------------------------------------------------------------
                         slack                                 -3.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mem_out/genblk1[3].data_out_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.518ns (10.716%)  route 4.316ns (89.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.521     1.524    mem_out/CLK
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.418     1.942 r  mem_out/genblk1[3].data_out_reg[3][5]/Q
                         net (fo=1, routed)           4.316     6.259    mem_out/memOut[3][5]
    SLICE_X7Y95          LUT6 (Prop_lut6_I5_O)        0.100     6.359 r  mem_out/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.359    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.724     5.327    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.442     5.768    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.270     6.038    uart_logic/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.359    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mem_out/genblk1[3].data_out_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.518ns (10.471%)  route 4.429ns (89.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.521     1.524    mem_out/CLK
    SLICE_X8Y94          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.418     1.942 r  mem_out/genblk1[3].data_out_reg[3][1]/Q
                         net (fo=1, routed)           4.429     6.372    mem_out/memOut[3][1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.100     6.472 r  mem_out/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.472    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[1]
    SLICE_X7Y94          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.724     5.327    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y94          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[1]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.442     5.768    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.269     6.037    uart_logic/uart_tx_blk/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.037    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 mem_out/genblk1[2].data_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 0.467ns (9.483%)  route 4.458ns (90.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.599     1.602    mem_out/CLK
    SLICE_X4Y92          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.367     1.969 r  mem_out/genblk1[2].data_out_reg[2][0]/Q
                         net (fo=1, routed)           4.458     6.427    mem_out/memOut[2][0]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.100     6.527 r  mem_out/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.527    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[0]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.724     5.327    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.442     5.768    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.270     6.038    uart_logic/uart_tx_blk/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 mem_out/genblk1[3].data_out_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.518ns (10.122%)  route 4.600ns (89.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.521     1.524    mem_out/CLK
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.418     1.942 r  mem_out/genblk1[3].data_out_reg[3][4]/Q
                         net (fo=1, routed)           4.600     6.542    mem_out/memOut[3][4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.100     6.642 r  mem_out/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.642    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.724     5.327    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.442     5.768    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.269     6.037    uart_logic/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.037    
                         arrival time                           6.642    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 mem_out/genblk1[0].data_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.186ns (7.103%)  route 2.432ns (92.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.604    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  mem_out/genblk1[0].data_out_reg[0][2]/Q
                         net (fo=1, routed)           2.432     3.177    mem_out/memOut[0][2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045     3.222 r  mem_out/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.222    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.442     2.480    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     2.571    uart_logic/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 mem_out/genblk1[0].data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.209ns (7.527%)  route 2.568ns (92.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.603    mem_out/CLK
    SLICE_X6Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  mem_out/genblk1[0].data_out_reg[0][3]/Q
                         net (fo=1, routed)           2.568     3.334    mem_out/memOut[0][3]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045     3.379 r  mem_out/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.379    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y93          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.442     2.480    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092     2.572    uart_logic/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mem_out/genblk1[2].data_out_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.209ns (7.379%)  route 2.623ns (92.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.603    mem_out/CLK
    SLICE_X6Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  mem_out/genblk1[2].data_out_reg[2][7]/Q
                         net (fo=1, routed)           2.623     3.390    mem_out/memOut[2][7]
    SLICE_X7Y95          LUT6 (Prop_lut6_I2_O)        0.045     3.435 r  mem_out/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.435    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.442     2.480    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092     2.572    uart_logic/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 mem_tx_control/save_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            mem_tx_control/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.186ns (6.538%)  route 2.659ns (93.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574     0.576    mem_tx_control/CLKLOG
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  mem_tx_control/save_ok_reg/Q
                         net (fo=2, routed)           2.659     3.375    mem_tx_control/save_ok
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.045     3.420 r  mem_tx_control/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.420    mem_tx_control/FSM_onehot_state[2]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.846     2.011    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.442     2.452    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.091     2.543    mem_tx_control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 mem_tx_control/save_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            mem_tx_control/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.186ns (6.355%)  route 2.741ns (93.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574     0.576    mem_tx_control/CLKLOG
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.717 f  mem_tx_control/save_ok_reg/Q
                         net (fo=2, routed)           2.741     3.458    mem_tx_control/save_ok
    SLICE_X9Y93          LUT4 (Prop_lut4_I2_O)        0.045     3.503 r  mem_tx_control/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.503    mem_tx_control/FSM_onehot_state[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.846     2.011    mem_tx_control/CLK100MHZ
    SLICE_X9Y93          FDRE                                         r  mem_tx_control/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.442     2.452    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092     2.544    mem_tx_control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 mem_out/genblk1[3].data_out_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKLOG_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.209ns (6.756%)  route 2.885ns (93.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.573     0.575    mem_out/CLK
    SLICE_X8Y95          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164     0.739 r  mem_out/genblk1[3].data_out_reg[3][6]/Q
                         net (fo=1, routed)           2.885     3.623    mem_out/memOut[3][6]
    SLICE_X7Y95          LUT6 (Prop_lut6_I2_O)        0.045     3.668 r  mem_out/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.668    uart_logic/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X7Y95          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.442     2.480    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092     2.572    uart_logic/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.096    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.221ns  (logic 5.538ns (45.320%)  route 6.682ns (54.680%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.842     4.349    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.150     4.499 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.835     5.334    screen/Mul/counter/SEG_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.326     5.660 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.005     8.665    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.221 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.221    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.046ns  (logic 5.332ns (44.263%)  route 6.714ns (55.737%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.531     4.038    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.162 f  screen/Mul/counter/SEG_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.655     4.817    screen/Mul/counter/SEG_OBUF[0]_inst_i_6_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     4.941 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.529     8.469    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.046 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.046    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 5.412ns (46.580%)  route 6.207ns (53.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.277     4.784    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.150     4.934 r  screen/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.930     7.864    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    11.620 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.620    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.581ns  (logic 5.544ns (47.871%)  route 6.037ns (52.129%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.910     4.417    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.150     4.567 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.162     4.729    screen/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.326     5.055 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.965     8.020    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.581 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.581    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 5.385ns (46.657%)  route 6.156ns (53.343%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.596     4.103    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     4.255 r  screen/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.561     7.815    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    11.541 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.541    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.126ns  (logic 5.205ns (46.785%)  route 5.921ns (53.215%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.596     4.103    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.124     4.227 r  screen/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     7.552    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.126 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.126    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.943ns  (logic 5.501ns (50.271%)  route 5.442ns (49.729%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.012     4.519    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.118     4.637 f  screen/Mul/counter/SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.314     4.951    screen/Mul/counter/SEG_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.326     5.277 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.116     7.393    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.943 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.943    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 5.183ns (48.681%)  route 5.464ns (51.319%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.012     4.519    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.643 r  screen/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.452     7.095    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    10.646 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.646    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 5.292ns (50.256%)  route 5.238ns (49.744%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.708     4.215    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.124     4.339 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452     4.791    screen/Mul/counter/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.124     4.915 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.078     6.993    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.531 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.531    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.452ns  (logic 5.476ns (52.391%)  route 4.976ns (47.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          2.842     4.349    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.150     4.499 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.440     4.940    screen/Mul/counter/SEG_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.326     5.266 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.694     6.959    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.452 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.452    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.556ns (51.768%)  route 1.450ns (48.232%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.108     1.382    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.045     1.427 r  screen/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.769    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.006 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.006    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.070ns  (logic 1.615ns (52.598%)  route 1.455ns (47.402%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.108     1.382    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.042     1.424 r  screen/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.772    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.070 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.070    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.603ns (49.360%)  route 1.644ns (50.640%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.066     1.341    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.386 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.068     1.454    screen/Mul/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.499 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.009    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.247 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.247    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.299ns  (logic 1.572ns (47.662%)  route 1.727ns (52.338%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.237     1.512    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.045     1.557 r  screen/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.046    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.299 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.299    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.336ns  (logic 1.622ns (48.616%)  route 1.714ns (51.384%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.210     1.485    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.046     1.531 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.173     1.704    screen/Mul/counter/SEG_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.107     1.811 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.142    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.336 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.616ns (47.498%)  route 1.786ns (52.502%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.066     1.341    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.386 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.189     1.575    screen/Mul/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.620 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.150    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.401 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.401    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.570ns (46.136%)  route 1.833ns (53.864%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.412     1.687    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.732 r  screen/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.153    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.404 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.404    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.412ns  (logic 1.554ns (45.546%)  route 1.858ns (54.454%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.339    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.177    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.412 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.412    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.572ns (44.815%)  route 1.936ns (55.185%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.271     1.545    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045     1.590 r  screen/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.255    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.508 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.508    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.746ns  (logic 1.594ns (42.561%)  route 2.152ns (57.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.097     1.371    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.045     1.416 r  screen/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.471    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.746 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.746    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_magnement/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_magnement/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809    26.809    clock_magnement/inst/CLK100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  clock_magnement/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    clock_magnement/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock_magnement/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    clock_magnement/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_magnement/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_magnement/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_magnement/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    clock_magnement/inst/CLK100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clock_magnement/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clock_magnement/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_magnement/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clock_magnement/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_magnement/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/distance_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.222ns  (logic 5.235ns (36.808%)  route 8.987ns (63.192%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[7]/Q
                         net (fo=10, routed)          0.906     6.673    screen/distance_reg_n_0_[7]
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.148     6.821 r  screen/SEG_OBUF[6]_inst_i_26/O
                         net (fo=7, routed)           0.938     7.759    screen/SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.328     8.087 r  screen/SEG_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.933     9.021    screen/SEG_OBUF[6]_inst_i_24_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.152     9.173 r  screen/SEG_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.901    10.074    screen/SEG_OBUF[4]_inst_i_6_n_0
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.326    10.400 r  screen/SEG_OBUF[6]_inst_i_19/O
                         net (fo=5, routed)           0.828    11.228    screen/Mul/counter/SEG_OBUF[0]_inst_i_1_2
    SLICE_X5Y101         LUT6 (Prop_lut6_I3_O)        0.124    11.352 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.952    12.304    screen/Mul/counter/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124    12.428 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.529    15.957    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.534 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.534    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.590ns  (logic 4.755ns (34.992%)  route 8.835ns (65.008%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[8]/Q
                         net (fo=10, routed)          1.250     7.017    screen/distance_reg_n_0_[8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.141 f  screen/SEG_OBUF[6]_inst_i_23/O
                         net (fo=4, routed)           0.824     7.965    screen/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  screen/SEG_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.814     8.903    screen/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  screen/SEG_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.254    10.281    screen/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I3_O)        0.124    10.405 f  screen/SEG_OBUF[6]_inst_i_15/O
                         net (fo=6, routed)           1.244    11.649    screen/Mul/counter/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    11.773 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.444    12.217    screen/Mul/counter/SEG_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.124    12.341 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.005    15.346    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.901 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.901    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 4.761ns (35.477%)  route 8.658ns (64.523%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[8]/Q
                         net (fo=10, routed)          1.250     7.017    screen/distance_reg_n_0_[8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.141 f  screen/SEG_OBUF[6]_inst_i_23/O
                         net (fo=4, routed)           0.824     7.965    screen/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  screen/SEG_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.814     8.903    screen/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  screen/SEG_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.254    10.281    screen/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I3_O)        0.124    10.405 f  screen/SEG_OBUF[6]_inst_i_15/O
                         net (fo=6, routed)           0.780    11.185    screen/Mul/counter/SEG_OBUF[1]_inst_i_1_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124    11.309 f  screen/Mul/counter/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.772    12.081    screen/Mul/counter/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124    12.205 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.965    15.170    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.730 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.730    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.937ns  (logic 4.734ns (36.588%)  route 8.204ns (63.412%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[8]/Q
                         net (fo=10, routed)          1.250     7.017    screen/distance_reg_n_0_[8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.141 f  screen/SEG_OBUF[6]_inst_i_23/O
                         net (fo=4, routed)           0.824     7.965    screen/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  screen/SEG_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.814     8.903    screen/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  screen/SEG_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.254    10.281    screen/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I3_O)        0.124    10.405 f  screen/SEG_OBUF[6]_inst_i_15/O
                         net (fo=6, routed)           0.771    11.176    screen/Mul/counter/SEG_OBUF[1]_inst_i_1_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I4_O)        0.124    11.300 f  screen/Mul/counter/SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.585    11.885    screen/Mul/counter/SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124    12.009 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.706    14.715    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.249 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.249    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.681ns  (logic 4.737ns (37.358%)  route 7.944ns (62.642%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[8]/Q
                         net (fo=10, routed)          1.250     7.017    screen/distance_reg_n_0_[8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.141 f  screen/SEG_OBUF[6]_inst_i_23/O
                         net (fo=4, routed)           0.824     7.965    screen/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  screen/SEG_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.814     8.903    screen/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  screen/SEG_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.254    10.281    screen/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I3_O)        0.124    10.405 f  screen/SEG_OBUF[6]_inst_i_15/O
                         net (fo=6, routed)           1.054    11.458    screen/Mul/counter/SEG_OBUF[1]_inst_i_1_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.670    12.253    screen/Mul/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.078    14.455    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.992 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.992    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.610ns  (logic 4.750ns (37.672%)  route 7.859ns (62.328%))
  Logic Levels:           7  (LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[8]/Q
                         net (fo=10, routed)          1.250     7.017    screen/distance_reg_n_0_[8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.141 f  screen/SEG_OBUF[6]_inst_i_23/O
                         net (fo=4, routed)           0.824     7.965    screen/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  screen/SEG_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.814     8.903    screen/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  screen/SEG_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.254    10.281    screen/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I3_O)        0.124    10.405 f  screen/SEG_OBUF[6]_inst_i_15/O
                         net (fo=6, routed)           0.584    10.989    screen/Mul/counter/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I1_O)        0.124    11.113 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.017    12.130    screen/Mul/counter/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.124    12.254 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.116    14.371    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.921 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.921    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.156ns  (logic 5.151ns (42.374%)  route 7.005ns (57.626%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/distance_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  screen/distance_reg[7]/Q
                         net (fo=10, routed)          0.906     6.673    screen/distance_reg_n_0_[7]
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.148     6.821 r  screen/SEG_OBUF[6]_inst_i_26/O
                         net (fo=7, routed)           0.938     7.759    screen/SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.328     8.087 r  screen/SEG_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.933     9.021    screen/SEG_OBUF[6]_inst_i_24_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.152     9.173 r  screen/SEG_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.901    10.074    screen/SEG_OBUF[4]_inst_i_6_n_0
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.326    10.400 f  screen/SEG_OBUF[6]_inst_i_19/O
                         net (fo=5, routed)           0.829    11.229    screen/Mul/counter/SEG_OBUF[0]_inst_i_1_2
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.124    11.353 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.804    12.157    screen/Mul/counter/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.694    13.974    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.468 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.468    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.068ns  (logic 4.394ns (39.704%)  route 6.673ns (60.296%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.723     5.326    uart_logic/uart_tx_blk/CLK100MHZ
    SLICE_X5Y91          FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  uart_logic/uart_tx_blk/counter_reg[1]/Q
                         net (fo=6, routed)           0.757     6.502    uart_logic/uart_tx_blk/counter[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.296     6.798 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.011     7.809    uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.905    12.838    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.393 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    16.393    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 4.334ns (43.725%)  route 5.577ns (56.275%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.723     5.326    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  screen/Mul/counter/count_reg[0]/Q
                         net (fo=31, routed)          2.017     7.799    screen/Mul/counter/count[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  screen/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.561    11.511    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.237 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.237    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 4.154ns (43.747%)  route 5.342ns (56.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.723     5.326    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  screen/Mul/counter/count_reg[0]/Q
                         net (fo=31, routed)          2.017     7.799    screen/Mul/counter/count[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.124     7.923 r  screen/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325    11.248    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.822 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.822    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.437ns (68.408%)  route 0.663ns (31.592%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=33, routed)          0.242     1.906    screen/Mul/counter/count[1]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  screen/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.372    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.622 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.622    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.425ns (66.478%)  route 0.719ns (33.522%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.517    screen/CLK100MHZ
    SLICE_X4Y100         FDRE                                         r  screen/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  screen/distance_reg[0]/Q
                         net (fo=7, routed)           0.249     1.907    screen/Mul/counter/Q[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.139     2.091    screen/Mul/counter/SEG_OBUF[2]_inst_i_6_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.045     2.136 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.467    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.661 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.661    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.422ns (64.077%)  route 0.797ns (35.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=33, routed)          0.455     2.119    screen/Mul/counter/count[1]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.045     2.164 r  screen/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.506    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.742 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.742    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.485ns (64.904%)  route 0.803ns (35.096%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=33, routed)          0.455     2.119    screen/Mul/counter/count[1]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.046     2.165 r  screen/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.513    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.811 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.811    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/mode_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.469ns (62.827%)  route 0.869ns (37.173%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    screen/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  screen/mode_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  screen/mode_reg[14]/Q
                         net (fo=4, routed)           0.219     1.879    screen/Mul/counter/SEG_OBUF[0]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.924 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.140     2.064    screen/Mul/counter/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.619    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.857 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.857    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/mode_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.543ns (63.824%)  route 0.875ns (36.176%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    screen/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  screen/mode_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  screen/mode_reg[14]/Q
                         net (fo=4, routed)           0.242     1.902    screen/Mul/counter/SEG_OBUF[0]_inst_i_1_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.044     1.946 f  screen/Mul/counter/SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.102     2.048    screen/Mul/counter/SEG_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.107     2.155 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.685    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.936 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.936    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.438ns (57.804%)  route 1.050ns (42.196%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=33, routed)          0.385     2.048    screen/Mul/counter/count[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.045     2.093 r  screen/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.758    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.011 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.011    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.439ns (57.277%)  route 1.073ns (42.723%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.522    screen/Mul/counter/CLK100MHZ
    SLICE_X1Y90          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  screen/Mul/counter/count_reg[1]/Q
                         net (fo=33, routed)          0.584     2.247    screen/Mul/counter/count[1]
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.045     2.292 r  screen/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.781    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.034 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.034    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.460ns (57.876%)  route 1.063ns (42.124%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.517    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  screen/en_reg/Q
                         net (fo=15, routed)          0.270     1.915    screen/Mul/counter/SEG[4]
    SLICE_X3Y101         LUT6 (Prop_lut6_I1_O)        0.098     2.013 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.806    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.041 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.041    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.482ns (57.143%)  route 1.112ns (42.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.517    screen/CLK100MHZ
    SLICE_X7Y100         FDRE                                         r  screen/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  screen/en_reg/Q
                         net (fo=15, routed)          0.261     1.907    screen/Mul/counter/SEG[4]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.098     2.005 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.855    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.111 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.111    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKLOG_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[1].data_out_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.705ns  (logic 1.657ns (21.506%)  route 6.048ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.617     7.705    mem_out/SR[0]
    SLICE_X9Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522     1.525    mem_out/CLK
    SLICE_X9Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[1].data_out_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.705ns  (logic 1.657ns (21.506%)  route 6.048ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.617     7.705    mem_out/SR[0]
    SLICE_X8Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522     1.525    mem_out/CLK
    SLICE_X8Y99          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[1].data_out_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.559ns  (logic 1.657ns (21.920%)  route 5.902ns (78.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.472     7.559    mem_out/SR[0]
    SLICE_X8Y98          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522     1.525    mem_out/CLK
    SLICE_X8Y98          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[1].data_out_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.559ns  (logic 1.657ns (21.920%)  route 5.902ns (78.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.472     7.559    mem_out/SR[0]
    SLICE_X8Y98          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522     1.525    mem_out/CLK
    SLICE_X8Y98          FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[3].data_out_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.657ns (22.792%)  route 5.613ns (77.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.182     7.270    mem_out/SR[0]
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.521     1.524    mem_out/CLK
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[3].data_out_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.657ns (22.792%)  route 5.613ns (77.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.182     7.270    mem_out/SR[0]
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.521     1.524    mem_out/CLK
    SLICE_X8Y96          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[1].data_out_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.263ns  (logic 1.657ns (22.815%)  route 5.606ns (77.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.175     7.263    mem_out/SR[0]
    SLICE_X0Y100         FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.593     1.596    mem_out/CLK
    SLICE_X0Y100         FDRE                                         r  mem_out/genblk1[1].data_out_reg[1][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[0].data_out_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 1.657ns (23.008%)  route 5.545ns (76.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.114     7.202    mem_out/SR[0]
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602     1.605    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[0].data_out_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 1.657ns (23.008%)  route 5.545ns (76.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.114     7.202    mem_out/SR[0]
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602     1.605    mem_out/CLK
    SLICE_X0Y96          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.185ns  (logic 1.657ns (23.063%)  route 5.528ns (76.937%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.097     7.185    mem_out/SR[0]
    SLICE_X0Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683     1.683    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602     1.605    mem_out/CLK
    SLICE_X0Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_tx_control/save_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.320ns (17.999%)  route 1.456ns (82.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.456     1.731    mem_tx_control/CPU_RESETN_IBUF
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  mem_tx_control/save_ok_i_1/O
                         net (fo=1, routed)           0.000     1.776    mem_tx_control/save_ok_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845     0.847    mem_tx_control/CLKLOG
    SLICE_X9Y98          FDRE                                         r  mem_tx_control/save_ok_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.321ns (14.263%)  route 1.927ns (85.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.445     2.248    mem_out/SR[0]
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.874    mem_out/CLK
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.321ns (14.263%)  route 1.927ns (85.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.445     2.248    mem_out/SR[0]
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.874    mem_out/CLK
    SLICE_X5Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.321ns (13.888%)  route 1.988ns (86.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.506     2.308    mem_out/SR[0]
    SLICE_X5Y94          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.874    mem_out/CLK
    SLICE_X5Y94          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.413ns  (logic 0.321ns (13.285%)  route 2.093ns (86.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.611     2.413    mem_out/SR[0]
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[3].data_out_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.413ns  (logic 0.321ns (13.285%)  route 2.093ns (86.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.611     2.413    mem_out/SR[0]
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844     0.846    mem_out/CLK
    SLICE_X8Y93          FDRE                                         r  mem_out/genblk1[3].data_out_reg[3][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.321ns (13.171%)  route 2.113ns (86.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.632     2.434    mem_out/SR[0]
    SLICE_X6Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.874    mem_out/CLK
    SLICE_X6Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[2].data_out_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.321ns (13.171%)  route 2.113ns (86.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.632     2.434    mem_out/SR[0]
    SLICE_X6Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.874    mem_out/CLK
    SLICE_X6Y93          FDRE                                         r  mem_out/genblk1[2].data_out_reg[2][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[0].data_out_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.321ns (13.051%)  route 2.136ns (86.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.654     2.456    mem_out/SR[0]
    SLICE_X6Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.875    mem_out/CLK
    SLICE_X6Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/genblk1[0].data_out_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOG_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.321ns (13.051%)  route 2.136ns (86.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.654     2.456    mem_out/SR[0]
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOG_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    clock_magnement/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_magnement/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_magnement/inst/CLKLOG_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_magnement/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.875    mem_out/CLK
    SLICE_X7Y97          FDRE                                         r  mem_out/genblk1[0].data_out_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/genblk1[2].data_out_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_A/SR[0]
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_A/CLK100MHZ
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/genblk1[2].data_out_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_A/SR[0]
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_A/CLK100MHZ
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/genblk1[2].data_out_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_A/SR[0]
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_A/CLK100MHZ
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/genblk1[2].data_out_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_A/SR[0]
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_A/CLK100MHZ
    SLICE_X2Y94          FDRE                                         r  mem_in_A/genblk1[2].data_out_reg[2][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[2].data_out_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_B/SR[0]
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_B/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[2].data_out_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_B/SR[0]
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_B/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[2].data_out_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.657ns (21.700%)  route 5.979ns (78.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.548     7.636    mem_in_B/SR[0]
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.605     5.028    mem_in_B/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  mem_in_B/genblk1[2].data_out_reg[2][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[0].data_out_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.657ns (21.764%)  route 5.956ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.526     7.613    mem_in_B/SR[0]
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606     5.029    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[0].data_out_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.657ns (21.764%)  route 5.956ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.526     7.613    mem_in_B/SR[0]
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606     5.029    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/genblk1[0].data_out_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.657ns (21.764%)  route 5.956ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.431     4.938    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.150     5.088 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         2.526     7.613    mem_in_B/SR[0]
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606     5.029    mem_in_B/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  mem_in_B/genblk1[0].data_out_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/mode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.320ns (20.211%)  route 1.262ns (79.789%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.262     1.536    screen/CPU_RESETN_IBUF
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.045     1.581 r  screen/mode[14]_i_1/O
                         net (fo=1, routed)           0.000     1.581    screen/mode[14]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  screen/mode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    screen/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  screen/mode_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            master_count/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.762%)  route 1.298ns (80.238%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.298     1.572    master_count/CPU_RESETN_IBUF
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.045     1.617 r  master_count/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.617    master_count/count[0]_i_1__0_n_0
    SLICE_X4Y93          FDRE                                         r  master_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    master_count/CLK100MHZ
    SLICE_X4Y93          FDRE                                         r  master_count/count_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            master_count/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.323ns (19.911%)  route 1.298ns (80.089%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.298     1.572    master_count/CPU_RESETN_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I1_O)        0.048     1.620 r  master_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.620    master_count/count[1]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  master_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.874     2.039    master_count/CLK100MHZ
    SLICE_X4Y93          FDRE                                         r  master_count/count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.320ns (16.352%)  route 1.635ns (83.648%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.635     1.909    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  uart_logic/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart_logic/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.869     2.034    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X4Y85          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.320ns (16.344%)  route 1.636ns (83.656%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.636     1.910    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  uart_logic/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    uart_logic/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.869     2.034    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X4Y85          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.320ns (15.975%)  route 1.681ns (84.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  screen/Mul/clk_seg/count[0]_i_1/O
                         net (fo=17, routed)          0.199     2.001    screen/Mul/clk_seg/count[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.875     2.040    screen/Mul/clk_seg/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.320ns (15.975%)  route 1.681ns (84.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  screen/Mul/clk_seg/count[0]_i_1/O
                         net (fo=17, routed)          0.199     2.001    screen/Mul/clk_seg/count[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.875     2.040    screen/Mul/clk_seg/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.320ns (15.975%)  route 1.681ns (84.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  screen/Mul/clk_seg/count[0]_i_1/O
                         net (fo=17, routed)          0.199     2.001    screen/Mul/clk_seg/count[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.875     2.040    screen/Mul/clk_seg/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.320ns (15.975%)  route 1.681ns (84.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  screen/Mul/clk_seg/count[0]_i_1/O
                         net (fo=17, routed)          0.199     2.001    screen/Mul/clk_seg/count[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.875     2.040    screen/Mul/clk_seg/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  screen/Mul/clk_seg/count_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.321ns (16.023%)  route 1.680ns (83.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.482     1.756    mem_out/CPU_RESETN_IBUF
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.046     1.802 r  mem_out/FSM_sequential_state[2]_i_1/O
                         net (fo=149, routed)         0.199     2.001    uart_logic/uart_rx_blk/SR[0]
    SLICE_X4Y88          FDRE                                         r  uart_logic/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    uart_logic/uart_rx_blk/CLK100MHZ
    SLICE_X4Y88          FDRE                                         r  uart_logic/uart_rx_blk/FSM_sequential_state_reg[1]/C





