// Seed: 4166588484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    input tri id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wor id_17,
    input wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    output tri id_22,
    input supply1 id_23
    , id_25
);
  id_26(
      .id_0(id_1), .id_1(id_3), .id_2(1), .id_3(1'b0)
  );
  wire id_27;
  module_0(
      id_27,
      id_27,
      id_25,
      id_25,
      id_27,
      id_27,
      id_25,
      id_25,
      id_25,
      id_27,
      id_27,
      id_27,
      id_25,
      id_25,
      id_27,
      id_25,
      id_25
  );
endmodule
