ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Feb 28, 2015 at 23:34:03 PST
ncverilog
	+libext+.tsbvlibp
	+access+r
	+sv
	-y
	/apps/toshiba/sjsu/verilog/tc240c
	-f files.f
		tbsfilt.sv
		sfilt_gates.v
file: tbsfilt.sv
    mk.randomize();
               |
ncvlog: *W,FUNTSK (tbsfilt.sv,53|15): function called as a task without void'().
    randomize();
            |
ncvlog: *W,FUNTSK (tbsfilt.sv,82|12): function called as a task without void'().
	module worklib.tbsfilt:sv
		errors: 0, warnings: 2
file: sfilt_gates.v
	module worklib.sfilt:v
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CIVX20.tsbvlibp
	module tc240c.CIVX20:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CMX2X4.tsbvlibp
	module tc240c.CMX2X4:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COAN1X2.tsbvlibp
	module tc240c.COAN1X2:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR3XL.tsbvlibp
	module tc240c.CANR3XL:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CANR3X1.tsbvlibp
	module tc240c.CANR3X1:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/CND4X4.tsbvlibp
	module tc240c.CND4X4:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/COR6XL.tsbvlibp
	module tc240c.COR6XL:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TMUX21prim.tsbvlibp
	primitive tc240c.TMUX21prim:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TMUX21INVprim.tsbvlibp
	primitive tc240c.TMUX21INVprim:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPRBNOprim.tsbvlibp
	primitive tc240c.TFDPRBNOprim:tsbvlibp
		errors: 0, warnings: 0
file: /apps/toshiba/sjsu/verilog/tc240c/TFDPNOprim.tsbvlibp
	primitive tc240c.TFDPNOprim:tsbvlibp
		errors: 0, warnings: 0
		Caching library 'tc240c' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
  DW02_mult_3_stage pipe ( .p1(q0), .p2(h0), .p3(1'b1), .p4(clk), .p5(
                             |
ncelab: *E,CUVPOM (./sfilt_gates.v,284|29): Port name 'p1' is invalid or has multiple connections.
  DW02_mult_3_stage pipe ( .p1(q0), .p2(h0), .p3(1'b1), .p4(clk), .p5(
                                      |
ncelab: *E,CUVPOM (./sfilt_gates.v,284|38): Port name 'p2' is invalid or has multiple connections.
  DW02_mult_3_stage pipe ( .p1(q0), .p2(h0), .p3(1'b1), .p4(clk), .p5(
                                               |
ncelab: *E,CUVPOM (./sfilt_gates.v,284|47): Port name 'p3' is invalid or has multiple connections.
  DW02_mult_3_stage pipe ( .p1(q0), .p2(h0), .p3(1'b1), .p4(clk), .p5(
                                                          |
ncelab: *E,CUVPOM (./sfilt_gates.v,284|58): Port name 'p4' is invalid or has multiple connections.
  DW02_mult_3_stage pipe ( .p1(q0), .p2(h0), .p3(1'b1), .p4(clk), .p5(
                                                                    |
ncelab: *E,CUVPOM (./sfilt_gates.v,284|68): Port name 'p5' is invalid or has multiple connections.
  CFD2XL push_1_reg ( .D(n759), .CP(clk), .CD(n3061), .Q(push_1) );
                  |
ncelab: *W,CUVWSP (./sfilt_gates.v,358|18): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \cmd_1_reg[1]  ( .D(n755), .CP(clk), .CD(n3061), .Q(cmd_1[1]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,363|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \cmd_1_reg[0]  ( .D(n753), .CP(clk), .CD(n3061), .Q(cmd_1[0]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,364|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \cmd0_reg[1]  ( .D(cmd[1]), .CP(clk), .CD(n3061), .Q(cmd0[1]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,365|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \cmd0_reg[0]  ( .D(cmd[0]), .CP(clk), .CD(n3061), .Q(cmd0[0]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,366|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[6]  ( .D(n751), .CP(clk), .CD(n3061), .Q(h1[6]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,367|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[5]  ( .D(n749), .CP(clk), .CD(n3061), .Q(h1[5]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,368|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[4]  ( .D(n747), .CP(clk), .CD(n3061), .Q(h1[4]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,369|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[3]  ( .D(n745), .CP(clk), .CD(n3061), .Q(h1[3]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,370|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[2]  ( .D(n743), .CP(clk), .CD(n3061), .Q(h1[2]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,371|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[1]  ( .D(n741), .CP(clk), .CD(n3061), .Q(h1[1]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,372|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \h1_reg[0]  ( .D(n739), .CP(clk), .CD(n3061), .Q(h1[0]) );
                   |
ncelab: *W,CUVWSP (./sfilt_gates.v,373|19): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL _pushout_reg ( .D(n3059), .CP(clk), .CD(n3061), .Q(pushout) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,374|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL push0_reg ( .D(pushin), .CP(clk), .CD(n3061), .Q(push0) );
                 |
ncelab: *W,CUVWSP (./sfilt_gates.v,375|17): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[11]  ( .D(n654), .CP(clk), .CD(n3061), .Q(z[11]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,376|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[9]  ( .D(n738), .CP(clk), .CD(n3061), .Q(z[9]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,377|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[24]  ( .D(n641), .CP(clk), .CD(n3061), .Q(z[24]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,378|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[31]  ( .D(n737), .CP(clk), .CD(n3061), .Q(z[31]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,379|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[30]  ( .D(n736), .CP(clk), .CD(n3061), .Q(z[30]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,380|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[29]  ( .D(n735), .CP(clk), .CD(n3061), .Q(z[29]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,381|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[28]  ( .D(n734), .CP(clk), .CD(n3061), .Q(z[28]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,382|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[27]  ( .D(n733), .CP(clk), .CD(n3061), .Q(z[27]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,383|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[26]  ( .D(n732), .CP(clk), .CD(n3061), .Q(z[26]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,384|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[25]  ( .D(n731), .CP(clk), .CD(n3061), .Q(z[25]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,385|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[23]  ( .D(n730), .CP(clk), .CD(n3061), .Q(z[23]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,386|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[22]  ( .D(n729), .CP(clk), .CD(n3061), .Q(z[22]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,387|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[21]  ( .D(n727), .CP(clk), .CD(n3061), .Q(z[21]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,388|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[20]  ( .D(n728), .CP(clk), .CD(n3061), .Q(z[20]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,389|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[19]  ( .D(n726), .CP(clk), .CD(n3061), .Q(z[19]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,390|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[18]  ( .D(n725), .CP(clk), .CD(n3061), .Q(z[18]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,391|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[17]  ( .D(n724), .CP(clk), .CD(n3061), .Q(z[17]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,392|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[16]  ( .D(n723), .CP(clk), .CD(n3061), .Q(z[16]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,393|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[15]  ( .D(n721), .CP(clk), .CD(n3061), .Q(z[15]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,394|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[14]  ( .D(n722), .CP(clk), .CD(n3061), .Q(z[14]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,395|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[13]  ( .D(n720), .CP(clk), .CD(n3061), .Q(z[13]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,396|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[12]  ( .D(n719), .CP(clk), .CD(n3061), .Q(z[12]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,397|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[10]  ( .D(n718), .CP(clk), .CD(n3061), .Q(z[10]) );
                      |
ncelab: *W,CUVWSP (./sfilt_gates.v,398|22): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[8]  ( .D(n717), .CP(clk), .CD(n3061), .Q(z[8]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,399|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[7]  ( .D(n706), .CP(clk), .CD(n3061), .Q(z[7]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,400|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[6]  ( .D(n707), .CP(clk), .CD(n3061), .Q(z[6]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,401|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[5]  ( .D(n715), .CP(clk), .CD(n3061), .Q(z[5]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,402|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[4]  ( .D(n703), .CP(clk), .CD(n3061), .Q(z[4]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,403|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[3]  ( .D(n711), .CP(clk), .CD(n3061), .Q(z[3]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,404|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[2]  ( .D(n663), .CP(clk), .CD(n3061), .Q(z[2]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,405|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[1]  ( .D(n710), .CP(clk), .CD(n3061), .Q(z[1]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,406|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \dout_reg[0]  ( .D(n665), .CP(clk), .CD(n3061), .Q(z[0]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,407|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2X2 \acc_reg[13]  ( .D(n620), .CP(clk), .CD(n3061), .Q(acc[13]) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,423|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X2.tsbvlibp,7): QN

  CFD2X2 \acc_reg[7]  ( .D(n626), .CP(clk), .CD(n3061), .Q(acc[7]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,441|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X2.tsbvlibp,7): QN

  CFD2X2 \acc_reg[3]  ( .D(n630), .CP(clk), .CD(n3061), .Q(acc[3]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,464|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X2.tsbvlibp,7): QN

  CFD2X1 \acc_reg[4]  ( .D(n629), .CP(clk), .CD(n3061), .Q(acc[4]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,528|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X1.tsbvlibp,7): QN

ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	14.10-p001: Exiting on Feb 28, 2015 at 23:34:05 PST  (total: 00:00:02)
