* Z:\mnt\design.r\spice\examples\LT3002.asc
V1 IN 0 24
C1 N004 0 1µ
L1 IN N002 9µ Rser=36m
L2 0 N001 1µ Rser=7m
D1 N001 OUT B520C
C2 OUT 0 220µ
C3 IN N002 470p Rser=39
R1 N002 N003 154K
R2 N005 0 10K
R3 N005 N006 115K
Rload OUT 0 1.7
XU1 IN N004 IN 0 N002 N003 N005 N006 LT3002
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 7m startup
.lib LT3002.sub
.backanno
.end
