<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 19 20:25:42 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets refclk_c]
            1254 items scored, 977 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.609ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i1  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.609ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.


Error:  The following path violates requirements by 3.609ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i2  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.609ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.


Error:  The following path violates requirements by 3.609ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i3  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.609ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.

Warning: 8.609 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets refclk_c]                |     5.000 ns|     8.609 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n286                                    |      26|     858|     87.82%
                                        |        |        |
n209                                    |       2|     459|     46.98%
                                        |        |        |
n349                                    |       1|     459|     46.98%
                                        |        |        |
led_N_81                                |       2|     429|     43.91%
                                        |        |        |
n348                                    |       1|     405|     41.45%
                                        |        |        |
n328                                    |       1|     403|     41.25%
                                        |        |        |
n327                                    |       1|     351|     35.93%
                                        |        |        |
n347                                    |       1|     351|     35.93%
                                        |        |        |
n326                                    |       1|     297|     30.40%
                                        |        |        |
n346                                    |       1|     297|     30.40%
                                        |        |        |
n325                                    |       1|     243|     24.87%
                                        |        |        |
n345                                    |       1|     243|     24.87%
                                        |        |        |
n324                                    |       1|     189|     19.34%
                                        |        |        |
n344                                    |       1|     189|     19.34%
                                        |        |        |
n323                                    |       1|     135|     13.82%
                                        |        |        |
n343                                    |       1|     135|     13.82%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 977  Score: 2585732

Constraints cover  1254 paths, 85 nets, and 171 connections (99.4% coverage)


Peak memory: 79765504 bytes, TRCE: 2928640 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
