<?xml version="1.0" encoding="UTF-8"?>
<!-- HMAC is: 64233f4f15cd25e6ea3d957a5109fb2e5e8002128c3df5ec17cf049704ee4b47 -->
<All_Bram_Infos>
    <Ucode>00101000</Ucode>
    <AL_PHY_ERAM>
        <INST_1>
            <rid>0X0000042B</rid>
            <wid>0X0000042B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_1>
        <INST_2>
            <rid>0X00000427</rid>
            <wid>0X00000427</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>220</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_2>
        <INST_3>
            <rid>0X00000428</rid>
            <wid>0X00000428</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_3>
        <INST_4>
            <rid>0X0000042C</rid>
            <wid>0X0000042C</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>260</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_4>
        <INST_5>
            <rid>0X00000627</rid>
            <wid>0X00000627</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>300</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_5>
        <INST_6>
            <rid>0X0000022E</rid>
            <wid>0X0000022E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>320</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_6>
        <INST_7>
            <rid>0X00000230</rid>
            <wid>0X00000230</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>340</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_7>
        <INST_8>
            <rid>0X0000042A</rid>
            <wid>0X0000042A</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>360</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_8>
        <INST_9>
            <rid>0X00000228</rid>
            <wid>0X00000228</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>380</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_9>
        <INST_10>
            <rid>0X00000429</rid>
            <wid>0X00000429</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>400</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_10>
        <INST_11>
            <rid>0X00000828</rid>
            <wid>0X00000828</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>280</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_11>
        <INST_12>
            <rid>0X0000024B</rid>
            <wid>0X0000024B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>440</data_offset>
                <depth>1024</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_12>
        <INST_13>
            <rid>0X0000004F</rid>
            <wid>0X0000004F</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_13>
        <INST_14>
            <rid>0X0000004E</rid>
            <wid>0X0000004E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_14>
        <INST_15>
            <rid>0X0000004D</rid>
            <wid>0X0000004D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_15>
        <INST_16>
            <rid>0X0000024A</rid>
            <wid>0X0000024A</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_16>
        <INST_17>
            <rid>0X00000048</rid>
            <wid>0X00000048</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_17>
        <INST_18>
            <rid>0X00000047</rid>
            <wid>0X00000047</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>100</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_18>
        <INST_19>
            <rid>0X0000004C</rid>
            <wid>0X0000004C</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_19>
        <INST_20>
            <rid>0X0000004B</rid>
            <wid>0X0000004B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>140</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_20>
        <INST_21>
            <rid>0X00000247</rid>
            <wid>0X00000247</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_21>
        <INST_22>
            <rid>0X00000245</rid>
            <wid>0X00000245</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>180</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_22>
        <INST_23>
            <rid>0X00000246</rid>
            <wid>0X00000246</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>452</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>420</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>452</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_23>
        <INST_24>
            <rid>0X0000062D</rid>
            <wid>0X0000062D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_24>
        <INST_25>
            <rid>0X0000062E</rid>
            <wid>0X0000062E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_25>
        <INST_26>
            <rid>0X00000832</rid>
            <wid>0X00000832</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>100</data_offset>
                <depth>1024</depth>
                <width>18</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>18</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_26>
        <INST_27>
            <rid>0X0000082D</rid>
            <wid>0X0000082D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_27>
        <INST_28>
            <rid>0X0000082E</rid>
            <wid>0X0000082E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_28>
        <INST_29>
            <rid>0X00000831</rid>
            <wid>0X00000831</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_8</logic_name>
            <logic_width>118</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>118</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_29>
        <INST_30>
            <rid>0X00000424</rid>
            <wid>0X00000424</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_30>
        <INST_31>
            <rid>0X00000624</rid>
            <wid>0X00000624</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_31>
        <INST_32>
            <rid>0X00000622</rid>
            <wid>0X00000622</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_32>
        <INST_33>
            <rid>0X00000822</rid>
            <wid>0X00000822</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_33>
        <INST_34>
            <rid>0X00000626</rid>
            <wid>0X00000626</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_34>
        <INST_35>
            <rid>0X00000625</rid>
            <wid>0X00000625</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_35>
        <INST_36>
            <rid>0X00000423</rid>
            <wid>0X00000423</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_36>
        <INST_37>
            <rid>0X00000623</rid>
            <wid>0X00000623</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_37>
        <INST_38>
            <rid>0X0000064C</rid>
            <wid>0X0000064C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_38>
        <INST_39>
            <rid>0X0000084A</rid>
            <wid>0X0000084A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_39>
        <INST_40>
            <rid>0X00000849</rid>
            <wid>0X00000849</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_40>
        <INST_41>
            <rid>0X00000844</rid>
            <wid>0X00000844</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_41>
        <INST_42>
            <rid>0X0000084C</rid>
            <wid>0X0000084C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_42>
        <INST_43>
            <rid>0X00000845</rid>
            <wid>0X00000845</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_43>
        <INST_44>
            <rid>0X0000084B</rid>
            <wid>0X0000084B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_44>
        <INST_45>
            <rid>0X00000848</rid>
            <wid>0X00000848</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_23</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_45>
        <INST_46>
            <rid>0X00000C11</rid>
            <wid>0X00000C11</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_46>
        <INST_47>
            <rid>0X00000C0C</rid>
            <wid>0X00000C0C</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_47>
        <INST_48>
            <rid>0X00000C0D</rid>
            <wid>0X00000C0D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>28</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_48>
        <INST_49>
            <rid>0X00000A11</rid>
            <wid>0X00000A11</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>2</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_49>
        <INST_50>
            <rid>0X00000A10</rid>
            <wid>0X00000A10</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_50>
        <INST_51>
            <rid>0X00000A12</rid>
            <wid>0X00000A12</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>4</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_51>
        <INST_52>
            <rid>0X00000C10</rid>
            <wid>0X00000C10</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>22</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_52>
        <INST_53>
            <rid>0X00000A0B</rid>
            <wid>0X00000A0B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>8</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_53>
        <INST_54>
            <rid>0X00000C12</rid>
            <wid>0X00000C12</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>16</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_54>
        <INST_55>
            <rid>0X00000A0F</rid>
            <wid>0X00000A0F</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_55>
        <INST_56>
            <rid>0X00000C0F</rid>
            <wid>0X00000C0F</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>18</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_56>
        <INST_57>
            <rid>0X00000C0E</rid>
            <wid>0X00000C0E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>26</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_57>
        <INST_58>
            <rid>0X00000A0C</rid>
            <wid>0X00000A0C</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_58>
        <INST_59>
            <rid>0X00000A0D</rid>
            <wid>0X00000A0D</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>12</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_59>
        <INST_60>
            <rid>0X00000A0E</rid>
            <wid>0X00000A0E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>14</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_60>
        <INST_61>
            <rid>0X00000C0B</rid>
            <wid>0X00000C0B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>24</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>161</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_61>
        <INST_62>
            <rid>0X00000A4A</rid>
            <wid>0X00000A4A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_433</logic_name>
            <logic_width>64</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>1024</depth>
                <width>4</width>
                <num_section>1</num_section>
                <section_size>64</section_size>
                <width_per_section>4</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_62>
        <INST_63>
            <rid>0X00000A49</rid>
            <wid>0X00000A49</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_433</logic_name>
            <logic_width>64</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>64</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_63>
        <INST_64>
            <rid>0X00000A47</rid>
            <wid>0X00000A47</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_353</logic_name>
            <logic_width>24</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>1024</depth>
                <width>4</width>
                <num_section>1</num_section>
                <section_size>24</section_size>
                <width_per_section>4</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_64>
        <INST_65>
            <rid>0X00000A46</rid>
            <wid>0X00000A46</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_353</logic_name>
            <logic_width>24</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>24</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_65>
        <INST_66>
            <rid>0X00000232</rid>
            <wid>0X00000232</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_66>
        <INST_67>
            <rid>0X00000233</rid>
            <wid>0X00000233</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>50</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_67>
        <INST_68>
            <rid>0X00000432</rid>
            <wid>0X00000432</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_68>
        <INST_69>
            <rid>0X00000433</rid>
            <wid>0X00000433</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>90</data_offset>
                <depth>2048</depth>
                <width>6</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>6</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_69>
        <INST_70>
            <rid>0X00000241</rid>
            <wid>0X00000241</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_70>
        <INST_71>
            <rid>0X00000240</rid>
            <wid>0X00000240</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>70</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_71>
        <INST_72>
            <rid>0X00000243</rid>
            <wid>0X00000243</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_72>
        <INST_73>
            <rid>0X00000443</rid>
            <wid>0X00000443</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_73>
        <INST_74>
            <rid>0X00000242</rid>
            <wid>0X00000242</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_74>
        <INST_75>
            <rid>0X00000442</rid>
            <wid>0X00000442</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_75>
        <INST_76>
            <rid>0X00000846</rid>
            <wid>0X00000846</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_76>
        <INST_77>
            <rid>0X00000847</rid>
            <wid>0X00000847</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_77>
        <INST_78>
            <rid>0X00000633</rid>
            <wid>0X00000633</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_78>
        <INST_79>
            <rid>0X00000441</rid>
            <wid>0X00000441</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_79>
        <INST_80>
            <rid>0X00000843</rid>
            <wid>0X00000843</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_80>
        <INST_81>
            <rid>0X00000431</rid>
            <wid>0X00000431</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_81>
        <INST_82>
            <rid>0X0000042F</rid>
            <wid>0X0000042F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_82>
        <INST_83>
            <rid>0X00000840</rid>
            <wid>0X00000840</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_83>
        <INST_84>
            <rid>0X00000430</rid>
            <wid>0X00000430</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_84>
        <INST_85>
            <rid>0X00000444</rid>
            <wid>0X00000444</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_85>
        <INST_86>
            <rid>0X00000446</rid>
            <wid>0X00000446</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_86>
        <INST_87>
            <rid>0X00000440</rid>
            <wid>0X00000440</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_22</logic_name>
            <logic_width>12</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>12</width>
                <num_section>1</num_section>
                <section_size>12</section_size>
                <width_per_section>12</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>161</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_87>
        <INST_88>
            <rid>0X0000002C</rid>
            <wid>0X0000002C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_88>
        <INST_89>
            <rid>0X0000002E</rid>
            <wid>0X0000002E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_89>
        <INST_90>
            <rid>0X0000002D</rid>
            <wid>0X0000002D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_90>
        <INST_91>
            <rid>0X0000002B</rid>
            <wid>0X0000002B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>3</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>3</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_91>
        <INST_92>
            <rid>0X00000030</rid>
            <wid>0X00000030</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_92>
        <INST_93>
            <rid>0X0000002F</rid>
            <wid>0X0000002F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_93>
        <INST_94>
            <rid>0X00000031</rid>
            <wid>0X00000031</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_94>
        <INST_95>
            <rid>0X00000032</rid>
            <wid>0X00000032</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst</logic_name>
            <logic_width>33</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>3</width>
                <num_section>1</num_section>
                <section_size>33</section_size>
                <width_per_section>3</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_95>
        <INST_96>
            <rid>0X00000026</rid>
            <wid>0X00000026</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_96>
        <INST_97>
            <rid>0X00000029</rid>
            <wid>0X00000029</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_97>
        <INST_98>
            <rid>0X00000028</rid>
            <wid>0X00000028</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_98>
        <INST_99>
            <rid>0X00000027</rid>
            <wid>0X00000027</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>10</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>10</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>161</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_99>
        <INST_100>
            <rid>0X00000A2F</rid>
            <wid>0X00000A2F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48</name>
            <width_a>40</width_a>
            <width_b>5</width_b>
            <logic_name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_23</logic_name>
            <logic_width>192</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>512</depth>
                <width>32</width>
                <num_section>8</num_section>
                <section_size>24</section_size>
                <width_per_section>4</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>161</mode_type>
                    <width>40</width>
                    <num_byte>4</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_100>
        <INST_101>
            <rid>0X00000A2E</rid>
            <wid>0X00000A2E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42</name>
            <width_a>40</width_a>
            <width_b>5</width_b>
            <logic_name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_23</logic_name>
            <logic_width>192</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>512</depth>
                <width>40</width>
                <num_section>8</num_section>
                <section_size>24</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>161</mode_type>
                    <width>40</width>
                    <num_byte>4</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_101>
        <INST_102>
            <rid>0X00000A2D</rid>
            <wid>0X00000A2D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36</name>
            <width_a>40</width_a>
            <width_b>5</width_b>
            <logic_name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_23</logic_name>
            <logic_width>192</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>512</depth>
                <width>40</width>
                <num_section>8</num_section>
                <section_size>24</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>161</mode_type>
                    <width>40</width>
                    <num_byte>4</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_102>
        <INST_103>
            <rid>0X00000A31</rid>
            <wid>0X00000A31</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30</name>
            <width_a>40</width_a>
            <width_b>5</width_b>
            <logic_name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_23</logic_name>
            <logic_width>192</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>512</depth>
                <width>40</width>
                <num_section>8</num_section>
                <section_size>24</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>161</mode_type>
                    <width>40</width>
                    <num_byte>4</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_103>
        <INST_104>
            <rid>0X00000A30</rid>
            <wid>0X00000A30</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24</name>
            <width_a>40</width_a>
            <width_b>5</width_b>
            <logic_name>uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_23</logic_name>
            <logic_width>192</logic_width>
            <logic_depth>512</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>512</depth>
                <width>40</width>
                <num_section>8</num_section>
                <section_size>24</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>161</mode_type>
                    <width>40</width>
                    <num_byte>4</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_104>
        <INST_105>
            <rid>0X00000C2A</rid>
            <wid>0X00000C2A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489</name>
            <width_a>1</width_a>
            <width_b>2</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>95</data_offset>
                <depth>4096</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>161</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_105>
        <INST_106>
            <rid>0X00000C23</rid>
            <wid>0X00000C23</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_106>
        <INST_107>
            <rid>0X00000A27</rid>
            <wid>0X00000A27</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_107>
        <INST_108>
            <rid>0X00000A28</rid>
            <wid>0X00000A28</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_108>
        <INST_109>
            <rid>0X00000A20</rid>
            <wid>0X00000A20</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_109>
        <INST_110>
            <rid>0X00000A2C</rid>
            <wid>0X00000A2C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>75</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_110>
        <INST_111>
            <rid>0X00000A2B</rid>
            <wid>0X00000A2B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>70</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_111>
        <INST_112>
            <rid>0X00000C29</rid>
            <wid>0X00000C29</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>65</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_112>
        <INST_113>
            <rid>0X00000C28</rid>
            <wid>0X00000C28</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_113>
        <INST_114>
            <rid>0X00000A2A</rid>
            <wid>0X00000A2A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>55</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_114>
        <INST_115>
            <rid>0X00000A29</rid>
            <wid>0X00000A29</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>50</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_115>
        <INST_116>
            <rid>0X00000A25</rid>
            <wid>0X00000A25</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>45</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_116>
        <INST_117>
            <rid>0X00000A21</rid>
            <wid>0X00000A21</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_117>
        <INST_118>
            <rid>0X00000A22</rid>
            <wid>0X00000A22</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>35</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_118>
        <INST_119>
            <rid>0X00000A23</rid>
            <wid>0X00000A23</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_119>
        <INST_120>
            <rid>0X00000A24</rid>
            <wid>0X00000A24</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>25</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_120>
        <INST_121>
            <rid>0X00000C24</rid>
            <wid>0X00000C24</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_121>
        <INST_122>
            <rid>0X00000C25</rid>
            <wid>0X00000C25</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>90</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_122>
        <INST_123>
            <rid>0X00000A26</rid>
            <wid>0X00000A26</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_123>
        <INST_124>
            <rid>0X00000C26</rid>
            <wid>0X00000C26</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467</name>
            <width_a>5</width_a>
            <width_b>10</width_b>
            <logic_name>uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_279</logic_name>
            <logic_width>96</logic_width>
            <logic_depth>4096</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>85</data_offset>
                <depth>4096</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>96</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>161</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_124>
    </AL_PHY_ERAM>
</All_Bram_Infos>
