Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Jul 22 09:38:50 2019
| Host             : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.216        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.056        |
| Device Static (W)        | 1.159        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 95.3         |
| Junction Temperature (C) | 29.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.323 |       32 |       --- |             --- |
| CLB Logic                |     0.183 |    83235 |       --- |             --- |
|   LUT as Logic           |     0.119 |    23511 |    425280 |            5.53 |
|   LUT as Distributed RAM |     0.042 |     3176 |    213600 |            1.49 |
|   Register               |     0.016 |    45303 |    850560 |            5.33 |
|   LUT as Shift Register  |     0.005 |      735 |    213600 |            0.34 |
|   CARRY8                 |     0.001 |      357 |     53160 |            0.67 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |    <0.001 |     2790 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      266 |    425280 |            0.06 |
| Signals                  |     0.577 |    73735 |       --- |             --- |
| Block RAM                |     0.045 |       56 |      1080 |            5.19 |
| URAM                     |     0.543 |       64 |        80 |           80.00 |
| RFAMS                    |     3.282 |        8 |       --- |             --- |
|   RFDAC                  |     2.983 |        4 |         4 |          100.00 |
|   RFADC                  |     0.299 |        4 |         4 |          100.00 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| I/O                      |     0.005 |       14 |       408 |            3.43 |
| Static Power             |     1.159 |          |           |                 |
| Total                    |     6.216 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     2.279 |       1.950 |      0.330 |
| Vccint_io       |       0.850 |     0.072 |       0.001 |      0.071 |
| Vccbram         |       0.850 |     0.053 |       0.016 |      0.037 |
| Vccaux          |       1.800 |     0.333 |       0.054 |      0.278 |
| Vccaux_io       |       1.800 |     0.060 |       0.002 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.006 |       0.000 |      0.006 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.015 |       0.000 |      0.015 |
| DACAVCC         |       0.925 |     1.595 |       1.579 |      0.016 |
| DACAVCCAUX      |       1.800 |     0.291 |       0.290 |      0.001 |
| DACAVTT         |       2.500 |     0.411 |       0.400 |      0.011 |
| ADCAVCC         |       0.925 |     0.121 |       0.109 |      0.012 |
| ADCAVCCAUX      |       1.800 |     0.159 |       0.110 |      0.049 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| RFADC0_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_0 |             4.0 |
| RFDAC0_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_clk_n_1 |             4.0 |
| RFDAC1_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac1_clk_n_1 |             4.0 |
| RFDAC2_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac2_clk_n_1 |             4.0 |
| RFDAC3_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac3_clk_n_1 |             4.0 |
| clk_out1_top_level_clk_wiz_1_0                                                                      | top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0                                              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                      |            50.0 |
| diff_clock_rtl_clk_p                                                                                | diff_clock_rtl_clk_p                                                                                   |             3.3 |
| top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                           | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                               |            33.3 |
| top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                    |            66.7 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top_level_wrapper             |     5.056 |
|   dbg_hub                     |     0.002 |
|     inst                      |     0.002 |
|       BSCANID.u_xsdbm_id      |     0.002 |
|   top_level_i                 |     5.051 |
|     clk_wiz_1                 |     0.101 |
|       inst                    |     0.101 |
|     microblaze_0              |     0.013 |
|       U0                      |     0.013 |
|     microblaze_0_local_memory |     0.015 |
|       lmb_bram                |     0.015 |
|     rfsoc_adc_data_captu_0    |     0.091 |
|       inst                    |     0.091 |
|     rfsoc_data_pipeline_0     |     0.092 |
|       inst                    |     0.092 |
|     rfsoc_data_pipeline_1     |     0.093 |
|       inst                    |     0.093 |
|     rfsoc_data_pipeline_10    |     0.092 |
|       inst                    |     0.092 |
|     rfsoc_data_pipeline_11    |     0.101 |
|       inst                    |     0.101 |
|     rfsoc_data_pipeline_12    |     0.095 |
|       inst                    |     0.095 |
|     rfsoc_data_pipeline_13    |     0.096 |
|       inst                    |     0.096 |
|     rfsoc_data_pipeline_14    |     0.096 |
|       inst                    |     0.096 |
|     rfsoc_data_pipeline_15    |     0.096 |
|       inst                    |     0.096 |
|     rfsoc_data_pipeline_2     |     0.097 |
|       inst                    |     0.097 |
|     rfsoc_data_pipeline_3     |     0.091 |
|       inst                    |     0.091 |
|     rfsoc_data_pipeline_4     |     0.091 |
|       inst                    |     0.091 |
|     rfsoc_data_pipeline_5     |     0.095 |
|       inst                    |     0.095 |
|     rfsoc_data_pipeline_6     |     0.094 |
|       inst                    |     0.094 |
|     rfsoc_data_pipeline_7     |     0.093 |
|       inst                    |     0.093 |
|     rfsoc_data_pipeline_8     |     0.094 |
|       inst                    |     0.094 |
|     rfsoc_data_pipeline_9     |     0.097 |
|       inst                    |     0.097 |
|     trigger_controller_0      |     0.002 |
|       inst                    |     0.002 |
|     usp_rf_data_converter_0   |     3.312 |
|       inst                    |     3.312 |
+-------------------------------+-----------+


