Device: xilinx_vck190_base_202220_1
Vitis:  2022.2 released
Flow:   x86sim, aiesim, x86sim, aiesim.
Remark: No loop, just PL->AIE->PL.
