# Requirements
SCHEMATIC https://wiki.analog.com/_media/university/tools/pluto/hacking/plutosdr_schematic_revb.pdf

- Connector: FTSH-105-01-L-D. (https://www.digikey.de/de/products/detail/samtec-inc/FTSH-105-01-L-D/2649978?srsltid=AfmBOor7hY2E3kaJiV7qnFXutOVQ2Nt8iyDXH_vlhSKF5jsk40s60e4y)
    - 1.27 mm 2x5 rows
- JTAG used by analog devices


# Resources
- xadc: https://community.element14.com/technologies/fpga-group/b/blog/posts/try-the-digilent-xadc-demo
- Implementing a clock divider: https://community.element14.com/technologies/fpga-group/b/blog/posts/first-arty-s7-project-prior-experience-with-spartan-6-and-vivado
