// Seed: 775411593
module module_0;
  always
    for (id_1 = id_1; -1'b0; id_2 = 1) begin : LABEL_0
      begin : LABEL_0
        id_1 <= id_2;
        if (-1);
      end
    end
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  wand id_3,
    output tri0 id_4,
    output tri  id_5
);
  wire id_7;
  id_8(
      id_7 !=? id_0, 1'd0, -1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  parameter id_10 = 1;
endmodule
