
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

               Version L-2016.03-SP1 for linux64 - Apr 11, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source [pwd]/scripts/01_design_setup.tcl
Start to load technology file ../std_cells/NanGate/tech/NangateOpenCellLibrary.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 116) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 175) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 234) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 292) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 350) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 408) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 465) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 522) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 578) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 634) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 652) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 742) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 868). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 886). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 922). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 958). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1376). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1395). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1433). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1471). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1480) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1489) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1498) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1507) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1516) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1525) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1534) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1543) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file ../std_cells/NanGate/tech/NangateOpenCellLibrary.tf has been loaded successfully.
Loading db file '/home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_slow.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_fast.db'
Loading db file '/home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_typical.db'
Compiling source file /home/IC/Desktop/FinalProject/DFT/outputs/SystemTop.v

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/IC/Desktop/FinalProject/DFT/outputs/SystemTop.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[0] to A[0]1 because of name conflict
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[1] to A[1]1 because of name conflict
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[2] to A[2]1 because of name conflict
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[3] to A[3]1 because of name conflict
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[4] to A[4]1 because of name conflict
INFO: net in module ALU_OpWidth8_FuncWidth4_DW01_add_1 renamed from \A[5] to A[5]1 because of name conflict
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'SystemTop.CEL' now...
Total number of cell instances: 1500
Total number of nets: 1868
Total number of ports: 15 (include 0 PG ports)
Total number of hierarchical cell instances: 57

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
cwd /home/IC/Desktop/FinalProject/pnr
Functional Clocks Definition
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/standard.sldb'
Information: linking reference library : /home/IC/Desktop/FinalProject/std_cells/NanGate/NangateOpenCellLibraryMW. (PSYN-878)

  Linking design 'SystemTop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (57 designs)              SystemTop.CEL, etc
  NangateOpenCellLibrary_slow (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_slow.db
  NangateOpenCellLibrary_fast (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_fast.db
  NangateOpenCellLibrary_typ (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_typical.db

# GUI Debug: Building dc from empty. -- Time: 291ms
Scan Clocks Definition
Generated Clocks Definition
Clocks Latencies and uncertainties
Clock Relationship
Input delay and transition
Output delay and load capacitance
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SystemTop_1_imported. (UIG-5)
1
source ./scripts/02_floorplanning.tcl
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Number of terminals created: 15.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
SystemTop               15
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.609
	Number Of Rows = 53
	Core Width = 75.05
	Core Height = 74.2
	Aspect Ratio = 0.989
	Double Back ON
	Flip First Row = YES
	Start From First Row = YES
Planner run through successfully.
EA:: User specified min width: 200.000000
EA:: User specified min height: 200.000000
EA:: Save input design cell to SystemTopEAStart and estimate_fp_area will operate on this cell.
EA:: Close input design cell without save.
EA:: Open up saved start design cell SystemTopEAStart.
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
EA:: Input design contains no hard macros.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
EA:: Design is routable at initial utilization. MinChip will explore smaller die sizes.
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
EA:: Search stopped because the lower bound on die size was reached.
EA:: The estimate_fp_area started with initial utilization 0.608550
 with width 75.050000 and height 74.200000.
EA:: The last saved routable design cell has utilization 0.084721
 with width 200.070000 and height 200.200000.
EA:: design area reduced by -619.269165 percent.
EA:: Open up the input design cell SystemTop.
Warning: CEL does not have hierarchy preservation. (MWDC-133)
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
EA:: Open up the last saved routable design cell SystemTopEstimateArea.
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Warning: Every correct row without name in database will be assigned a name after open_mw_cel.... (MWUI-900)
Information: Saved design named SystemTop_2_fp. (UIG-5)
1
source ./scripts/03_power_planning.tcl
Information: connected 1500 power ports and 1500 ground ports
Error: unknown command '10.0' (CMD-005)
Error: unknown command '0.0000' (CMD-005)
Geometry mapping begins.
Removing all the files with the prefix SystemTopEstimateArea in the directory ./pna_output
Parasitics Operating Condition is max
Using [6 x 6] Fat Wire Table for metal1
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]


TLU+ File = ../std_cells/NanGate/TLUPlus/NangateOpenCellLibrary.tluplus
TLU+ File = ../std_cells/NanGate/TLUPlus/NangateOpenCellLibrary.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minWidth value of layer "metal1" (metal1) does not match : ITF (0.065) vs MW-tech (0.070). (TLUP-004)
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 1, upper mask id 2, via layer 12, resistivity 6.000000
lower mask id 2, upper mask id 3, via layer 14, resistivity 5.000000
lower mask id 3, upper mask id 4, via layer 16, resistivity 5.000000
lower mask id 4, upper mask id 5, via layer 18, resistivity 3.000000
lower mask id 5, upper mask id 6, via layer 20, resistivity 3.000000
lower mask id 6, upper mask id 7, via layer 22, resistivity 3.000000
lower mask id 7, upper mask id 8, via layer 24, resistivity 1.000000
lower mask id 8, upper mask id 9, via layer 26, resistivity 1.000000
lower mask id 9, upper mask id 10, via layer 28, resistivity 0.500000
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     0.09 seconds

Name of design : SystemTopEstimateArea
Number of cell instance masters in the library : 36
Number of cell instances in the design : 1500
Power Network Synthesis Begins ...
Target IR drop : 22.000 mV
Processing net VDD ...
Average power dissipation in SystemTopEstimateArea :  1000.00 mW
Power supply voltage :     1.10 V
Average current in SystemTopEstimateArea :   909.09 mA
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
95 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 10x10 straps
Number of power pads reaching to the power ports of the leaf cells or blocks: 40
Total assigned virtual connection port current is 909.090889
Total assigned connected port current is 0.000000
Total assigned current is 909.090889
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (99.295 218.200) layer metal10 Supplies   26.43 mA Current (2.91%)
Virtual Pad at (116.895 218.200) layer metal10 Supplies   26.43 mA Current (2.91%)
Virtual Pad at (2.000 116.770) layer metal9 Supplies   26.24 mA Current (2.89%)
Virtual Pad at (218.070 116.770) layer metal9 Supplies   26.09 mA Current (2.87%)
Virtual Pad at (2.000 134.370) layer metal9 Supplies   25.78 mA Current (2.84%)
Virtual Pad at (218.070 134.370) layer metal9 Supplies   25.72 mA Current (2.83%)
Virtual Pad at (134.495 218.200) layer metal10 Supplies   25.66 mA Current (2.82%)
Virtual Pad at (2.000 99.170) layer metal9 Supplies   25.50 mA Current (2.81%)
Virtual Pad at (81.695 218.200) layer metal10 Supplies   25.45 mA Current (2.80%)
Virtual Pad at (116.895 2.000) layer metal10 Supplies   25.14 mA Current (2.77%)
Virtual Pad at (2.000 81.570) layer metal9 Supplies   25.04 mA Current (2.75%)
Virtual Pad at (218.070 99.170) layer metal9 Supplies   25.02 mA Current (2.75%)
Virtual Pad at (99.295 2.000) layer metal10 Supplies   25.02 mA Current (2.75%)
Virtual Pad at (134.495 2.000) layer metal10 Supplies   24.43 mA Current (2.69%)
Virtual Pad at (152.095 218.200) layer metal10 Supplies   24.19 mA Current (2.66%)
Virtual Pad at (81.695 2.000) layer metal10 Supplies   24.14 mA Current (2.66%)
Virtual Pad at (218.070 81.570) layer metal9 Supplies   24.02 mA Current (2.64%)
Virtual Pad at (218.070 151.970) layer metal9 Supplies   23.69 mA Current (2.61%)
Virtual Pad at (2.000 151.970) layer metal9 Supplies   23.63 mA Current (2.60%)
Virtual Pad at (64.095 218.200) layer metal10 Supplies   23.44 mA Current (2.58%)
Virtual Pad at (2.000 63.970) layer metal9 Supplies   22.88 mA Current (2.52%)
Virtual Pad at (152.095 2.000) layer metal10 Supplies   22.57 mA Current (2.48%)
Virtual Pad at (218.070 185.570) layer metal9 Supplies   22.51 mA Current (2.48%)
Virtual Pad at (64.095 2.000) layer metal10 Supplies   22.40 mA Current (2.46%)
Virtual Pad at (218.070 63.970) layer metal9 Supplies   22.21 mA Current (2.44%)
Virtual Pad at (168.095 218.200) layer metal10 Supplies   22.17 mA Current (2.44%)
Virtual Pad at (218.070 169.570) layer metal9 Supplies   21.76 mA Current (2.39%)
Virtual Pad at (2.000 169.570) layer metal9 Supplies   21.69 mA Current (2.39%)
Virtual Pad at (2.000 46.370) layer metal9 Supplies   20.56 mA Current (2.26%)
Virtual Pad at (46.495 218.200) layer metal10 Supplies   20.50 mA Current (2.26%)
Virtual Pad at (2.000 185.570) layer metal9 Supplies   20.32 mA Current (2.24%)
Virtual Pad at (168.095 2.000) layer metal10 Supplies   20.32 mA Current (2.23%)
Virtual Pad at (46.495 2.000) layer metal10 Supplies   19.79 mA Current (2.18%)
Virtual Pad at (185.695 218.200) layer metal10 Supplies   19.69 mA Current (2.17%)
Virtual Pad at (218.070 46.370) layer metal9 Supplies   19.55 mA Current (2.15%)
Virtual Pad at (218.070 30.370) layer metal9 Supplies   18.77 mA Current (2.07%)
Virtual Pad at (2.000 30.370) layer metal9 Supplies   18.19 mA Current (2.00%)
Virtual Pad at (185.695 2.000) layer metal10 Supplies   17.68 mA Current (1.95%)
Virtual Pad at (30.495 218.200) layer metal10 Supplies   17.57 mA Current (1.93%)
Virtual Pad at (30.495 2.000) layer metal10 Supplies   16.88 mA Current (1.86%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  909.09 mA (100.00%)
Maximum IR drop in SystemTopEstimateArea : 11.61 mV
Maximum current in SystemTopEstimateArea : 26.426 mA
Maximum EM of wires in SystemTopEstimateArea : 1.057043e+02 A/cm, layer metal10
Maximum EM of vias in SystemTopEstimateArea : 2.716814e+05 A/cm_square, layer via9
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is  11.610 mV
Processing net VSS ...
Average power dissipation in SystemTopEstimateArea :  1000.00 mW
Power supply voltage :     1.10 V
Average current in SystemTopEstimateArea :   909.09 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 40
Total assigned virtual connection port current is 909.090889
Total assigned connected port current is 0.000000
Total assigned current is 909.090889
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (9.000 103.370) layer metal9 Supplies   26.81 mA Current (2.95%)
Virtual Pad at (120.895 211.200) layer metal10 Supplies   26.51 mA Current (2.92%)
Virtual Pad at (103.295 211.200) layer metal10 Supplies   26.37 mA Current (2.90%)
Virtual Pad at (211.070 103.370) layer metal9 Supplies   26.14 mA Current (2.88%)
Virtual Pad at (9.000 120.970) layer metal9 Supplies   25.86 mA Current (2.84%)
Virtual Pad at (85.695 211.200) layer metal10 Supplies   25.79 mA Current (2.84%)
Virtual Pad at (211.070 120.970) layer metal9 Supplies   25.74 mA Current (2.83%)
Virtual Pad at (103.295 9.000) layer metal10 Supplies   25.73 mA Current (2.83%)
Virtual Pad at (9.000 138.570) layer metal9 Supplies   25.71 mA Current (2.83%)
Virtual Pad at (120.895 9.000) layer metal10 Supplies   25.54 mA Current (2.81%)
Virtual Pad at (211.070 138.570) layer metal9 Supplies   25.28 mA Current (2.78%)
Virtual Pad at (138.495 211.200) layer metal10 Supplies   25.23 mA Current (2.78%)
Virtual Pad at (9.000 85.770) layer metal9 Supplies   25.11 mA Current (2.76%)
Virtual Pad at (85.695 9.000) layer metal10 Supplies   25.04 mA Current (2.75%)
Virtual Pad at (9.000 68.170) layer metal9 Supplies   24.67 mA Current (2.71%)
Virtual Pad at (211.070 85.770) layer metal9 Supplies   24.32 mA Current (2.67%)
Virtual Pad at (138.495 9.000) layer metal10 Supplies   24.12 mA Current (2.65%)
Virtual Pad at (68.095 211.200) layer metal10 Supplies   23.81 mA Current (2.62%)
Virtual Pad at (9.000 156.170) layer metal9 Supplies   23.74 mA Current (2.61%)
Virtual Pad at (68.095 9.000) layer metal10 Supplies   23.31 mA Current (2.56%)
Virtual Pad at (211.070 156.170) layer metal9 Supplies   22.95 mA Current (2.52%)
Virtual Pad at (211.070 68.170) layer metal9 Supplies   22.80 mA Current (2.51%)
Virtual Pad at (156.095 211.200) layer metal10 Supplies   22.70 mA Current (2.50%)
Virtual Pad at (9.000 50.570) layer metal9 Supplies   22.32 mA Current (2.46%)
Virtual Pad at (156.095 9.000) layer metal10 Supplies   22.09 mA Current (2.43%)
Virtual Pad at (211.070 173.770) layer metal9 Supplies   21.26 mA Current (2.34%)
Virtual Pad at (9.000 173.770) layer metal9 Supplies   21.00 mA Current (2.31%)
Virtual Pad at (50.495 9.000) layer metal10 Supplies   20.89 mA Current (2.30%)
Virtual Pad at (9.000 34.570) layer metal9 Supplies   20.84 mA Current (2.29%)
Virtual Pad at (50.495 211.200) layer metal10 Supplies   20.70 mA Current (2.28%)
Virtual Pad at (9.000 189.770) layer metal9 Supplies   20.24 mA Current (2.23%)
Virtual Pad at (211.070 50.570) layer metal9 Supplies   20.02 mA Current (2.20%)
Virtual Pad at (172.095 211.200) layer metal10 Supplies   19.99 mA Current (2.20%)
Virtual Pad at (211.070 34.570) layer metal9 Supplies   19.59 mA Current (2.15%)
Virtual Pad at (172.095 9.000) layer metal10 Supplies   19.52 mA Current (2.15%)
Virtual Pad at (211.070 189.770) layer metal9 Supplies   19.50 mA Current (2.14%)
Virtual Pad at (34.495 9.000) layer metal10 Supplies   18.19 mA Current (2.00%)
Virtual Pad at (34.495 211.200) layer metal10 Supplies   17.42 mA Current (1.92%)
Virtual Pad at (189.695 211.200) layer metal10 Supplies   16.42 mA Current (1.81%)
Virtual Pad at (189.695 9.000) layer metal10 Supplies   15.85 mA Current (1.74%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  909.09 mA (100.00%)
Maximum IR drop in SystemTopEstimateArea : 10.28 mV
Maximum current in SystemTopEstimateArea : 26.807 mA
Maximum EM of wires in SystemTopEstimateArea : 1.072263e+02 A/cm, layer metal9
Maximum EM of vias in SystemTopEstimateArea : 2.853813e+05 A/cm_square, layer via9
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is  10.276

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:	On
Use Stack Via:			On
Same PG Width Sizing:		On
Optimize Track Usage:		Off
Keep Ring Outside Core Area:	Off
No Straps Over Hard Macros:	Off
No Straps Over Plan Groups:	Off
No Straps Over Soft Macros:	Off
Ignore Blockage:		Off
Target IR drop :   22.00 mV
Net name : VDD
IR drop of the synthesized net :   11.61 mV
Core ring segment: Horizontal: metal9, Width: 5.000 microns
Core ring segment: Vertical: metal10, Width: 5.000 microns
Layer: metal10, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal9, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal8, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal7, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal6, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
The percentage of routing tracks used by the power net VDD for layer metal10: 36.10%
The percentage of routing tracks used by the power net VDD for layer metal9: 36.10%
The percentage of routing tracks used by the power net VDD for layer metal8: 36.19%
The percentage of routing tracks used by the power net VDD for layer metal7: 36.42%
The percentage of routing tracks used by the power net VDD for layer metal6: 26.27%
The percentage of routing tracks used by the power net VDD for layer metal5: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal4: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal3: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal2: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal1: 0.00%
The average percentage of routing tracks used by net VDD : 17.11%
Net name : VSS
IR drop of the synthesized net :   10.28 mV
Core ring segment: Horizontal: metal9, Width: 5.000 microns
Core ring segment: Vertical: metal10, Width: 5.000 microns
Layer: metal10, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal9, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal8, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal7, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
Layer: metal6, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 2.500 microns
The average width of straps: 2.500 microns
The percentage of routing tracks used by the power net VSS for layer metal10: 33.76%
The percentage of routing tracks used by the power net VSS for layer metal9: 34.43%
The percentage of routing tracks used by the power net VSS for layer metal8: 34.18%
The percentage of routing tracks used by the power net VSS for layer metal7: 34.06%
The percentage of routing tracks used by the power net VSS for layer metal6: 24.56%
The percentage of routing tracks used by the power net VSS for layer metal5: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal4: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal3: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal2: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal1: 0.00%
The average percentage of routing tracks used by net VSS : 16.10%
Generating instance power and IR drop file ./pna_output/SystemTopEstimateArea.inst_hl.pna
Maximum instance IR drop : 21.819 mV at RegisterFileTop/U503 (104.430 119.200)
Memory usage for design data :      37150.720 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.09 seconds
Please read SystemTopEstimateArea.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/SystemTopEstimateArea.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Committing the synthesized power plan ... 
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Warning: wire dropped because obstruction, ((132.355 2.000) (134.835 7.000)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 2.000) (135.270 7.000)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.355 2.000) (134.835 7.000)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 2.000) (135.270 7.000)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.355 2.000) (134.835 7.000)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 2.000) (135.270 7.000)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 2.200) (134.635 6.800)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 2.200) (135.070 6.800)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 2.200) (134.635 6.800)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 2.200) (135.070 6.800)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 2.200) (134.635 6.800)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 2.200) (135.070 6.800)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.355 213.200) (134.835 218.200)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 213.200) (135.270 218.200)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.355 213.200) (134.835 218.200)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 213.200) (135.270 218.200)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.355 213.200) (134.835 218.200)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.790 213.200) (135.270 218.200)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 213.400) (134.635 218.000)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 213.400) (135.070 218.000)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 213.400) (134.635 218.000)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 213.400) (135.070 218.000)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.555 213.400) (134.635 218.000)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.990 213.400) (135.070 218.000)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 29.130) (6.580 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 28.365) (6.580 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 29.130) (6.580 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 28.365) (6.580 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 29.130) (6.580 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 28.365) (6.580 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 29.130) (7.000 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 28.365) (7.000 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 29.130) (7.000 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 28.365) (7.000 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 29.130) (7.000 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 28.365) (7.000 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 29.130) (65.930 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 29.130) (65.930 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 29.130) (65.930 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 29.130) (117.970 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 29.130) (117.970 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 29.130) (117.970 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 29.365) (135.070 30.605)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 28.565) (134.635 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 29.365) (135.070 30.605)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 28.565) (134.635 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 29.130) (170.010 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 29.165) (169.990 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 29.130) (170.010 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 29.165) (169.990 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 29.130) (170.010 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 29.165) (169.990 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 29.130) (187.490 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 29.130) (187.490 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 29.130) (187.490 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 29.130) (217.650 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 28.365) (217.650 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 29.130) (217.650 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 28.365) (217.650 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 29.130) (217.650 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 28.365) (217.650 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 29.130) (218.070 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 28.365) (218.070 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 29.130) (218.070 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 28.365) (218.070 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 29.130) (218.070 31.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 28.365) (218.070 30.845)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 45.130) (6.580 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 45.965) (6.580 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 45.130) (6.580 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 45.965) (6.580 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 45.130) (6.580 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 45.965) (6.580 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 45.130) (7.000 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 45.965) (7.000 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 45.130) (7.000 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 45.965) (7.000 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 45.130) (7.000 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 45.965) (7.000 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 45.130) (65.930 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 45.965) (65.830 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 45.130) (65.930 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 45.965) (65.830 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 45.130) (65.930 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 45.965) (65.830 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 45.130) (117.970 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 45.965) (117.910 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 45.130) (117.970 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 45.965) (117.910 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 45.130) (117.970 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 45.965) (117.910 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 46.165) (135.070 47.405)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 46.165) (134.635 48.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 46.165) (135.070 47.405)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 46.165) (134.635 48.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 45.130) (170.010 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 45.965) (169.990 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 45.130) (170.010 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 45.965) (169.990 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 45.130) (170.010 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 45.965) (169.990 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 45.130) (187.490 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 45.965) (187.350 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 45.130) (187.490 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 45.965) (187.350 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 45.130) (187.490 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 45.965) (187.350 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 45.130) (217.650 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 45.965) (217.650 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 45.130) (217.650 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 45.965) (217.650 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 45.130) (217.650 47.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 45.965) (217.650 48.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 45.130) (218.070 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 45.965) (218.070 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 45.130) (218.070 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 45.965) (218.070 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 45.130) (218.070 47.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 45.965) (218.070 48.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 62.730) (6.580 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 63.565) (6.580 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 62.730) (6.580 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 63.565) (6.580 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 62.730) (6.580 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 63.565) (6.580 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 62.730) (7.000 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 63.565) (7.000 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 62.730) (7.000 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 63.565) (7.000 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 62.730) (7.000 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 63.565) (7.000 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 62.730) (65.930 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 63.565) (65.830 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 62.730) (65.930 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 63.565) (65.830 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 62.730) (65.930 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 63.565) (65.830 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 62.730) (117.970 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 63.565) (117.910 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 62.730) (117.970 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 63.565) (117.910 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 62.730) (117.970 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 63.565) (117.910 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 63.765) (135.070 65.005)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 63.765) (134.635 65.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 63.765) (135.070 65.005)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 63.765) (134.635 65.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 62.730) (170.010 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 63.565) (169.990 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 62.730) (170.010 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 63.565) (169.990 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 62.730) (170.010 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 63.565) (169.990 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 62.730) (187.490 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 63.565) (187.350 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 62.730) (187.490 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 63.565) (187.350 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 62.730) (187.490 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 63.565) (187.350 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 62.730) (217.650 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 63.565) (217.650 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 62.730) (217.650 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 63.565) (217.650 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 62.730) (217.650 65.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 63.565) (217.650 66.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 62.730) (218.070 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 63.565) (218.070 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 62.730) (218.070 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 63.565) (218.070 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 62.730) (218.070 65.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 63.565) (218.070 66.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 80.555) (30.770 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 80.565) (30.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 80.555) (30.770 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 80.565) (30.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 80.555) (48.250 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 80.565) (48.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 80.555) (48.250 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 80.565) (48.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 80.555) (65.730 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 80.565) (65.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 80.555) (65.730 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 80.565) (65.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 80.555) (82.810 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 80.565) (82.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 80.545) (82.810 82.625)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 80.565) (82.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 80.545) (82.810 82.625)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 80.565) (82.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 80.555) (100.290 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 80.565) (100.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 80.555) (100.290 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 80.565) (100.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 80.555) (117.770 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 80.565) (117.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 80.555) (117.770 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 80.565) (117.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 80.545) (135.070 82.625)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 80.565) (134.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 80.545) (135.070 82.625)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 80.565) (134.635 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 80.555) (152.330 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 80.565) (152.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 80.555) (152.330 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 80.565) (152.235 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 80.555) (169.810 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 80.565) (169.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 80.555) (169.810 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 80.565) (169.835 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 80.555) (187.290 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 80.565) (187.435 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 80.555) (187.290 82.635)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 80.565) (187.435 82.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 98.155) (30.770 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 98.165) (30.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 98.155) (30.770 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 98.165) (30.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 98.155) (48.250 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 98.165) (48.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 98.155) (48.250 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 98.165) (48.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 98.155) (65.730 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 98.165) (65.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 98.155) (65.730 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 98.165) (65.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 98.155) (82.810 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 98.165) (82.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 98.155) (82.810 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 98.165) (82.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 98.155) (100.290 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 98.165) (100.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 98.145) (100.290 100.225)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 98.165) (100.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 98.145) (100.290 100.225)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 98.165) (100.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 98.155) (117.770 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 98.165) (117.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 98.155) (117.770 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 98.165) (117.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 98.145) (135.070 100.225)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 98.165) (134.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 98.145) (135.070 100.225)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 98.165) (134.635 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 98.155) (152.330 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 98.165) (152.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 98.155) (152.330 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 98.165) (152.235 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 98.155) (169.810 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 98.165) (169.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 98.155) (169.810 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 98.165) (169.835 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 98.155) (187.290 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 98.165) (187.435 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 98.155) (187.290 100.235)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 98.165) (187.435 100.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 115.755) (30.770 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 115.765) (30.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 115.755) (30.770 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 115.765) (30.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 115.755) (48.250 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 115.765) (48.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 115.755) (48.250 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 115.765) (48.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 115.755) (65.730 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 115.765) (65.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 115.755) (65.730 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 115.765) (65.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 115.755) (82.810 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 115.765) (82.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 115.755) (82.810 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 115.765) (82.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 115.755) (100.290 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 115.765) (100.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 115.755) (100.290 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 115.765) (100.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 115.755) (117.770 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 115.765) (117.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 115.745) (117.770 117.825)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 115.765) (117.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 115.745) (117.770 117.825)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 115.765) (117.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 115.745) (135.070 117.825)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 115.765) (134.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 115.745) (135.070 117.825)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 115.765) (134.635 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 115.755) (152.330 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 115.765) (152.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 115.755) (152.330 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 115.765) (152.235 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 115.755) (169.810 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 115.765) (169.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 115.755) (169.810 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 115.765) (169.835 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 115.755) (187.290 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 115.765) (187.435 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 115.755) (187.290 117.835)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 115.765) (187.435 117.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 133.355) (30.770 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 133.365) (30.635 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((28.690 133.355) (30.770 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.555 133.365) (30.635 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 133.355) (48.250 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 133.365) (48.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.170 133.355) (48.250 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.155 133.365) (48.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 133.355) (65.730 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 133.365) (65.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.650 133.355) (65.730 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((63.755 133.365) (65.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 133.355) (82.810 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 133.365) (82.635 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.730 133.355) (82.810 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((80.555 133.365) (82.635 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 133.355) (100.290 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 133.365) (100.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.210 133.355) (100.290 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((98.155 133.365) (100.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 133.355) (117.770 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 133.365) (117.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.690 133.355) (117.770 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((115.755 133.365) (117.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 133.345) (135.070 135.425)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 133.365) (134.635 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.790 133.130) (135.270 135.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 133.130) (134.835 135.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.790 133.130) (135.270 135.610)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 133.130) (134.835 135.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 133.355) (152.330 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 133.365) (152.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.250 133.355) (152.330 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((150.155 133.365) (152.235 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 133.355) (169.810 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 133.365) (169.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.730 133.355) (169.810 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.755 133.365) (169.835 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 133.355) (187.290 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 133.365) (187.435 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.210 133.355) (187.290 135.435)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((185.355 133.365) (187.435 135.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 150.730) (6.580 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 149.965) (6.580 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 150.730) (6.580 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 149.965) (6.580 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 150.730) (6.580 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 149.965) (6.580 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 150.730) (7.000 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 149.965) (7.000 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 150.730) (7.000 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 149.965) (7.000 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 150.730) (7.000 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 149.965) (7.000 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 150.730) (65.930 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 150.730) (65.930 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 150.730) (65.930 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 150.730) (117.970 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 150.730) (117.970 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 150.730) (117.970 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 150.965) (135.070 152.205)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 150.165) (134.635 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 150.965) (135.070 152.205)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 150.165) (134.635 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 150.730) (170.010 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 150.765) (169.990 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 150.730) (170.010 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 150.765) (169.990 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 150.730) (170.010 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 150.765) (169.990 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 150.730) (187.490 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 150.730) (187.490 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 150.730) (187.490 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 150.730) (217.650 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 149.965) (217.650 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 150.730) (217.650 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 149.965) (217.650 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 150.730) (217.650 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 149.965) (217.650 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 150.730) (218.070 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 149.965) (218.070 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 150.730) (218.070 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 149.965) (218.070 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 150.730) (218.070 153.210)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 149.965) (218.070 152.445)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 168.330) (6.580 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 167.565) (6.580 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 168.330) (6.580 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 167.565) (6.580 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 168.330) (6.580 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 167.565) (6.580 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 168.330) (7.000 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 167.565) (7.000 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 168.330) (7.000 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 167.565) (7.000 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 168.330) (7.000 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 167.565) (7.000 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 168.330) (65.930 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 168.330) (65.930 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 168.330) (65.930 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 168.330) (117.970 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 168.330) (117.970 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 168.330) (117.970 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 168.565) (135.070 169.805)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 167.765) (134.635 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 168.565) (135.070 169.805)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 167.765) (134.635 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 168.330) (170.010 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 168.365) (169.990 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 168.330) (170.010 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 168.365) (169.990 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 168.330) (170.010 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 168.365) (169.990 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 168.330) (187.490 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 168.330) (187.490 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 168.330) (187.490 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 168.330) (217.650 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 167.565) (217.650 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 168.330) (217.650 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 167.565) (217.650 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 168.330) (217.650 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 167.565) (217.650 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 168.330) (218.070 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 167.565) (218.070 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 168.330) (218.070 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 167.565) (218.070 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 168.330) (218.070 170.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 167.565) (218.070 170.045)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 184.330) (6.580 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 185.165) (6.580 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 184.330) (6.580 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 185.165) (6.580 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.420 184.330) (6.580 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((2.420 185.165) (6.580 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 184.330) (7.000 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 185.165) (7.000 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 184.330) (7.000 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 185.165) (7.000 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.000 184.330) (7.000 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((2.000 185.165) (7.000 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 184.330) (65.930 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 185.165) (65.830 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 184.330) (65.930 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 185.165) (65.830 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.450 184.330) (65.930 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 185.165) (65.830 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 184.330) (117.970 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 185.165) (117.910 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 184.330) (117.970 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 185.165) (117.910 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.490 184.330) (117.970 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 185.165) (117.910 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 185.365) (135.070 186.605)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 185.365) (134.635 187.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.990 185.365) (135.070 186.605)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((132.555 185.365) (134.635 187.445)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 184.330) (170.010 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 185.165) (169.990 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 184.330) (170.010 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 185.165) (169.990 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.530 184.330) (170.010 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 185.165) (169.990 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 184.330) (187.490 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 185.165) (187.350 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 184.330) (187.490 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 185.165) (187.350 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.010 184.330) (187.490 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 185.165) (187.350 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 184.330) (217.650 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 185.165) (217.650 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 184.330) (217.650 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 185.165) (217.650 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.490 184.330) (217.650 186.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((213.490 185.165) (217.650 187.645)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 184.330) (218.070 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 185.165) (218.070 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 184.330) (218.070 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 185.165) (218.070 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((213.070 184.330) (218.070 186.810)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((213.070 185.165) (218.070 187.645)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 33.330) (13.580 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 32.495) (13.580 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 33.330) (13.580 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 32.495) (13.580 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 33.330) (13.580 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 32.495) (13.580 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 33.330) (14.000 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 32.495) (14.000 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 33.330) (14.000 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 32.495) (14.000 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 33.330) (14.000 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 32.495) (14.000 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 33.330) (52.615 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 33.330) (52.600 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 33.330) (70.095 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 33.330) (69.960 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 33.330) (122.135 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 33.330) (122.040 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 33.330) (174.175 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 33.330) (174.120 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 33.330) (191.655 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 33.330) (191.480 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 33.330) (210.650 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 32.495) (210.650 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 33.330) (210.650 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 32.495) (210.650 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 33.330) (210.650 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 32.495) (210.650 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 33.330) (211.070 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 32.495) (211.070 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 33.330) (211.070 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 32.495) (211.070 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 33.330) (211.070 35.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 32.495) (211.070 34.975)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 49.330) (13.580 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 50.095) (13.580 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 49.330) (13.580 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 50.095) (13.580 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 49.330) (13.580 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 50.095) (13.580 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 49.330) (14.000 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 50.095) (14.000 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 49.330) (14.000 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 50.095) (14.000 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 49.330) (14.000 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 50.095) (14.000 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 49.330) (52.615 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 50.130) (52.600 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 49.330) (52.615 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 50.130) (52.600 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 49.330) (52.615 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 50.130) (52.600 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 49.330) (70.095 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 50.130) (69.960 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 49.330) (70.095 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 50.130) (69.960 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 49.330) (70.095 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 50.130) (69.960 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 49.330) (122.135 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 50.130) (122.040 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 49.330) (122.135 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 50.130) (122.040 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 49.330) (122.135 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 50.130) (122.040 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 49.330) (174.175 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 50.130) (174.120 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 49.330) (174.175 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 50.130) (174.120 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 49.330) (174.175 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 50.130) (174.120 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 49.330) (191.655 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 50.130) (191.480 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 49.330) (191.655 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 50.130) (191.480 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 49.330) (191.655 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 50.130) (191.480 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 49.330) (210.650 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 50.095) (210.650 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 49.330) (210.650 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 50.095) (210.650 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 49.330) (210.650 51.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 50.095) (210.650 52.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 49.330) (211.070 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 50.095) (211.070 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 49.330) (211.070 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 50.095) (211.070 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 49.330) (211.070 51.810)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 50.095) (211.070 52.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 66.930) (13.580 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 67.695) (13.580 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 66.930) (13.580 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 67.695) (13.580 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 66.930) (13.580 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 67.695) (13.580 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 66.930) (14.000 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 67.695) (14.000 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 66.930) (14.000 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 67.695) (14.000 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 66.930) (14.000 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 67.695) (14.000 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 66.930) (52.615 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 67.730) (52.600 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 66.930) (52.615 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 67.730) (52.600 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 66.930) (52.615 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 67.730) (52.600 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 66.930) (70.095 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 67.730) (69.960 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 66.930) (70.095 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 67.730) (69.960 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 66.930) (70.095 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 67.730) (69.960 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 66.930) (122.135 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 67.730) (122.040 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 66.930) (122.135 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 67.730) (122.040 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 66.930) (122.135 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 67.730) (122.040 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 66.930) (174.175 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 67.730) (174.120 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 66.930) (174.175 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 67.730) (174.120 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 66.930) (174.175 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 67.730) (174.120 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 66.930) (191.655 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 67.730) (191.480 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 66.930) (191.655 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 67.730) (191.480 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 66.930) (191.655 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 67.730) (191.480 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 66.930) (210.650 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 67.695) (210.650 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 66.930) (210.650 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 67.695) (210.650 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 66.930) (210.650 69.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 67.695) (210.650 70.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 66.930) (211.070 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 67.695) (211.070 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 66.930) (211.070 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 67.695) (211.070 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 66.930) (211.070 69.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 67.695) (211.070 70.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 84.700) (34.935 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 84.695) (34.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 84.700) (34.935 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 84.695) (34.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 84.700) (52.415 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 84.695) (52.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 84.700) (52.415 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 84.695) (52.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 84.700) (69.895 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 84.695) (70.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 84.700) (69.895 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 84.695) (70.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 84.700) (86.975 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 84.695) (86.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 84.710) (86.975 86.790)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 84.695) (86.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 84.710) (86.975 86.790)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 84.695) (86.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 84.700) (104.455 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 84.695) (104.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 84.700) (104.455 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 84.695) (104.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 84.700) (121.935 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 84.695) (122.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 84.700) (121.935 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 84.695) (122.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 84.700) (139.015 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 84.695) (138.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 84.700) (139.015 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 84.695) (138.835 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 84.700) (156.495 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 84.695) (156.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 84.700) (156.495 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 84.695) (156.435 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 84.700) (173.975 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 84.695) (174.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 84.700) (173.975 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 84.695) (174.035 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 84.700) (191.455 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 84.695) (191.635 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 84.700) (191.455 86.780)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 84.695) (191.635 86.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 102.300) (34.935 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 102.295) (34.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 102.300) (34.935 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 102.295) (34.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 102.300) (52.415 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 102.295) (52.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 102.300) (52.415 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 102.295) (52.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 102.300) (69.895 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 102.295) (70.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 102.300) (69.895 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 102.295) (70.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 102.300) (86.975 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 102.295) (86.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 102.300) (86.975 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 102.295) (86.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 102.300) (104.455 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 102.295) (104.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 102.310) (104.455 104.390)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 102.295) (104.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 102.310) (104.455 104.390)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 102.295) (104.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 102.300) (121.935 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 102.295) (122.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 102.300) (121.935 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 102.295) (122.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 102.300) (139.015 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 102.295) (138.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 102.300) (139.015 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 102.295) (138.835 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 102.300) (156.495 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 102.295) (156.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 102.300) (156.495 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 102.295) (156.435 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 102.300) (173.975 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 102.295) (174.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 102.300) (173.975 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 102.295) (174.035 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 102.300) (191.455 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 102.295) (191.635 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 102.300) (191.455 104.380)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 102.295) (191.635 104.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 119.900) (34.935 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 119.895) (34.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 119.900) (34.935 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 119.895) (34.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 119.900) (52.415 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 119.895) (52.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 119.900) (52.415 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 119.895) (52.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 119.900) (69.895 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 119.895) (70.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 119.900) (69.895 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 119.895) (70.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 119.900) (86.975 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 119.895) (86.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 119.900) (86.975 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 119.895) (86.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 119.900) (104.455 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 119.895) (104.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 119.900) (104.455 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 119.895) (104.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 119.900) (121.935 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 119.895) (122.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 119.910) (121.935 121.990)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 119.895) (122.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 119.910) (121.935 121.990)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 119.895) (122.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 119.900) (139.015 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 119.895) (138.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 119.900) (139.015 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 119.895) (138.835 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 119.900) (156.495 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 119.895) (156.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 119.900) (156.495 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 119.895) (156.435 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 119.900) (173.975 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 119.895) (174.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 119.900) (173.975 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 119.895) (174.035 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 119.900) (191.455 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 119.895) (191.635 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 119.900) (191.455 121.980)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 119.895) (191.635 121.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 137.500) (34.935 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 137.495) (34.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.855 137.500) (34.935 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.755 137.495) (34.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 137.500) (52.415 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 137.495) (52.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.335 137.500) (52.415 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((50.355 137.495) (52.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 137.500) (69.895 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 137.495) (70.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.815 137.500) (69.895 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.955 137.495) (70.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 137.500) (86.975 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 137.495) (86.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.895 137.500) (86.975 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((84.755 137.495) (86.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 137.500) (104.455 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 137.495) (104.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.375 137.500) (104.455 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((102.355 137.495) (104.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 137.500) (121.935 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 137.495) (122.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.855 137.500) (121.935 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((119.955 137.495) (122.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 137.500) (139.015 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 137.495) (138.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 137.510) (139.015 139.590)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 137.495) (138.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((136.935 137.510) (139.015 139.590)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.755 137.495) (138.835 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 137.500) (156.495 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 137.495) (156.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.415 137.500) (156.495 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.355 137.495) (156.435 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 137.500) (173.975 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 137.495) (174.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.895 137.500) (173.975 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((171.955 137.495) (174.035 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 137.500) (191.455 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 137.495) (191.635 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.375 137.500) (191.455 139.580)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.555 137.495) (191.635 139.575)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 154.930) (13.580 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 154.095) (13.580 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 154.930) (13.580 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 154.095) (13.580 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 154.930) (13.580 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 154.095) (13.580 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 154.930) (14.000 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 154.095) (14.000 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 154.930) (14.000 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 154.095) (14.000 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 154.930) (14.000 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 154.095) (14.000 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 154.930) (52.615 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 154.930) (52.600 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 154.930) (70.095 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 154.930) (69.960 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 154.930) (122.135 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 154.930) (122.040 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 154.930) (174.175 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 154.930) (174.120 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 154.930) (191.655 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 154.930) (191.480 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 154.930) (210.650 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 154.095) (210.650 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 154.930) (210.650 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 154.095) (210.650 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 154.930) (210.650 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 154.095) (210.650 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 154.930) (211.070 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 154.095) (211.070 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 154.930) (211.070 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 154.095) (211.070 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 154.930) (211.070 157.410)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 154.095) (211.070 156.575)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 172.530) (13.580 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 171.695) (13.580 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 172.530) (13.580 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 171.695) (13.580 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 172.530) (13.580 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 171.695) (13.580 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 172.530) (14.000 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 171.695) (14.000 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 172.530) (14.000 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 171.695) (14.000 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 172.530) (14.000 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 171.695) (14.000 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 172.530) (52.615 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 172.530) (52.600 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 172.530) (70.095 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 172.530) (69.960 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 172.530) (122.135 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 172.530) (122.040 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 172.530) (174.175 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 172.530) (174.120 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 172.530) (191.655 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 172.530) (191.480 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 172.530) (210.650 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 171.695) (210.650 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 172.530) (210.650 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 171.695) (210.650 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 172.530) (210.650 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 171.695) (210.650 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 172.530) (211.070 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 171.695) (211.070 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 172.530) (211.070 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 171.695) (211.070 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 172.530) (211.070 175.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 171.695) (211.070 174.175)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 188.530) (13.580 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 189.295) (13.580 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 188.530) (13.580 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 189.295) (13.580 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.420 188.530) (13.580 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((9.420 189.295) (13.580 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 188.530) (14.000 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 189.295) (14.000 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 188.530) (14.000 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 189.295) (14.000 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.000 188.530) (14.000 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((9.000 189.295) (14.000 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 188.530) (52.615 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 189.330) (52.600 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 188.530) (52.615 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 189.330) (52.600 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.135 188.530) (52.615 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 189.330) (52.600 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 188.530) (70.095 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 189.330) (69.960 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 188.530) (70.095 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 189.330) (69.960 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.615 188.530) (70.095 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 189.330) (69.960 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 188.530) (122.135 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 189.330) (122.040 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 188.530) (122.135 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 189.330) (122.040 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 188.530) (122.135 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 189.330) (122.040 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 188.530) (174.175 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 189.330) (174.120 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 188.530) (174.175 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 189.330) (174.120 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((171.695 188.530) (174.175 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 189.330) (174.120 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 188.530) (191.655 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 189.330) (191.480 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 188.530) (191.655 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 189.330) (191.480 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.175 188.530) (191.655 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 189.330) (191.480 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 188.530) (210.650 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 189.295) (210.650 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 188.530) (210.650 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 189.295) (210.650 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.490 188.530) (210.650 191.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((206.490 189.295) (210.650 191.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 188.530) (211.070 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 189.295) (211.070 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 188.530) (211.070 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 189.295) (211.070 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((206.070 188.530) (211.070 191.010)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((206.070 189.295) (211.070 191.775)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 28.365) (30.445 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 29.130) (30.900 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 28.565) (31.535 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 28.565) (30.700 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 28.565) (31.535 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 28.565) (30.700 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 45.965) (30.445 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 45.130) (30.900 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 45.965) (31.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 45.130) (31.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 45.965) (31.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 45.130) (31.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 63.565) (30.445 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 62.730) (30.900 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 63.565) (31.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 62.730) (31.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 63.565) (31.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 62.730) (31.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 149.965) (30.445 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 150.730) (30.900 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 150.165) (31.535 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 150.165) (30.700 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 150.165) (31.535 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 150.165) (30.700 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 167.565) (30.445 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 168.330) (30.900 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 167.765) (31.535 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 167.765) (30.700 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.455 167.765) (31.535 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((28.620 167.765) (30.700 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.645 185.165) (30.445 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((28.420 184.330) (30.900 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 185.165) (31.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 184.330) (31.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.255 185.165) (31.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((29.255 184.330) (31.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 28.365) (47.665 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 29.130) (48.440 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 28.565) (47.535 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 28.565) (48.240 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 28.565) (47.535 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 28.565) (48.240 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 45.965) (47.665 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 45.130) (48.440 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 45.965) (47.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 45.130) (47.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 45.965) (47.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 45.130) (47.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 63.565) (47.665 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 62.730) (48.440 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 63.565) (47.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 62.730) (47.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 63.565) (47.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 62.730) (47.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 149.965) (47.665 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 150.730) (48.440 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 150.165) (47.535 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 150.165) (48.240 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 150.165) (47.535 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 150.165) (48.240 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 167.565) (47.665 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 168.330) (48.440 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 167.765) (47.535 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 167.765) (48.240 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.455 167.765) (47.535 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((46.160 167.765) (48.240 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((46.025 185.165) (47.665 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((45.960 184.330) (48.440 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 185.165) (47.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 184.330) (47.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((45.255 185.165) (47.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((45.255 184.330) (47.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 28.365) (65.265 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 28.365) (65.335 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 28.365) (65.335 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 29.165) (65.830 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 45.965) (65.265 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 45.965) (65.830 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 45.965) (65.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 45.130) (65.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 45.965) (65.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 45.130) (65.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 63.565) (65.265 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 63.565) (65.830 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 63.565) (65.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 62.730) (65.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 63.565) (65.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 62.730) (65.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 149.965) (65.265 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 149.965) (65.335 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 149.965) (65.335 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 150.765) (65.830 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 167.565) (65.265 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 167.565) (65.335 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 167.565) (65.335 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 168.365) (65.830 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((63.625 185.165) (65.265 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((63.350 185.165) (65.830 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 185.165) (65.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 184.330) (65.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.855 185.165) (65.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((62.855 184.330) (65.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 28.365) (82.520 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 29.130) (82.920 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 28.365) (82.935 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 29.130) (82.920 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 28.365) (82.935 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 29.130) (82.920 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 45.965) (82.520 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 45.130) (82.920 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 45.965) (82.935 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 45.130) (82.935 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 45.965) (82.935 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 45.130) (82.935 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 63.565) (82.520 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 62.730) (82.920 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 63.565) (82.935 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 62.730) (82.935 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 63.565) (82.935 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 62.730) (82.935 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 149.965) (82.520 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 150.730) (82.920 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 149.965) (82.935 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 150.730) (82.920 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 149.965) (82.935 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 150.730) (82.920 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 167.565) (82.520 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 168.330) (82.920 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 167.565) (82.935 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 168.330) (82.920 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 167.565) (82.935 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 168.330) (82.920 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.880 185.165) (82.520 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((80.440 184.330) (82.920 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 185.165) (82.935 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 184.330) (82.935 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((80.455 185.165) (82.935 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((80.455 184.330) (82.935 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 28.365) (100.065 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 29.130) (100.460 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 28.365) (100.535 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 29.130) (100.460 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 28.365) (100.535 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 29.130) (100.460 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 45.965) (100.065 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 45.130) (100.460 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 45.965) (100.535 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 45.130) (100.535 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 45.965) (100.535 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 45.130) (100.535 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 63.565) (100.065 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 62.730) (100.460 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 63.565) (100.535 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 62.730) (100.535 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 63.565) (100.535 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 62.730) (100.535 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 149.965) (100.065 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 150.730) (100.460 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 149.965) (100.535 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 150.730) (100.460 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 149.965) (100.535 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 150.730) (100.460 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 167.565) (100.065 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 168.330) (100.460 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 167.565) (100.535 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 168.330) (100.460 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 167.565) (100.535 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 168.330) (100.460 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.425 185.165) (100.065 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((97.980 184.330) (100.460 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 185.165) (100.535 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 184.330) (100.535 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((98.055 185.165) (100.535 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((98.055 184.330) (100.535 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 28.365) (117.665 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 28.365) (118.020 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 28.365) (118.020 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 29.165) (117.910 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 45.965) (117.665 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 45.965) (117.910 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 45.965) (118.135 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 45.130) (118.135 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 45.965) (118.135 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 45.130) (118.135 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 63.565) (117.665 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 63.565) (117.910 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 63.565) (118.135 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 62.730) (118.135 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 63.565) (118.135 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 62.730) (118.135 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 149.965) (117.665 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 149.965) (118.020 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 149.965) (118.020 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 150.765) (117.910 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 167.565) (117.665 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 167.565) (118.020 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.540 167.565) (118.020 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 168.365) (117.910 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((116.025 185.165) (117.665 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((115.430 185.165) (117.910 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 185.165) (118.135 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 184.330) (118.135 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.655 185.165) (118.135 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((115.655 184.330) (118.135 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 28.365) (134.445 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 29.130) (134.835 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 29.130) (135.735 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 28.365) (135.735 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 29.130) (135.735 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 28.365) (135.735 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 29.130) (135.735 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 28.365) (135.735 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 45.965) (134.445 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 45.130) (134.835 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 45.965) (135.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 45.130) (135.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 45.965) (135.735 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 45.130) (135.735 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 63.565) (134.445 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 62.730) (134.835 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 63.565) (135.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 62.730) (135.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 63.565) (135.735 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 62.730) (135.735 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 149.965) (134.445 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 150.730) (134.835 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 150.730) (135.735 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 149.965) (135.735 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 150.730) (135.735 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 149.965) (135.735 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 150.730) (135.735 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 149.965) (135.735 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 167.565) (134.445 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 168.330) (134.835 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 168.330) (135.735 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 167.565) (135.735 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 168.330) (135.735 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 167.565) (135.735 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 168.330) (135.735 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 167.565) (135.735 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.645 185.165) (134.445 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((132.355 184.330) (134.835 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 185.165) (135.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 184.330) (135.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.255 185.165) (135.735 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((133.255 184.330) (135.735 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 28.365) (152.045 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 29.130) (152.480 31.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 29.130) (153.335 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 28.365) (153.335 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 29.130) (153.335 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 28.365) (153.335 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 29.130) (153.335 31.610)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 28.365) (153.335 30.845)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 45.965) (152.045 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 45.130) (152.480 47.610)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 45.965) (153.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 45.130) (153.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 45.965) (153.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 45.130) (153.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 63.565) (152.045 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 62.730) (152.480 65.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 63.565) (153.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 62.730) (153.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 63.565) (153.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 62.730) (153.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 149.965) (152.045 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 150.730) (152.480 153.210)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 150.730) (153.335 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 149.965) (153.335 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 150.730) (153.335 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 149.965) (153.335 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 150.730) (153.335 153.210)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 149.965) (153.335 152.445)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 167.565) (152.045 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 168.330) (152.480 170.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 168.330) (153.335 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 167.565) (153.335 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 168.330) (153.335 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 167.565) (153.335 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 168.330) (153.335 170.810)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 167.565) (153.335 170.045)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((151.245 185.165) (152.045 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((150.000 184.330) (152.480 186.810)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 185.165) (153.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 184.330) (153.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.855 185.165) (153.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((150.855 184.330) (153.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 28.365) (169.265 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 29.165) (169.990 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 28.565) (169.135 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 28.565) (169.820 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 28.565) (169.135 30.645)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 28.565) (169.820 30.645)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 45.965) (169.265 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 45.965) (169.990 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 45.965) (169.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 45.130) (169.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 45.965) (169.335 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 45.130) (169.335 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 63.565) (169.265 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 63.565) (169.990 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 63.565) (169.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 62.730) (169.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 63.565) (169.335 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 62.730) (169.335 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 149.965) (169.265 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 150.765) (169.990 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 150.165) (169.135 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 150.165) (169.820 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 150.165) (169.135 152.245)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 150.165) (169.820 152.245)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 167.565) (169.265 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 168.365) (169.990 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 167.765) (169.135 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 167.765) (169.820 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.055 167.765) (169.135 169.845)) (Net: VDD) (Layer: metal7 [23]) is blocked by ((167.740 167.765) (169.820 169.845)) (Net: VDD) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.625 185.165) (169.265 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((167.510 185.165) (169.990 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 185.165) (169.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 184.330) (169.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.855 185.165) (169.335 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((166.855 184.330) (169.335 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 28.365) (186.865 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 28.365) (187.140 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 28.365) (187.140 30.845)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 29.165) (187.350 30.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 45.965) (186.865 48.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 45.965) (187.350 47.605)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 45.965) (186.935 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 45.130) (186.935 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 45.965) (186.935 48.445)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 45.130) (186.935 47.610)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 63.565) (186.865 66.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 63.565) (187.350 65.205)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 63.565) (186.935 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 62.730) (186.935 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 63.565) (186.935 66.045)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 62.730) (186.935 65.210)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 149.965) (186.865 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 149.965) (187.140 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 149.965) (187.140 152.445)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 150.765) (187.350 152.405)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 167.565) (186.865 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 167.565) (187.140 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.660 167.565) (187.140 170.045)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 168.365) (187.350 170.005)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((185.225 185.165) (186.865 187.645)) (Net: VDD) (Layer: metal8 [25]) is blocked by ((184.870 185.165) (187.350 186.805)) (Net: VDD) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 185.165) (186.935 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 184.330) (186.935 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.455 185.165) (186.935 187.645)) (Net: VDD) (Layer: metal9 [27]) is blocked by ((184.455 184.330) (186.935 186.810)) (Net: VDD) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 32.495) (34.965 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 33.330) (35.085 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 32.695) (35.535 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 32.695) (34.885 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 32.695) (35.535 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 32.695) (34.885 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 50.095) (34.965 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 49.330) (35.085 51.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 50.095) (35.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 49.330) (35.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 50.095) (35.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 49.330) (35.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 67.695) (34.965 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 66.930) (35.085 69.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 67.695) (35.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 66.930) (35.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 67.695) (35.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 66.930) (35.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 84.510) (35.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 84.495) (34.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 84.510) (35.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 84.495) (34.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 84.510) (35.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 84.495) (34.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 102.110) (35.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 102.095) (34.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 102.110) (35.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 102.095) (34.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 102.110) (35.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 102.095) (34.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 119.710) (35.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 119.695) (34.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 119.710) (35.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 119.695) (34.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 119.710) (35.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 119.695) (34.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 137.310) (35.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 137.295) (34.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 137.310) (35.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 137.295) (34.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 137.310) (35.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.745 137.295) (34.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 154.095) (34.965 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 154.930) (35.085 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 154.295) (35.535 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 154.295) (34.885 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 154.295) (35.535 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 154.295) (34.885 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 171.695) (34.965 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 172.530) (35.085 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 171.895) (35.535 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 171.895) (34.885 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.455 171.895) (35.535 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((32.805 171.895) (34.885 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.325 189.295) (34.965 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((32.605 188.530) (35.085 191.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 189.295) (35.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 188.530) (35.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((33.255 189.295) (35.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((33.255 188.530) (35.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 32.495) (51.345 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 33.330) (52.600 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 33.330) (51.735 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 32.495) (51.735 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 33.330) (51.735 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 32.495) (51.735 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 33.330) (51.735 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 32.495) (51.735 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 50.095) (51.345 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 50.130) (52.600 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 50.095) (51.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 49.330) (51.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 50.095) (51.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 49.330) (51.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 67.695) (51.345 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 67.730) (52.600 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 67.695) (51.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 66.930) (51.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 67.695) (51.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 66.930) (51.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 84.510) (51.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 84.495) (51.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 84.510) (51.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 84.495) (51.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 84.510) (51.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 84.495) (51.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 102.110) (51.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 102.095) (51.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 102.110) (51.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 102.095) (51.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 102.110) (51.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 102.095) (51.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 119.710) (51.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 119.695) (51.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 119.710) (51.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 119.695) (51.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 119.710) (51.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 119.695) (51.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 137.310) (51.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 137.295) (51.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 137.310) (51.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 137.295) (51.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 137.310) (51.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((50.545 137.295) (51.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 154.095) (51.345 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 154.930) (52.600 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 154.930) (51.735 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 154.095) (51.735 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 154.930) (51.735 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 154.095) (51.735 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 154.930) (51.735 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 154.095) (51.735 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 171.695) (51.345 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 172.530) (52.600 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 172.530) (51.735 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 171.695) (51.735 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 172.530) (51.735 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 171.695) (51.735 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 172.530) (51.735 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 171.695) (51.735 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((50.545 189.295) (51.345 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((50.120 189.330) (52.600 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 189.295) (51.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 188.530) (51.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.255 189.295) (51.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((49.255 188.530) (51.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 32.495) (68.945 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 33.330) (69.960 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 32.695) (69.135 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 32.695) (69.965 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 32.695) (69.135 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 32.695) (69.965 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 50.095) (68.945 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 50.130) (69.960 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 50.095) (69.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 49.330) (69.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 50.095) (69.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 49.330) (69.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 67.695) (68.945 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 67.730) (69.960 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 67.695) (69.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 66.930) (69.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 67.695) (69.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 66.930) (69.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 84.510) (69.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 84.495) (68.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 84.510) (69.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 84.495) (68.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 84.510) (69.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 84.495) (68.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 102.110) (69.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 102.095) (68.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 102.110) (69.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 102.095) (68.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 102.110) (69.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 102.095) (68.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 119.710) (69.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 119.695) (68.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 119.710) (69.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 119.695) (68.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 119.710) (69.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 119.695) (68.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 137.310) (69.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 137.295) (68.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 137.310) (69.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 137.295) (68.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 137.310) (69.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((68.145 137.295) (68.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 154.095) (68.945 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 154.930) (69.960 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 154.295) (69.135 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 154.295) (69.965 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 154.295) (69.135 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 154.295) (69.965 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 171.695) (68.945 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 172.530) (69.960 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 171.895) (69.135 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 171.895) (69.965 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.055 171.895) (69.135 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((67.885 171.895) (69.965 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((68.145 189.295) (68.945 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((67.480 189.330) (69.960 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 189.295) (69.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 188.530) (69.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((66.855 189.295) (69.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((66.855 188.530) (69.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 32.495) (86.670 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 33.330) (87.105 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 32.495) (86.935 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 33.330) (87.105 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 32.495) (86.935 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 33.330) (87.105 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 50.095) (86.670 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 49.330) (87.105 51.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 50.095) (86.935 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 49.330) (86.935 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 50.095) (86.935 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 49.330) (86.935 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 67.695) (86.670 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 66.930) (87.105 69.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 67.695) (86.935 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 66.930) (86.935 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 67.695) (86.935 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 66.930) (86.935 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 84.510) (86.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 84.495) (86.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 84.510) (86.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 84.495) (86.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 84.510) (86.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 84.495) (86.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 102.110) (86.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 102.095) (86.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 102.110) (86.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 102.095) (86.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 102.110) (86.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 102.095) (86.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 119.710) (86.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 119.695) (86.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 119.710) (86.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 119.695) (86.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 119.710) (86.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 119.695) (86.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 137.310) (86.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 137.295) (86.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 137.310) (86.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 137.295) (86.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 137.310) (86.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((85.345 137.295) (86.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 154.095) (86.670 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 154.930) (87.105 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 154.095) (86.935 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 154.930) (87.105 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 154.095) (86.935 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 154.930) (87.105 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 171.695) (86.670 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 172.530) (87.105 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 171.695) (86.935 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 172.530) (87.105 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 171.695) (86.935 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 172.530) (87.105 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.030 189.295) (86.670 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((84.625 188.530) (87.105 191.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 189.295) (86.935 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 188.530) (86.935 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.455 189.295) (86.935 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((84.455 188.530) (86.935 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 32.495) (104.165 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 33.330) (104.645 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 32.495) (104.535 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 33.330) (104.645 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 32.495) (104.535 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 33.330) (104.645 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 50.095) (104.165 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 49.330) (104.645 51.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 50.095) (104.535 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 49.330) (104.535 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 50.095) (104.535 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 49.330) (104.535 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 67.695) (104.165 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 66.930) (104.645 69.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 67.695) (104.535 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 66.930) (104.535 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 67.695) (104.535 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 66.930) (104.535 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 84.510) (104.535 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 84.495) (103.745 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 84.510) (104.535 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 84.495) (103.745 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 84.510) (104.535 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 84.495) (103.745 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 102.110) (104.535 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 102.095) (103.745 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 102.110) (104.535 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 102.095) (103.745 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 102.110) (104.535 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 102.095) (103.745 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 119.710) (104.535 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 119.695) (103.745 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 119.710) (104.535 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 119.695) (103.745 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 119.710) (104.535 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 119.695) (103.745 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 137.310) (104.535 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 137.295) (103.745 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 137.310) (104.535 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 137.295) (103.745 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 137.310) (104.535 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.945 137.295) (103.745 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 154.095) (104.165 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 154.930) (104.645 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 154.095) (104.535 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 154.930) (104.645 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 154.095) (104.535 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 154.930) (104.645 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 171.695) (104.165 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 172.530) (104.645 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 171.695) (104.535 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 172.530) (104.645 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 171.695) (104.535 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 172.530) (104.645 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.525 189.295) (104.165 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((102.165 188.530) (104.645 191.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 189.295) (104.535 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 188.530) (104.535 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.055 189.295) (104.535 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((102.055 188.530) (104.535 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 32.495) (121.765 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 33.330) (122.040 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 32.495) (122.085 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 33.330) (122.040 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 32.495) (122.085 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 33.330) (122.040 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 50.095) (121.765 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 50.130) (122.040 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 50.095) (122.135 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 49.330) (122.135 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 50.095) (122.135 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 49.330) (122.135 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 67.695) (121.765 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 67.730) (122.040 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 67.695) (122.135 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 66.930) (122.135 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 67.695) (122.135 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 66.930) (122.135 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 84.510) (122.135 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 84.495) (121.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 84.510) (122.135 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 84.495) (121.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 84.510) (122.135 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 84.495) (121.345 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 102.110) (122.135 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 102.095) (121.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 102.110) (122.135 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 102.095) (121.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 102.110) (122.135 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 102.095) (121.345 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 119.710) (122.135 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 119.695) (121.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 119.710) (122.135 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 119.695) (121.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 119.710) (122.135 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 119.695) (121.345 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 137.310) (122.135 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 137.295) (121.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 137.310) (122.135 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 137.295) (121.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 137.310) (122.135 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((120.545 137.295) (121.345 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 154.095) (121.765 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 154.930) (122.040 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 154.095) (122.085 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 154.930) (122.040 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 154.095) (122.085 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 154.930) (122.040 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 171.695) (121.765 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 172.530) (122.040 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 171.695) (122.085 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 172.530) (122.040 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.605 171.695) (122.085 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 172.530) (122.040 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((120.125 189.295) (121.765 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((119.560 189.330) (122.040 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 189.295) (122.135 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 188.530) (122.135 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.655 189.295) (122.135 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((119.655 188.530) (122.135 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 32.495) (138.965 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 33.330) (139.125 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 32.695) (139.535 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 32.695) (138.925 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 32.695) (139.535 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 32.695) (138.925 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 50.095) (138.965 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 49.330) (139.125 51.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 50.095) (139.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 49.330) (139.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 50.095) (139.735 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 49.330) (139.735 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 67.695) (138.965 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 66.930) (139.125 69.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 67.695) (139.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 66.930) (139.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 67.695) (139.735 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 66.930) (139.735 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 84.510) (139.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 84.495) (138.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 84.510) (139.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 84.495) (138.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 84.510) (139.735 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 84.495) (138.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 102.110) (139.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 102.095) (138.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 102.110) (139.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 102.095) (138.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 102.110) (139.735 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 102.095) (138.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 119.710) (139.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 119.695) (138.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 119.710) (139.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 119.695) (138.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 119.710) (139.735 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 119.695) (138.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 137.310) (139.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 137.295) (138.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 137.310) (139.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 137.295) (138.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 137.310) (139.735 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.745 137.295) (138.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 154.095) (138.965 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 154.930) (139.125 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 154.295) (139.535 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 154.295) (138.925 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 154.295) (139.535 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 154.295) (138.925 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 171.695) (138.965 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 172.530) (139.125 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 171.895) (139.535 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 171.895) (138.925 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.455 171.895) (139.535 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((136.845 171.895) (138.925 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.325 189.295) (138.965 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((136.645 188.530) (139.125 191.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 189.295) (139.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 188.530) (139.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.255 189.295) (139.735 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((137.255 188.530) (139.735 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 32.495) (156.565 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 33.330) (156.665 35.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 32.695) (157.135 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 32.695) (156.465 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 32.695) (157.135 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 32.695) (156.465 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 50.095) (156.565 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 49.330) (156.665 51.810)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 50.095) (157.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 49.330) (157.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 50.095) (157.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 49.330) (157.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 67.695) (156.565 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 66.930) (156.665 69.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 67.695) (157.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 66.930) (157.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 67.695) (157.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 66.930) (157.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 84.510) (157.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 84.495) (156.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 84.510) (157.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 84.495) (156.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 84.510) (157.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 84.495) (156.145 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 102.110) (157.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 102.095) (156.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 102.110) (157.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 102.095) (156.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 102.110) (157.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 102.095) (156.145 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 119.710) (157.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 119.695) (156.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 119.710) (157.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 119.695) (156.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 119.710) (157.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 119.695) (156.145 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 137.310) (157.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 137.295) (156.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 137.310) (157.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 137.295) (156.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 137.310) (157.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((155.345 137.295) (156.145 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 154.095) (156.565 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 154.930) (156.665 157.410)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 154.295) (157.135 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 154.295) (156.465 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 154.295) (157.135 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 154.295) (156.465 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 171.695) (156.565 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 172.530) (156.665 175.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 171.895) (157.135 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 171.895) (156.465 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.055 171.895) (157.135 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((154.385 171.895) (156.465 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.925 189.295) (156.565 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((154.185 188.530) (156.665 191.010)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 189.295) (157.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 188.530) (157.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.855 189.295) (157.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((154.855 188.530) (157.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 32.495) (172.945 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 33.330) (174.120 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 33.330) (173.335 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 32.495) (173.335 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 33.330) (173.335 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 32.495) (173.335 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 33.330) (173.335 35.810)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 32.495) (173.335 34.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 50.095) (172.945 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 50.130) (174.120 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 50.095) (173.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 49.330) (173.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 50.095) (173.335 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 49.330) (173.335 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 67.695) (172.945 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 67.730) (174.120 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 67.695) (173.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 66.930) (173.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 67.695) (173.335 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 66.930) (173.335 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 84.510) (173.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 84.495) (172.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 84.510) (173.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 84.495) (172.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 84.510) (173.335 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 84.495) (172.945 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 102.110) (173.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 102.095) (172.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 102.110) (173.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 102.095) (172.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 102.110) (173.335 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 102.095) (172.945 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 119.710) (173.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 119.695) (172.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 119.710) (173.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 119.695) (172.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 119.710) (173.335 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 119.695) (172.945 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 137.310) (173.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 137.295) (172.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 137.310) (173.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 137.295) (172.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 137.310) (173.335 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((172.145 137.295) (172.945 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 154.095) (172.945 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 154.930) (174.120 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 154.930) (173.335 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 154.095) (173.335 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 154.930) (173.335 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 154.095) (173.335 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 154.930) (173.335 157.410)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 154.095) (173.335 156.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 171.695) (172.945 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 172.530) (174.120 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 172.530) (173.335 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 171.695) (173.335 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 172.530) (173.335 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 171.695) (173.335 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 172.530) (173.335 175.010)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 171.695) (173.335 174.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.145 189.295) (172.945 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((171.640 189.330) (174.120 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 189.295) (173.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 188.530) (173.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.855 189.295) (173.335 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((170.855 188.530) (173.335 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 32.495) (190.545 34.975)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 33.330) (191.480 34.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 32.695) (190.735 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 32.695) (191.545 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 32.695) (190.735 34.775)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 32.695) (191.545 34.775)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 50.095) (190.545 52.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 50.130) (191.480 51.770)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 50.095) (190.935 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 49.330) (190.935 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 50.095) (190.935 52.575)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 49.330) (190.935 51.810)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 67.695) (190.545 70.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 67.730) (191.480 69.370)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 67.695) (190.935 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 66.930) (190.935 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 67.695) (190.935 70.175)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 66.930) (190.935 69.410)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 84.510) (190.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 84.495) (190.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 84.510) (190.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 84.495) (190.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 84.510) (190.935 86.990)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 84.495) (190.545 86.975)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 102.110) (190.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 102.095) (190.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 102.110) (190.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 102.095) (190.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 102.110) (190.935 104.590)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 102.095) (190.545 104.575)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 119.710) (190.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 119.695) (190.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 119.710) (190.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 119.695) (190.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 119.710) (190.935 122.190)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 119.695) (190.545 122.175)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 137.310) (190.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 137.295) (190.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 137.310) (190.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 137.295) (190.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 137.310) (190.935 139.790)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((189.745 137.295) (190.545 139.775)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 154.095) (190.545 156.575)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 154.930) (191.480 156.570)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 154.295) (190.735 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 154.295) (191.545 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 154.295) (190.735 156.375)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 154.295) (191.545 156.375)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 171.695) (190.545 174.175)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 172.530) (191.480 174.170)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 171.895) (190.735 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 171.895) (191.545 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.655 171.895) (190.735 173.975)) (Net: VSS) (Layer: metal7 [23]) is blocked by ((189.465 171.895) (191.545 173.975)) (Net: VSS) (Layer: metal7 [23]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.745 189.295) (190.545 191.775)) (Net: VSS) (Layer: metal8 [25]) is blocked by ((189.000 189.330) (191.480 190.970)) (Net: VSS) (Layer: metal8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 189.295) (190.935 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 188.530) (190.935 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Warning: wire dropped because obstruction, ((188.455 189.295) (190.935 191.775)) (Net: VSS) (Layer: metal9 [27]) is blocked by ((188.455 188.530) (190.935 191.010)) (Net: VSS) (Layer: metal9 [27]). (PGRT-030)
Done with committing power plan!
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SystemTop_3_power. (UIG-5)
1
source ./scripts/04_placement.tcl
Information: linking reference library : /home/IC/Desktop/FinalProject/std_cells/NanGate/NangateOpenCellLibraryMW. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'SystemTop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (57 designs)              SystemTopEstimateArea.CEL, etc
  NangateOpenCellLibrary_slow (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_slow.db
  NangateOpenCellLibrary_fast (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_fast.db
  NangateOpenCellLibrary_typ (library) /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_typical.db

# GUI Debug: Building dc from empty. -- Time: 174ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 218 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 218 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 218 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_dont_touch_nets CPU:          0 s (  0.00 hr) MEM 218 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_place_opt CPU:          0 s (  0.00 hr) MEM 218 Mb
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 218 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 218 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 218 Mb
check bounds...
CPD_Runtime: check_bound_utilization CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: check_bounds CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: cpd_check_bounds_overlap CPU:          0 s (  0.00 hr) MEM 218 Mb
check voltage area...
CPD_Runtime: check_va_utilization CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: placement_check CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: report_fp_placement CPU:          0 s (  0.00 hr) MEM 218 Mb
CPD_Runtime: ::check_physical_constraints CPU:          0 s (  0.00 hr) MEM 218 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : SystemTop
Version: L-2016.03-SP1
Date   : Thu Dec 26 20:43:28 2024
**************************************************
Total messages: 1 errors, 13 warnings

---------------------------------------
Error Summary for check_physical_design
---------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-1072	1		Initial  placement includes scan chains but no ...
  ---------------------------------------------------------------------------

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  TLUP-004	1		layer mis-match between TF and ITF (minWidth)
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  MW-349	1		Cell contains tie connections which are not con...
  PSYN-260	6		Resistance of layer %s varies more than the spe...
  PSYN-261	5		Capacitance of layer %s varies more than the sp...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2024Dec26204327_14818/index.html

  Loading design 'SystemTop'


 Physical Library: /home/IC/Desktop/FinalProject/pnr/System_lib

 Routing layer : metal1    width: 140    pitch: 280   space: 130

 Routing Layer : metal1 Resistance : 0.00038 Capacitance : 0.000859

 Routing layer : metal2    width: 140    pitch: 380   space: 140

 Routing Layer : metal2 Resistance : 0.00025 Capacitance : 0.00076

 Routing layer : metal3    width: 140    pitch: 280   space: 140

 Routing Layer : metal3 Resistance : 0.00025 Capacitance : 0.000747

 Routing layer : metal4    width: 280    pitch: 560   space: 280

 Routing Layer : metal4 Resistance : 0.00021 Capacitance : 0.000462

 Routing layer : metal5    width: 280    pitch: 560   space: 280

 Routing Layer : metal5 Resistance : 0.00021 Capacitance : 4.8e-05

 Routing layer : metal6    width: 280    pitch: 560   space: 280

 Routing Layer : metal6 Resistance : 0.00021 Capacitance : 0.000351

 Routing layer : metal7    width: 800    pitch: 1600   space: 800

 Routing Layer : metal7 Resistance : 7.5e-05 Capacitance : 0.000171

 Routing layer : metal8    width: 800    pitch: 1600   space: 800

 Routing Layer : metal8 Resistance : 7.5e-05 Capacitance : 0.000125

 Routing layer : metal9    width: 1600    pitch: 3200   space: 1600

 Routing Layer : metal9 Resistance : 3e-05 Capacitance : 8.1e-05

 Routing layer : metal10    width: 1600    pitch: 3200   space: 1600

 Routing Layer : metal10 Resistance : 3e-05 Capacitance : 6.1e-05

Warning: Resistance of layer metal1 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal1 varies more than the specified factor (5.00) from layer metal5. (PSYN-261)
Warning: Resistance of layer metal2 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal2 varies more than the specified factor (5.00) from layer metal5. (PSYN-261)
Warning: Resistance of layer metal3 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal3 varies more than the specified factor (5.00) from layer metal5. (PSYN-261)
Warning: Resistance of layer metal4 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal4 varies more than the specified factor (5.00) from layer metal5. (PSYN-261)
Warning: Resistance of layer metal5 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Resistance of layer metal6 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal6 varies more than the specified factor (5.00) from layer metal5. (PSYN-261)

 Physical Library: /home/IC/Desktop/FinalProject/std_cells/NanGate/NangateOpenCellLibraryMW


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 4.750 um (e.g. 25 sites)

There are no narrow placement areas less than 25 sites
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Error: Initial placement includes scan chains but no scan DEF information. Aborting. Issue "man PSYN-1072" for information on avoiding this. (PSYN-1072)

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Error: Initial placement includes scan chains but no scan DEF information. Aborting. Issue "man PSYN-1072" for information on avoiding this. (PSYN-1072)
...33%...67%...100% done.
Memory usage for placement task 27 Mbytes -- main task 225 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: There are 273 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 61

 Processing Buffer Trees ... 

Warning: New port 'DataSyncToTX/SyncBit2/IN0' is generated to sub_module 'DataSyncToTX/SyncBit2' as an additional of original port 'DataSyncToTX/SyncBit2/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN0' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit3/IN0' is generated to sub_module 'DataSyncToTX/SyncBit3' as an additional of original port 'DataSyncToTX/SyncBit3/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN1' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit4/IN0' is generated to sub_module 'DataSyncToTX/SyncBit4' as an additional of original port 'DataSyncToTX/SyncBit4/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN2' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'UART_TOP/UART_TX_Top/IN0' is generated to sub_module 'UART_TOP/UART_TX_Top' as an additional of original port 'UART_TOP/UART_TX_Top/DataValid'. (PSYN-850)
Warning: New port 'UART_TOP/IN0' is generated to sub_module 'UART_TOP' as an additional of original port 'UART_TOP/TX_D_VLD'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit6/IN0' is generated to sub_module 'DataSyncToTX/SyncBit6' as an additional of original port 'DataSyncToTX/SyncBit6/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN3' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit5/IN0' is generated to sub_module 'DataSyncToTX/SyncBit5' as an additional of original port 'DataSyncToTX/SyncBit5/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN4' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'UART_TOP/UART_TX_Top/IN1' is generated to sub_module 'UART_TOP/UART_TX_Top' as an additional of original port 'UART_TOP/UART_TX_Top/DataValid'. (PSYN-850)
Warning: New port 'UART_TOP/IN1' is generated to sub_module 'UART_TOP' as an additional of original port 'UART_TOP/TX_D_VLD'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit7/IN0' is generated to sub_module 'DataSyncToTX/SyncBit7' as an additional of original port 'DataSyncToTX/SyncBit7/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN5' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit1/IN0' is generated to sub_module 'DataSyncToTX/SyncBit1' as an additional of original port 'DataSyncToTX/SyncBit1/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN6' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit0/IN0' is generated to sub_module 'DataSyncToTX/SyncBit0' as an additional of original port 'DataSyncToTX/SyncBit0/EN'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN7' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/EN'. (PSYN-850)
    [7]  10% ...
    [14]  20% ...
    [21]  30% ...
    [28]  40% ...
    [35]  50% ...
Warning: New port 'RegisterFileTop/IN0' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/RST'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN1' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/RST'. (PSYN-850)
Warning: New port 'SystemControlTop/IN0' is generated to sub_module 'SystemControlTop' as an additional of original port 'SystemControlTop/RST'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit7/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit7' as an additional of original port 'DataSyncToSysCtrl/SyncBit7/RST'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit4/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit4' as an additional of original port 'DataSyncToSysCtrl/SyncBit4/RST'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN2' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/RST'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN0' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/DestRST'. (PSYN-850)
    [42]  60% ...
Warning: New port 'SystemControlTop/CTRL_RX_TOP/IN0' is generated to sub_module 'SystemControlTop/CTRL_RX_TOP' as an additional of original port 'SystemControlTop/CTRL_RX_TOP/RX_D_VLD'. (PSYN-850)
Warning: New port 'SystemControlTop/IN1' is generated to sub_module 'SystemControlTop' as an additional of original port 'SystemControlTop/RX_D_VLD'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit0/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit0' as an additional of original port 'DataSyncToSysCtrl/SyncBit0/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN1' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit5/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit5' as an additional of original port 'DataSyncToSysCtrl/SyncBit5/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN2' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit6/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit6' as an additional of original port 'DataSyncToSysCtrl/SyncBit6/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN3' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit7/IN1' is generated to sub_module 'DataSyncToSysCtrl/SyncBit7' as an additional of original port 'DataSyncToSysCtrl/SyncBit7/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN4' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit1/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit1' as an additional of original port 'DataSyncToSysCtrl/SyncBit1/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN5' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit4/IN1' is generated to sub_module 'DataSyncToSysCtrl/SyncBit4' as an additional of original port 'DataSyncToSysCtrl/SyncBit4/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN6' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit2/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit2' as an additional of original port 'DataSyncToSysCtrl/SyncBit2/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN7' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/SyncBit3/IN0' is generated to sub_module 'DataSyncToSysCtrl/SyncBit3' as an additional of original port 'DataSyncToSysCtrl/SyncBit3/EN'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN8' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/EN'. (PSYN-850)
Warning: New port 'ALUTop/sub_28/IN0' is generated to sub_module 'ALUTop/sub_28' as an additional of original port 'ALUTop/sub_28/A[0]'. (PSYN-850)
    [49]  70% ...
Warning: New port 'ALUTop/sub_28/IN1' is generated to sub_module 'ALUTop/sub_28' as an additional of original port 'ALUTop/sub_28/B[0]'. (PSYN-850)
Warning: New port 'ALUTop/div_36/IN0' is generated to sub_module 'ALUTop/div_36' as an additional of original port 'ALUTop/div_36/b[0]'. (PSYN-850)
    [56]  80% ...
Warning: New port 'ALUTop/div_36/IN1' is generated to sub_module 'ALUTop/div_36' as an additional of original port 'ALUTop/div_36/b[6]'. (PSYN-850)
Warning: New port 'ALUTop/div_36/IN2' is generated to sub_module 'ALUTop/div_36' as an additional of original port 'ALUTop/div_36/b[7]'. (PSYN-850)
Warning: New port 'REF_SCAN_MUX/IN2' is generated to sub_module 'REF_SCAN_MUX' as an additional of original port 'REF_SCAN_MUX/SEL'. (PSYN-850)
Warning: New port 'UART_RST_SCAN_MUX/IN2' is generated to sub_module 'UART_RST_SCAN_MUX' as an additional of original port 'UART_RST_SCAN_MUX/SEL'. (PSYN-850)
Warning: New port 'TX_SCAN_MUX/IN2' is generated to sub_module 'TX_SCAN_MUX' as an additional of original port 'TX_SCAN_MUX/SEL'. (PSYN-850)
Warning: New port 'RST_MUX/IN2' is generated to sub_module 'RST_MUX' as an additional of original port 'RST_MUX/SEL'. (PSYN-850)
Warning: New port 'REF_RST_SCAN_MUX/IN2' is generated to sub_module 'REF_RST_SCAN_MUX' as an additional of original port 'REF_RST_SCAN_MUX/SEL'. (PSYN-850)
Warning: New port 'UART_SCAN_MUX/IN2' is generated to sub_module 'UART_SCAN_MUX' as an additional of original port 'UART_SCAN_MUX/SEL'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN4' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/test_se'. (PSYN-850)
Warning: New port 'SystemControlTop/CTRL_RX_TOP/IN1' is generated to sub_module 'SystemControlTop/CTRL_RX_TOP' as an additional of original port 'SystemControlTop/CTRL_RX_TOP/test_se'. (PSYN-850)
Warning: New port 'SystemControlTop/IN2' is generated to sub_module 'SystemControlTop' as an additional of original port 'SystemControlTop/test_se'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN5' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/test_se'. (PSYN-850)
Warning: New port 'DataSyncToTX/SyncBit0/IN1' is generated to sub_module 'DataSyncToTX/SyncBit0' as an additional of original port 'DataSyncToTX/SyncBit0/test_se'. (PSYN-850)
Warning: New port 'DataSyncToTX/IN8' is generated to sub_module 'DataSyncToTX' as an additional of original port 'DataSyncToTX/test_se'. (PSYN-850)
Warning: New port 'SystemControlTop/IN3' is generated to sub_module 'SystemControlTop' as an additional of original port 'SystemControlTop/test_se'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN6' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/UART_RX_TOP/IN0' is generated to sub_module 'UART_TOP/UART_RX_TOP' as an additional of original port 'UART_TOP/UART_RX_TOP/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/IN2' is generated to sub_module 'UART_TOP' as an additional of original port 'UART_TOP/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/UART_RX_TOP/CounterTop/IN0' is generated to sub_module 'UART_TOP/UART_RX_TOP/CounterTop' as an additional of original port 'UART_TOP/UART_RX_TOP/CounterTop/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/UART_RX_TOP/IN1' is generated to sub_module 'UART_TOP/UART_RX_TOP' as an additional of original port 'UART_TOP/UART_RX_TOP/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/IN3' is generated to sub_module 'UART_TOP' as an additional of original port 'UART_TOP/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/UART_RX_TOP/IN2' is generated to sub_module 'UART_TOP/UART_RX_TOP' as an additional of original port 'UART_TOP/UART_RX_TOP/test_se'. (PSYN-850)
Warning: New port 'UART_TOP/IN4' is generated to sub_module 'UART_TOP' as an additional of original port 'UART_TOP/test_se'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN9' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/test_se'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN10' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/test_se'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN11' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/test_se'. (PSYN-850)
Warning: New port 'DataSyncToSysCtrl/IN12' is generated to sub_module 'DataSyncToSysCtrl' as an additional of original port 'DataSyncToSysCtrl/test_se'. (PSYN-850)
Warning: New port 'RegisterFileTop/IN7' is generated to sub_module 'RegisterFileTop' as an additional of original port 'RegisterFileTop/test_se'. (PSYN-850)
    [61] 100% Done ...


Information: Automatic high-fanout synthesis deletes 149 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 73 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Not appropriate to run layer optimization.
  ------------------------------------------





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3406.4
  Total fixed cell area: 0.0
  Total physical cell area: 3406.4
  Core area: (20000 20000 420140 420400)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3406.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          
    0:00:04    3406.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3406.4
  Total fixed cell area: 0.0
  Total physical cell area: 3406.4
  Core area: (20000 20000 420140 420400)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Error: Placement includes scan chains but no scan DEF information. Aborting. Issue "man PSYN-1096" for information on avoiding this. (PSYN-1096)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
60%...80%...100% done.
Memory usage for placement task 36 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:34 2024
****************************************
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        12806    sites, (non-fixed:12806  fixed:0)
                      1424     cells, (non-fixed:1424   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:34 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1424 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:34 2024
****************************************

avg cell displacement:    0.403 um ( 0.29 row height)
max cell displacement:    1.099 um ( 0.79 row height)
std deviation:            0.203 um ( 0.14 row height)
number of cell moved:      1424 cells (out of 1424 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3406.4
  Total fixed cell area: 0.0
  Total physical cell area: 3406.4
  Core area: (20000 20000 420140 420400)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        12806    sites, (non-fixed:12806  fixed:0)
                      1424     cells, (non-fixed:1424   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3406.4
  Total fixed cell area: 0.0
  Total physical cell area: 3406.4
  Core area: (20000 20000 420140 420400)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
    0:00:07    3406.4      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.50%  (12806/(150579-0))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        12806    sites, (non-fixed:12806  fixed:0)
                      1424     cells, (non-fixed:1424   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:35 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3406.4
  Total fixed cell area: 0.0
  Total physical cell area: 3406.4
  Core area: (20000 20000 420140 420400)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2800), object's width and height(440140,440400). (PSYN-523)
Warning: Die area is not integer multiples of min site width (380), object's width and height(440140,440400). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 12, MEM: 245022720


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:         12.35
  Critical Path Slack:           7.40
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.42
  Critical Path Slack:          38.33
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.18
  Critical Path Slack:          18.56
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.36
  Critical Path Slack:          18.38
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.18
  Critical Path Slack:          18.56
  Critical Path Clk Period:   8320.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.86
  Critical Path Slack:          39.04
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        2079.42
  Critical Path Clk Period:   2080.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        4159.42
  Critical Path Clk Period:   4160.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.36
  Critical Path Slack:          18.38
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:       1047
  Leaf Cell Count:               1424
  Buf/Inv Cell Count:             232
  Buf Cell Count:                  15
  Inv Cell Count:                 217
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1147
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         1585.09
  Noncombinational Area:      1821.30
  Buf/Inv Area:                177.16
  Total Buffer Area:            37.77
  Total Inverter Area:         139.38
  Macro/Black Box Area:          0.00
  Net Area:                      0.00
  Net XLength        :       31085.58
  Net YLength        :       26916.06
  -----------------------------------
  Cell Area:                  3406.40
  Design Area:                3406.40
  Net Length        :        58001.64


  Design Rules
  -----------------------------------
  Total Number of Nets:          1810
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.28
  -----------------------------------------
  Overall Compile Time:                0.32
  Overall Compile Wall Clock Time:     0.34



Information: Updating database...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SystemTop_4_placement. (UIG-5)
1
source ./scripts/05_cts.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Setting global CTS options...
Setting global CTS options...
Information: creating wire rule 'SystemCTRules'...
Setting global CTS options...
Setting global CTS options...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.2e-06 5.2e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.18 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.3e-06 3.3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 10.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 5.0, utilization 0.34
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
Information: Replaced the library cell of REF_SCAN_MUX/U3 from INV_X2 to INV_X32. (CTS-152)
Information: Replaced the library cell of REF_SCAN_MUX/U1 from AOI22_X1 to AOI22_X4. (CTS-152)
Information: Replaced the library cell of TX_SCAN_MUX/U1 from INV_X1 to INV_X32. (CTS-152)
Information: Replaced the library cell of TX_SCAN_MUX/U2 from AOI22_X1 to AOI22_X4. (CTS-152)
Information: Replaced the library cell of UART_SCAN_MUX/U3 from INV_X2 to INV_X32. (CTS-152)
Information: Replaced the library cell of UART_SCAN_MUX/U1 from AOI22_X1 to AOI22_X4. (CTS-152)
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
Warning: Ignore net REF_CLK since it has no synchronous pins. (CTS-231)
Warning: Ignore net UART_CLK since it has no synchronous pins. (CTS-231)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin REF_SCAN_MUX/U1/ZN. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin TX_SCAN_MUX/U2/ZN. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin UART_SCAN_MUX/U1/ZN. (CTS-209)
Warning: Ignore net ClockDividerTopSys8/i_ref_clk_2 since it has no synchronous pins. (CTS-231)
Warning: Ignore net ClockDividerTopSys8/i_ref_clk_4 since it has no synchronous pins. (CTS-231)
Warning: Ignore net TX_CLK since it has no synchronous pins. (CTS-231)
Warning: Net REF_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net REF_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net UART_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net UART_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net TX_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net TX_CLK_MUX has been marked as synthesized. (CTS-232)

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTS: BA: Net 'SCAN_CLK'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.118596
CTS: BA: Max skew at toplevel pins = 0.003390

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]     GUI = worst[0.100 0.100]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.100 0.100]     GUI = worst[0.100 0.100]     SDC = undefined/ignored
CTS:   max capacitance  = worst[50.000 50.000]     GUI = worst[50.000 50.000]     SDC = undefined/ignored
CTS:   max fanout       = 10                     GUI = 10                     SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.300]
CTS:   insertion delay  = worst[0.100]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net SCAN_CLK
CTS:  clock gate levels = 4
CTS:    clock sink pins = 275
CTS:    level  4: gates = 3
CTS:    level  3: gates = 3
CTS:    level  2: gates = 3
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net SCAN_CLK:
CTS:   CLKBUF_X3
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS: Buffer/Inverter list for DelayInsertion for clock net SCAN_CLK:
CTS:   CLKBUF_X3
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
Information: Removing clock transition on clock scan_clk ... (CTS-103)
Information: Removing clock transition on clock scan_clk ... (CTS-103)
Information: Removing clock transition on clock scan_clk ... (CTS-103)
Information: Removing clock transition on clock scan_ref_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock scan_ref_clk_mux ... (CTS-289)
Information: Removing clock transition on clock ref_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock ref_clk_mux ... (CTS-289)
Information: Removing clock transition on clock scan_clk ... (CTS-103)
Information: Removing clock transition on clock scan_tx_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock scan_tx_clk_mux ... (CTS-289)
Information: Removing clock transition on clock tx_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock tx_clk_mux ... (CTS-289)
Information: Removing clock transition on clock scan_clk ... (CTS-103)
Information: Removing clock transition on clock scan_uart_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock scan_uart_clk_mux ... (CTS-289)
Information: Removing clock transition on clock uart_clk_mux ... (CTS-103)
Information: Removing clock source latency on clock uart_clk_mux ... (CTS-289)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = UART_CLK_MUX
CTS:        driving pin = UART_SCAN_MUX/OUT
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.038]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044182
Warning: CTS max_fanout contraint 10 is low for clustering; recommend removing it

CTS: gate level 3 clock tree synthesis
CTS:          clock net = UART_SCAN_MUX/OUT
CTS:        driving pin = UART_SCAN_MUX/U3/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.075]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = UART_SCAN_MUX/n4
CTS:        driving pin = UART_SCAN_MUX/U1/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.150]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = TX_CLK_MUX
CTS:        driving pin = TX_SCAN_MUX/OUT
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.038]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = TX_SCAN_MUX/OUT
CTS:        driving pin = TX_SCAN_MUX/U1/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.075]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = TX_SCAN_MUX/n4
CTS:        driving pin = TX_SCAN_MUX/U2/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.150]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = REF_CLK_MUX
CTS:        driving pin = REF_SCAN_MUX/OUT
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.038]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = REF_SCAN_MUX/OUT
CTS:        driving pin = REF_SCAN_MUX/U3/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.075]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = REF_SCAN_MUX/n3
CTS:        driving pin = REF_SCAN_MUX/U1/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.150]
CTS:   levels per net   = 400

CTS: gate level 1 clock tree synthesis
CTS:          clock net = SCAN_CLK
CTS:        driving pin = SCAN_CLK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.300]
CTS:   insertion delay  = worst[0.100]
CTS:   levels per net   = 400
CTS:   current delay  =
CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.1,0.1]
CTS:     maximum capacitance = 50
CTS:     maximum fanout = 10
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at UART_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.141 0.076] worst[0.141 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at UART_SCAN_MUX/U3/A
CTS:   transition delay = worst[0.141 0.076] worst[0.141 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at TX_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at TX_SCAN_MUX/U1/A
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at REF_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at REF_SCAN_MUX/U3/A
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 6 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      10 gated clock nets synthesized
CTS:       7 buffer trees inserted
CTS:      60 buffers used (total size = 63.308)
CTS:      70 clock nets total capacitance = worst[876.350 876.350]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net SCAN_CLK
CTS:      10 gated clock nets synthesized
CTS:       7 buffer trees inserted
CTS:      60 buffers used (total size = 63.308)
CTS:      70 clock nets total capacitance = worst[876.350 876.350]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on IC
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.1,0.1]
CTS:     maximum capacitance = 50
CTS:     maximum fanout = 10
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at UART_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.141 0.076] worst[0.141 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at UART_SCAN_MUX/U3/A
CTS:   transition delay = worst[0.141 0.076] worst[0.141 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at TX_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at TX_SCAN_MUX/U1/A
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at REF_SCAN_MUX/CLKBUF_X3_G2B1I1/Z
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS: transition delay violation at REF_SCAN_MUX/U3/A
CTS:   transition delay = worst[0.142 0.076] worst[0.142 0.076]
CTS:   constraint = worst[0.100 0.100]
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 6 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
Warning: Ignore net REF_CLK since it has no synchronous pins. (CTS-231)
Warning: Ignore net UART_CLK since it has no synchronous pins. (CTS-231)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin REF_SCAN_MUX/U1/ZN. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin TX_SCAN_MUX/U2/ZN. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin UART_SCAN_MUX/U1/ZN. (CTS-209)
Warning: Ignore net ClockDividerTopSys8/i_ref_clk_2 since it has no synchronous pins. (CTS-231)
Warning: Ignore net ClockDividerTopSys8/i_ref_clk_4 since it has no synchronous pins. (CTS-231)
Warning: Ignore net TX_CLK since it has no synchronous pins. (CTS-231)
Warning: Net REF_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net REF_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net UART_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net UART_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net TX_CLK_MUX has been marked as synthesized. (CTS-232)
Warning: Net TX_CLK_MUX has been marked as synthesized. (CTS-232)

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTS: BA: Net 'ClockDividerTopSys8/i_ref_clk_2'
CTS: BA: Root net includes 0 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain scan_tx_clk_mux
CTS: Prepare sources for clock domain tx_clk_mux
CTS: Prepare sources for clock domain scan_uart_clk_mux
CTS: Prepare sources for clock domain uart_clk_mux
CTS: Prepare sources for clock domain scan_ref_clk_mux
CTS: Prepare sources for clock domain ref_clk_mux
CTS: Prepare sources for clock domain tx_clk
CTS: Prepare sources for clock domain uart_clk_4
CTS: Prepare sources for clock domain uart_clk_2
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
Information: Removing clock transition on clock ref_clk ... (CTS-103)
Information: Removing clock transition on clock uart_clk ... (CTS-103)
Information: Removing clock transition on clock uart_clk_2 ... (CTS-103)
Information: Removing clock source latency on clock uart_clk_2 ... (CTS-289)
Information: Removing clock transition on clock uart_clk_4 ... (CTS-103)
Information: Removing clock source latency on clock uart_clk_4 ... (CTS-289)
Information: Removing clock transition on clock tx_clk ... (CTS-103)
Information: Removing clock source latency on clock tx_clk ... (CTS-289)
Information: Removing clock transition on clock uart_clk_4 ... (CTS-103)
Information: Removing clock source latency on clock uart_clk_4 ... (CTS-289)
Information: Removing clock transition on clock uart_clk_2 ... (CTS-103)
Information: Removing clock source latency on clock uart_clk_2 ... (CTS-289)

CTS: fixing DRC beyond exception pins under clock ClockDividerTopSys8/o_div_clk

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = TX_CLK
CTS:        driving pin = ClockDividerTopSys8/o_div_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: fixing DRC beyond exception pins under clock ClockDividerTopSys8/ClockDivider4Top/o_div_clk

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = ClockDividerTopSys8/i_ref_clk_4
CTS:        driving pin = ClockDividerTopSys8/ClockDivider4Top/o_div_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: gate level 2 DRC fixing (exception level 2)
CTS:          clock net = ClockDividerTopSys8/ClockDivider8Top/o_div_clk
CTS:        driving pin = ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: fixing DRC beyond exception pins under clock ClockDividerTopSys8/ClockDivider2Top/o_div_clk

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = ClockDividerTopSys8/i_ref_clk_2
CTS:        driving pin = ClockDividerTopSys8/ClockDivider2Top/o_div_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: gate level 2 DRC fixing (exception level 2)
CTS:          clock net = ClockDividerTopSys8/ClockDivider4Top/o_div_clk
CTS:        driving pin = ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: fixing DRC beyond exception pins under clock UART_CLK

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = UART_CLK
CTS:        driving pin = UART_CLK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: fixing DRC beyond exception pins under clock REF_CLK

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = REF_CLK
CTS:        driving pin = REF_CLK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   max capacitance  = worst[50.000 50.000]
CTS:   max fanout       = 10

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       5 clock domain completed
CTS:       7 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net TX_CLK
CTS:       1 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Root clock net ClockDividerTopSys8/i_ref_clk_4
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Root clock net ClockDividerTopSys8/i_ref_clk_2
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Root clock net UART_CLK
CTS:       1 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Root clock net REF_CLK
CTS:       1 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.1,0.1]
CTS:     maximum capacitance = 50
CTS:     maximum fanout = 10
CTS:     maximum buffer levels per net = 400
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on IC
CTS: ==================================================
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.2e-06 5.2e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.18 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.3e-06 3.3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : scan_clk 
Clock name : uart_clk 
Clock name : ref_clk 
enable delay detour in ctdn
Information: Design is global routed.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ref_clk
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
CTS: Prepare sources for clock domain ref_clk
CTS: Prepare sources for clock domain scan_clk
CTS: Prepare sources for clock domain uart_clk
Warning: Ignore net UART_CLK since it has no synchronous pins. (CTS-231)
Warning: Ignore net REF_CLK since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.0597281.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088365
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

    Final pruned inverter set (6 inverters):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
setting ndr SystemCTRules to clock scan_tx_clk_mux
setting ndr SystemCTRules to clock tx_clk_mux
setting ndr SystemCTRules to clock scan_uart_clk_mux
setting ndr SystemCTRules to clock uart_clk_mux
setting ndr SystemCTRules to clock scan_ref_clk_mux
setting ndr SystemCTRules to clock ref_clk_mux
setting ndr SystemCTRules to clock tx_clk
setting ndr SystemCTRules to clock uart_clk_4
setting ndr SystemCTRules to clock uart_clk_2
setting ndr SystemCTRules to clock scan_clk
setting ndr SystemCTRules to clock uart_clk
setting ndr SystemCTRules to clock ref_clk


Initializing parameters for clock scan_tx_clk_mux:
Root pin: TX_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock scan_tx_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock scan_uart_clk_mux:
Root pin: UART_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock scan_uart_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock scan_ref_clk_mux:
Root pin: REF_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock scan_ref_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock tx_clk_mux:
Root pin: TX_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock tx_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock uart_clk_mux:
Root pin: UART_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock uart_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock ref_clk_mux:
Root pin: REF_SCAN_MUX/OUT
Using max_transition: 0.100 ns
Using leaf_max_transition for clock ref_clk_mux: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock tx_clk:
Root pin: ClockDividerTopSys8/o_div_clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock tx_clk: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock uart_clk_4:
Root pin: ClockDividerTopSys8/ClockDivider4Top/o_div_clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock uart_clk_4: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock uart_clk_2:
Root pin: ClockDividerTopSys8/ClockDivider2Top/o_div_clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock uart_clk_2: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock scan_clk:
Root pin: SCAN_CLK
Using max_transition: 0.100 ns
Using leaf_max_transition for clock scan_clk: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock uart_clk:
Root pin: UART_CLK
Using max_transition: 0.100 ns
Using leaf_max_transition for clock uart_clk: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock ref_clk:
Root pin: REF_CLK
Using max_transition: 0.100 ns
Using leaf_max_transition for clock ref_clk: 0.100 ns
Using max_capacitance: 0.050 pf
Using the following target skews for global optimization:
  Corner 'max': 0.300 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.300 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_tx_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_uart_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_ref_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_4 : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_2 : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk : 0.100 ns
Using max_capacitance: 0.050 pf


Starting optimization for clock tx_clk_mux.
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf

***********************************************
* Preoptimization report (clock 'tx_clk_mux') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.021 0.000 0.021)
    Estimated Insertion Delay (r/f/b) = (0.216  -inf 0.216)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.1 pf
  Max transition = 0.061 ns
  Cells = 9 (area=17.024000)
  Buffers = 8 (area=8.246000)
  Inverters = 1 (area=8.778000)
  Buffer Types
  ============
    CLKBUF_X2: 7
    CLKBUF_X1: 1
  Inverter Types
  ==============
    INV_X32: 1

Report DRC violations for clock tx_clk_mux (initial)
Total 0 DRC violations for clock tx_clk_mux (initial)
 Start (0.194, 0.215), End (0.194, 0.215) 

RC optimization for clock 'tx_clk_mux'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Coarse optimization for clock 'tx_clk_mux'
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
 No back-to-back buffer chains found
 Start (0.184, 0.197), End (0.184, 0.197) 

Detailed optimization for clock 'tx_clk_mux'
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock tx_clk_mux:
Start path based optimization 
 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

11%   22%   33%   44%   55%   66%   77%   88%   100%   
 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

 Start (0.185, 0.198), End (0.185, 0.198) 

Start area recovery: (0.184605, 0.197539)
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'tx_clk_mux':

 Total 7 out of 8 nets switched to low metal layer for clock 'tx_clk_mux' with largest cap change 11.73 percent
Switch metal layer for area recovery: (0.182126, 0.195729)
Buffer removal for area recovery: (0.182126, 0.195729)
Area recovery optimization for clock 'tx_clk_mux':
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Sizing for area recovery: (0.182126, 0.195729)

 Total 0 buffers removed (all paths) for clock 'tx_clk_mux'
Path buffer removal for area recovery: (0.182126, 0.195729)
Buffer pair removal for area recovery: (0.182126, 0.195729)
End area recovery: (0.182126, 0.195729)

********************************************************
* Multicorner optimization report (clock 'tx_clk_mux') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.014 0.000 0.014)
    Estimated Insertion Delay (r/f/b) = (0.196  -inf 0.196)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.1 pf
  Max transition = 0.045 ns
  Cells = 9 (area=9.576000)
  Buffers = 8 (area=9.576000)
  Buffer Types
  ============
    CLKBUF_X1: 1
    CLKBUF_X2: 2
    CLKBUF_X3: 5


++ Longest path for clock tx_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 TX_SCAN_MUX/U1/__PRESOURCE__ (INV_X32)          0 -15  -15 r (   0    0) 
 TX_SCAN_MUX/U1/ZN (INV_X32)                    10  16    0 r ( 347  331) 
 TX_CLK_MUX (net)                       2   5                 
 CLKBUF_X2_G4B2I1/A (CLKBUF_X3)                 10   0    0 r ( 364  332) 
 CLKBUF_X2_G4B2I1/Z (CLKBUF_X3)                 37  88   88 r ( 365  331) 
 TX_CLK_MUX_G4B1I1 (net)                3   9                 
 UART_TOP/UART_TX_Top/SerializerTop/CLKBUF_X2_G4B1I6/A (CLKBUF_X3)
                                                37   0   88 r ( 398  396) 
 UART_TOP/UART_TX_Top/SerializerTop/CLKBUF_X2_G4B1I6/Z (CLKBUF_X3)
                                                40 107  195 r ( 397  396) 
 UART_TOP/UART_TX_Top/SerializerTop/TX_CLK_MUX_G4B2I6 (net)
                                        7  11                 
 UART_TOP/UART_TX_Top/SerializerTop/parallel_reg[1]/CK (SDFF_X1)
                                                40   0  196 r ( 412  385) 


++ Shortest path for clock tx_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 TX_SCAN_MUX/U1/__PRESOURCE__ (INV_X32)          0 -15  -15 r (   0    0) 
 TX_SCAN_MUX/U1/ZN (INV_X32)                    10  16    0 r ( 347  331) 
 TX_CLK_MUX (net)                       2   5                 
 CLKBUF_X2_G4B2I2/A (CLKBUF_X3)                 10   0    0 r ( 349  284) 
 CLKBUF_X2_G4B2I2/Z (CLKBUF_X3)                 32  82   82 r ( 348  284) 
 TX_CLK_MUX_G4B1I2 (net)                3   8                 
 UART_TOP/UART_TX_Top/CLKBUF_X2_G4B1I4/A (CLKBUF_X2)
                                                32   0   83 r ( 395  223) 
 UART_TOP/UART_TX_Top/CLKBUF_X2_G4B1I4/Z (CLKBUF_X2)
                                                42  99  182 r ( 394  223) 
 UART_TOP/UART_TX_Top/TX_CLK_MUX_G4B2I4 (net)
                                        5   8                 
 UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[2]/CK (SDFFR_X1)
                                                42   0  182 r ( 368  222) 


++ Longest path for clock tx_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 TX_SCAN_MUX/U1/__PRESOURCE__ (INV_X32)          0   0    0 r (   0    0) 
 TX_SCAN_MUX/U1/ZN (INV_X32)                     0   0    0 r ( 347  331) 
 TX_CLK_MUX (net)                       2   5                 
 CLKBUF_X2_G4B2I2/A (CLKBUF_X3)                  0   0    0 r ( 349  284) 
 CLKBUF_X2_G4B2I2/Z (CLKBUF_X3)                  0   0    0 r ( 348  284) 
 TX_CLK_MUX_G4B1I2 (net)                3   8                 
 CLKBUF_X2_G4B1I5/A (CLKBUF_X3)                  0   0    0 r ( 380  270) 
 CLKBUF_X2_G4B1I5/Z (CLKBUF_X3)                  0   0    0 r ( 381  270) 
 TX_CLK_MUX_G4B2I5 (net)                8  13                 
 UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[0]/CK (SDFFR_X1)
                                                 0   0    1 r ( 369  239) 


++ Shortest path for clock tx_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 TX_SCAN_MUX/U1/__PRESOURCE__ (INV_X32)          0   0    0 r (   0    0) 
 TX_SCAN_MUX/U1/ZN (INV_X32)                     0   0    0 r ( 347  331) 
 TX_CLK_MUX (net)                       2   5                 
 CLKBUF_X2_G4B2I2/A (CLKBUF_X3)                  0   0    0 r ( 349  284) 
 CLKBUF_X2_G4B2I2/Z (CLKBUF_X3)                  0   0    0 r ( 348  284) 
 TX_CLK_MUX_G4B1I2 (net)                3   8                 
 CLKBUF_X1_G4B1I1/A (CLKBUF_X1)                  0   0    0 r ( 335  273) 
 CLKBUF_X1_G4B1I1/Z (CLKBUF_X1)                  0   0    0 r ( 334  273) 
 TX_CLK_MUX_G4B2I1 (net)                2   4                 
 DataSyncToTX/SyncBit7/int_sig_reg/CK (SDFFR_X1)
                                                 0   0    0 r ( 329  295) 

Report DRC violations for clock tx_clk_mux (final)
Total 0 DRC violations for clock tx_clk_mux (final)


Starting optimization for clock uart_clk_mux.
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf

*************************************************
* Preoptimization report (clock 'uart_clk_mux') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.027 0.000 0.027)
    Estimated Insertion Delay (r/f/b) = (0.121  -inf 0.121)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.1 pf
  Max transition = 0.070 ns
  Cells = 6 (area=14.098000)
  Buffers = 5 (area=5.320000)
  Inverters = 1 (area=8.778000)
  Buffer Types
  ============
    CLKBUF_X2: 5
  Inverter Types
  ==============
    INV_X32: 1

Report DRC violations for clock uart_clk_mux (initial)
Total 0 DRC violations for clock uart_clk_mux (initial)
 Start (0.094, 0.120), End (0.094, 0.120) 

RC optimization for clock 'uart_clk_mux'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
16%   33%   50%   66%   83%   100%   
14%   28%   42%   57%   71%   85%   100%   
Coarse optimization for clock 'uart_clk_mux'
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
 No back-to-back buffer chains found
 Start (0.094, 0.108), End (0.094, 0.108) 

Detailed optimization for clock 'uart_clk_mux'
14%   28%   42%   57%   71%   85%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock uart_clk_mux:
Start path based optimization 
 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

16%   33%   50%   66%   83%   100%   
 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

 Start (0.094, 0.108), End (0.094, 0.108) 

Start area recovery: (0.105101, 0.150727)
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'uart_clk_mux':

 Total 4 out of 6 nets switched to low metal layer for clock 'uart_clk_mux' with largest cap change 0.18 percent
Switch metal layer for area recovery: (0.105063, 0.150727)
Buffer removal for area recovery: (0.105063, 0.150727)
Area recovery optimization for clock 'uart_clk_mux':
14%   28%   42%   57%   71%   85%   100%   
Sizing for area recovery: (0.105027, 0.150694)

 Total 1 buffers removed (all paths) for clock 'uart_clk_mux'
Path buffer removal for area recovery: (0.093869, 0.120533)
Buffer pair removal for area recovery: (0.093869, 0.120533)
End area recovery: (0.093869, 0.120533)

**********************************************************
* Multicorner optimization report (clock 'uart_clk_mux') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.027 0.000 0.027)
    Estimated Insertion Delay (r/f/b) = (0.121  -inf 0.121)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.1 pf
  Max transition = 0.070 ns
  Cells = 6 (area=5.320000)
  Buffers = 5 (area=5.320000)
  Buffer Types
  ============
    CLKBUF_X2: 5


++ Longest path for clock uart_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 UART_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)        0 -21  -21 r (   0    0) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                  16  22    0 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 UART_TOP/UART_RX_TOP/DeserializerTop/CLKBUF_X2_G4B1I3/A (CLKBUF_X2)
                                                16   1    1 r (  61  402) 
 UART_TOP/UART_RX_TOP/DeserializerTop/CLKBUF_X2_G4B1I3/Z (CLKBUF_X2)
                                                70 119  120 r (  61  402) 
 UART_TOP/UART_RX_TOP/DeserializerTop/UART_CLK_MUX_G4B1I3 (net)
                                        9  15                 
 UART_TOP/UART_RX_TOP/DeserializerTop/PData_reg[7]/CK (SDFFR_X1)
                                                70   1  121 r (  74  379) 


++ Shortest path for clock uart_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 UART_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)        0 -21  -21 r (   0    0) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                  16  22    0 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 CLKBUF_X2_G4B1I1/A (CLKBUF_X2)                 16   1    1 r ( 298  343) 
 CLKBUF_X2_G4B1I1/Z (CLKBUF_X2)                 45  93   94 r ( 299  343) 
 UART_CLK_MUX_G4B1I1 (net)              5   9                 
 UART_TOP/UART_RX_TOP/StartCheckTop/StartError_reg/CK (SDFFR_X1)
                                                45   0   94 r ( 299  343) 


++ Longest path for clock uart_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 UART_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)        0   0    0 r (   0    0) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                   0   0    0 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 UART_TOP/UART_RX_TOP/CLKBUF_X2_G4B1I5/A (CLKBUF_X2)
                                                 1   1    1 r ( 335  396) 
 UART_TOP/UART_RX_TOP/CLKBUF_X2_G4B1I5/Z (CLKBUF_X2)
                                                 0   0    1 r ( 334  396) 
 UART_TOP/UART_RX_TOP/UART_CLK_MUX_G4B1I5 (net)
                                        9  15                 
 UART_TOP/UART_RX_TOP/OverSamplingTop/Samples_reg[0]/CK (SDFFR_X1)
                                                 0   0    1 r ( 302  413) 


++ Shortest path for clock uart_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 UART_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)        0   0    0 r (   0    0) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                   0   0    0 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 CLKBUF_X2_G4B1I1/A (CLKBUF_X2)                  1   1    1 r ( 298  343) 
 CLKBUF_X2_G4B1I1/Z (CLKBUF_X2)                  0   0    1 r ( 299  343) 
 UART_CLK_MUX_G4B1I1 (net)              5   9                 
 UART_TOP/UART_RX_TOP/StartCheckTop/StartError_reg/CK (SDFFR_X1)
                                                 0   0    1 r ( 299  343) 

Report DRC violations for clock uart_clk_mux (final)
Total 0 DRC violations for clock uart_clk_mux (final)


Starting optimization for clock ref_clk_mux.
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf

************************************************
* Preoptimization report (clock 'ref_clk_mux') *
************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.063 0.000 0.063)
    Estimated Insertion Delay (r/f/b) = (0.397  -inf 0.397)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.2 pf
  Total capacitance = 0.5 pf
  Max transition = 0.081 ns
  Cells = 43 (area=52.135983)
  Buffers = 42 (area=43.357983)
  Inverters = 1 (area=8.778000)
  Buffer Types
  ============
    CLKBUF_X2: 37
    CLKBUF_X1: 5
  Inverter Types
  ==============
    INV_X32: 1

Report DRC violations for clock ref_clk_mux (initial)
Total 0 DRC violations for clock ref_clk_mux (initial)
 Start (0.332, 0.395), End (0.332, 0.395) 

RC optimization for clock 'ref_clk_mux'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Coarse optimization for clock 'ref_clk_mux'
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
 No back-to-back buffer chains found
 Start (0.312, 0.352), End (0.312, 0.352) 

Detailed optimization for clock 'ref_clk_mux'
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock ref_clk_mux:
Start path based optimization 
 Start (0.313, 0.353), End (0.313, 0.353) 

 Start (0.313, 0.353), End (0.313, 0.353) 

11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
 Start (0.313, 0.353), End (0.313, 0.353) 

 iteration 1: (0.039555, 0.352266) [0]
 Total 1 cells sized on clock ref_clk_mux (LP) (corner 0)
 Start (0.313, 0.353), End (0.313, 0.352) 

 Start (0.313, 0.352), End (0.313, 0.352) 

 Start (0.313, 0.352), End (0.313, 0.352) 

 Start (0.313, 0.352), End (0.313, 0.352) 

 Start (0.313, 0.352), End (0.313, 0.352) 

Start area recovery: (0.312711, 0.352266)
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk_mux : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'ref_clk_mux':

 Total 41 out of 42 nets switched to low metal layer for clock 'ref_clk_mux' with largest cap change 17.26 percent
Switch metal layer for area recovery: (0.309103, 0.348215)
Buffer removal for area recovery: (0.309103, 0.348215)
Area recovery optimization for clock 'ref_clk_mux':
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Sizing for area recovery: (0.309103, 0.348215)

 Total 1 buffers removed (all paths) for clock 'ref_clk_mux'
Path buffer removal for area recovery: (0.240154, 0.348215)
Buffer pair removal for area recovery: (0.240154, 0.348215)
End area recovery: (0.240154, 0.348215)

*********************************************************
* Multicorner optimization report (clock 'ref_clk_mux') *
*********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.108 0.000 0.108)
    Estimated Insertion Delay (r/f/b) = (0.348  -inf 0.348)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.003  -inf 0.003)
  Wire capacitance =  0.2 pf
  Total capacitance = 0.5 pf
  Max transition = 0.084 ns
  Cells = 42 (area=47.348000)
  Buffers = 41 (area=47.348000)
  Buffer Types
  ============
    CLKBUF_X2: 25
    CLKBUF_X3: 15
    CLKBUF_X1: 1


++ Longest path for clock ref_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 REF_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)         0 -18  -18 r (   0    0) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                   13  19    0 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 RegisterFileTop/CLKBUF_X2_G4B3I1/A (CLKBUF_X3)
                                                13   0    0 r ( 332  239) 
 RegisterFileTop/CLKBUF_X2_G4B3I1/Z (CLKBUF_X3)
                                                41  94   94 r ( 331  240) 
 RegisterFileTop/REF_CLK_MUX_G4B1I1 (net)
                                        2  11                 
 RegisterFileTop/CLKBUF_X2_G4B2I8/A (CLKBUF_X3)
                                                41   0   95 r ( 364  155) 
 RegisterFileTop/CLKBUF_X2_G4B2I8/Z (CLKBUF_X3)
                                                58 129  224 r ( 363  156) 
 RegisterFileTop/REF_CLK_MUX_G4B2I8 (net)
                                        6  17                 
 RegisterFileTop/CLKBUF_X2_G4B1I18/A (CLKBUF_X3)
                                                58   1  224 r ( 392  183) 
 RegisterFileTop/CLKBUF_X2_G4B1I18/Z (CLKBUF_X3)
                                                44 123  348 r ( 391  184) 
 RegisterFileTop/REF_CLK_MUX_G4B3I18 (net)
                                        8  12                 
 RegisterFileTop/REG2_reg[3]/CK (SDFFR_X1)      44   0  348 r ( 410  186) 


++ Shortest path for clock ref_clk_mux in corner 'max':
 object                               fan cap  trn inc  arr r location
 REF_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)         0 -18  -18 r (   0    0) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                   13  19    0 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 CLKBUF_X2_G4B3I3/A (CLKBUF_X3)                 13   1    1 r ( 250  200) 
 CLKBUF_X2_G4B3I3/Z (CLKBUF_X3)                 39  92   93 r ( 248  200) 
 REF_CLK_MUX_G4B1I3 (net)               3  10                 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/A (CLKBUF_X2)
                                                39   1   93 r ( 130  234) 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/Z (CLKBUF_X2)
                                                83 145  238 r ( 129  234) 
 DataSyncToSysCtrl/REF_CLK_MUX_G4B2I1 (net)
                                        8  18                 
 DataSyncToSysCtrl/SyncBit0/SyncBit_reg/CK (SDFFR_X1)
                                                83   2  240 r (  77  293) 


++ Longest path for clock ref_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 REF_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)         0   0    0 r (   0    0) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                    0   0    0 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 CLKBUF_X2_G4B3I3/A (CLKBUF_X3)                  1   0    0 r ( 250  200) 
 CLKBUF_X2_G4B3I3/Z (CLKBUF_X3)                  0   0    0 r ( 248  200) 
 REF_CLK_MUX_G4B1I3 (net)               3  10                 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/A (CLKBUF_X2)
                                                 1   0    1 r ( 130  234) 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/Z (CLKBUF_X2)
                                                 0   0    1 r ( 129  234) 
 DataSyncToSysCtrl/REF_CLK_MUX_G4B2I1 (net)
                                        8  18                 
 DataSyncToSysCtrl/SyncBit0/int_sig_reg/CK (SDFFR_X1)
                                                 3   3    3 r (  59  290) 


++ Shortest path for clock ref_clk_mux in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 REF_SCAN_MUX/U3/__PRESOURCE__ (INV_X32)         0   0    0 r (   0    0) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                    0   0    0 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 RegisterFileTop/CLKBUF_X2_G4B3I1/A (CLKBUF_X3)
                                                 0   0    0 r ( 332  239) 
 RegisterFileTop/CLKBUF_X2_G4B3I1/Z (CLKBUF_X3)
                                                 0   0    0 r ( 331  240) 
 RegisterFileTop/REF_CLK_MUX_G4B1I1 (net)
                                        2  11                 
 RegisterFileTop/CLKBUF_X2_G4B2I8/A (CLKBUF_X3)
                                                 0   0    1 r ( 364  155) 
 RegisterFileTop/CLKBUF_X2_G4B2I8/Z (CLKBUF_X3)
                                                 0   0    1 r ( 363  156) 
 RegisterFileTop/REF_CLK_MUX_G4B2I8 (net)
                                        6  17                 
 RegisterFileTop/CLKBUF_X1_G4B1I14/A (CLKBUF_X2)
                                                 0   0    1 r ( 367  113) 
 RegisterFileTop/CLKBUF_X1_G4B1I14/Z (CLKBUF_X2)
                                                 0   0    1 r ( 367  113) 
 RegisterFileTop/REF_CLK_MUX_G4B3I14 (net)
                                        3   5                 
 RegisterFileTop/RegFile_reg[14][6]/CK (SDFFR_X1)
                                                 0   0    1 r ( 379  116) 

Report DRC violations for clock ref_clk_mux (final)
Total 0 DRC violations for clock ref_clk_mux (final)


Starting optimization for clock tx_clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk : 0.100 ns
Using max_capacitance: 0.050 pf

*******************************************
* Preoptimization report (clock 'tx_clk') *
*******************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=6.650000)
  Others = 1 (area=6.650000)
  Other Cells
  ===========
    SDFFR_X1: 1

Report DRC violations for clock tx_clk (initial)
Total 0 DRC violations for clock tx_clk (initial)
RC optimization for clock 'tx_clk'
100%   
100%   
Coarse optimization for clock 'tx_clk'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
Detailed optimization for clock 'tx_clk'
100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock tx_clk:
Start path based optimization 
100%   
Start area recovery: (inf, -inf)
Using max_transition 0.100 ns
Using leaf_max_transition for clock tx_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'tx_clk':

 Total 0 out of 0 nets switched to low metal layer for clock 'tx_clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'tx_clk':
100%   
Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'tx_clk'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

****************************************************
* Multicorner optimization report (clock 'tx_clk') *
****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock tx_clk in corner 'max':
No path.


++ Shortest path for clock tx_clk in corner 'max':
No path.


++ Longest path for clock tx_clk in corner 'RC-ONLY':
No path.


++ Shortest path for clock tx_clk in corner 'RC-ONLY':
No path.

Report DRC violations for clock tx_clk (final)
Total 0 DRC violations for clock tx_clk (final)


Starting optimization for clock uart_clk_4.
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_4 : 0.100 ns
Using max_capacitance: 0.050 pf

***********************************************
* Preoptimization report (clock 'uart_clk_4') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=6.650000)
  Others = 1 (area=6.650000)
  Other Cells
  ===========
    SDFFR_X1: 1

Report DRC violations for clock uart_clk_4 (initial)
Total 0 DRC violations for clock uart_clk_4 (initial)
RC optimization for clock 'uart_clk_4'
100%   
100%   
Coarse optimization for clock 'uart_clk_4'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
Detailed optimization for clock 'uart_clk_4'
100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_4 : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock uart_clk_4:
Start path based optimization 
100%   
Start area recovery: (inf, -inf)
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_4 : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'uart_clk_4':

 Total 0 out of 0 nets switched to low metal layer for clock 'uart_clk_4' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'uart_clk_4':
100%   
Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'uart_clk_4'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

********************************************************
* Multicorner optimization report (clock 'uart_clk_4') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock uart_clk_4 in corner 'max':
No path.


++ Shortest path for clock uart_clk_4 in corner 'max':
No path.


++ Longest path for clock uart_clk_4 in corner 'RC-ONLY':
No path.


++ Shortest path for clock uart_clk_4 in corner 'RC-ONLY':
No path.

Report DRC violations for clock uart_clk_4 (final)
Total 0 DRC violations for clock uart_clk_4 (final)


Starting optimization for clock uart_clk_2.
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_2 : 0.100 ns
Using max_capacitance: 0.050 pf

***********************************************
* Preoptimization report (clock 'uart_clk_2') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock uart_clk_2 (initial)
Total 0 DRC violations for clock uart_clk_2 (initial)
RC optimization for clock 'uart_clk_2'
100%   
100%   
Coarse optimization for clock 'uart_clk_2'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
Detailed optimization for clock 'uart_clk_2'
100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_2 : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock uart_clk_2:
Start path based optimization 
100%   
Start area recovery: (inf, -inf)
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk_2 : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'uart_clk_2':

 Total 0 out of 0 nets switched to low metal layer for clock 'uart_clk_2' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'uart_clk_2':
100%   
Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'uart_clk_2'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

********************************************************
* Multicorner optimization report (clock 'uart_clk_2') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock uart_clk_2 in corner 'max':
No path.


++ Shortest path for clock uart_clk_2 in corner 'max':
No path.


++ Longest path for clock uart_clk_2 in corner 'RC-ONLY':
No path.


++ Shortest path for clock uart_clk_2 in corner 'RC-ONLY':
No path.

Report DRC violations for clock uart_clk_2 (final)
Total 0 DRC violations for clock uart_clk_2 (final)


Starting optimization for clock scan_clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_clk : 0.100 ns
Using max_capacitance: 0.050 pf

*********************************************
* Preoptimization report (clock 'scan_clk') *
*********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.152 0.000 0.152)
    Estimated Insertion Delay (r/f/b) = (0.663  -inf 0.663)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.007  -inf 0.007)
  Wire capacitance =  0.3 pf
  Total capacitance = 0.8 pf
  Max transition = 0.084 ns
  Cells = 66 (area=19.950001)
  Buffers = 5 (area=6.384000)
  Others = 3 (area=13.566000)
  Buffer Types
  ============
    CLKBUF_X3: 4
    CLKBUF_X2: 1
  Other Cells
  ===========
    AOI22_X4: 3

Report DRC violations for clock scan_clk (initial)
Total 0 DRC violations for clock scan_clk (initial)
Deleting cell CLKBUF_X2_G1B2I1 and output net SCAN_CLK_G1B1I1.
 iteration 1: (0.172985, 0.625054) [1]
 Total 1 buffers removed on clock scan_clk  (corner 1)
 Start (0.513, 0.663), End (0.452, 0.625) 

RC optimization for clock 'scan_clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   21%   30%   40%   50%   60%   71%   80%   90%   100%   
Coarse optimization for clock 'scan_clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.457, 0.652), End (0.457, 0.652) 

Detailed optimization for clock 'scan_clk'
10%   21%   30%   40%   50%   60%   71%   80%   90%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock scan_clk:
Start path based optimization 
 Start (0.457, 0.652), End (0.457, 0.652) 

 Start (0.457, 0.652), End (0.457, 0.652) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.457, 0.652), End (0.457, 0.652) 

 Start (0.457, 0.652), End (0.457, 0.652) 

 iteration 1: (0.111067, 0.651661) [0]
 Total 1 delay buffers added on clock scan_clk (LP) (corner 0)
 Start (0.457, 0.652), End (0.541, 0.652) 

 Start (0.541, 0.652), End (0.541, 0.652) 

 Start (0.541, 0.652), End (0.541, 0.652) 

 Start (0.541, 0.652), End (0.541, 0.652) 

Start area recovery: (0.540594, 0.651661)
Using max_transition 0.100 ns
Using leaf_max_transition for clock scan_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'scan_clk':

 Total 6 out of 9 nets switched to low metal layer for clock 'scan_clk' with largest cap change 27.22 percent
Switch metal layer for area recovery: (0.537049, 0.647672)
Buffer removal for area recovery: (0.537049, 0.647672)
Area recovery optimization for clock 'scan_clk':
10%   21%   30%   40%   50%   60%   71%   80%   90%   100%   
Sizing for area recovery: (0.537047, 0.647670)

 Total 1 buffers removed (all paths) for clock 'scan_clk'
Path buffer removal for area recovery: (0.534169, 0.647670)
Buffer pair removal for area recovery: (0.534169, 0.647670)
End area recovery: (0.534169, 0.647670)

******************************************************
* Multicorner optimization report (clock 'scan_clk') *
******************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.114 0.000 0.114)
    Estimated Insertion Delay (r/f/b) = (0.648  -inf 0.648)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.007  -inf 0.007)
  Wire capacitance =  0.3 pf
  Total capacitance = 0.8 pf
  Max transition = 0.084 ns
  Cells = 65 (area=11.969999)
  Buffers = 4 (area=4.788000)
  Others = 3 (area=7.182000)
  Buffer Types
  ============
    CLKBUF_X3: 3
    CLKBUF_X1: 1
  Other Cells
  ===========
    AOI22_X4: 1
    AOI22_X1: 2


++ Longest path for clock scan_clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 SCAN_CLK (port)                                11   0    0 r (   5  440) 
 SCAN_CLK (port)                                 0   0    0 r (   5  440) 
 SCAN_CLK (net)                         2  19                 
 REF_SCAN_MUX/U1/B2 (AOI22_X4)                   1   0    0 r (  24  419) 
 REF_SCAN_MUX/U1/ZN (AOI22_X4)                  37  48   48 f (  22  418) 
 REF_SCAN_MUX/n3 (net)                  1  16                 
 REF_SCAN_MUX/CLKBUF_X3_G2B1I1/A (CLKBUF_X3)    37   3   51 f ( 326  259) 
 REF_SCAN_MUX/CLKBUF_X3_G2B1I1/Z (CLKBUF_X3)    78 187  238 f ( 327  259) 
 REF_SCAN_MUX/n3_G2B1I1 (net)           1  44                 
 REF_SCAN_MUX/U3/A (INV_X32)                    78   2  240 f ( 331  248) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                   26  53  293 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 RegisterFileTop/CLKBUF_X2_G4B3I1/A (CLKBUF_X3)
                                                26   0  293 r ( 332  239) 
 RegisterFileTop/CLKBUF_X2_G4B3I1/Z (CLKBUF_X3)
                                                41 102  395 r ( 331  240) 
 RegisterFileTop/REF_CLK_MUX_G4B1I1 (net)
                                        2  11                 
 RegisterFileTop/CLKBUF_X2_G4B2I8/A (CLKBUF_X3)
                                                41   0  395 r ( 364  155) 
 RegisterFileTop/CLKBUF_X2_G4B2I8/Z (CLKBUF_X3)
                                                58 129  524 r ( 363  156) 
 RegisterFileTop/REF_CLK_MUX_G4B2I8 (net)
                                        6  17                 
 RegisterFileTop/CLKBUF_X2_G4B1I18/A (CLKBUF_X3)
                                                58   1  525 r ( 392  183) 
 RegisterFileTop/CLKBUF_X2_G4B1I18/Z (CLKBUF_X3)
                                                44 123  648 r ( 391  184) 
 RegisterFileTop/REF_CLK_MUX_G4B3I18 (net)
                                        8  12                 
 RegisterFileTop/REG2_reg[3]/CK (SDFFR_X1)      44   0  649 r ( 410  186) 


++ Shortest path for clock scan_clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 SCAN_CLK (port)                                11   0    0 r (   5  440) 
 SCAN_CLK (port)                                 0   0    0 r (   5  440) 
 SCAN_CLK (net)                         2  19                 
 CTS_scan_clk_CTO_delay4/A (CLKBUF_X1)           1   1    1 r ( 258  337) 
 CTS_scan_clk_CTO_delay4/Z (CLKBUF_X1)          79 126  127 r ( 259  337) 
 CTS_scan_clk_CTO_delay41 (net)         2   9                 
 UART_SCAN_MUX/U1/B2 (AOI22_X1)                 79   0  128 r ( 165  337) 
 UART_SCAN_MUX/U1/ZN (AOI22_X1)                 26  66  193 f ( 165  337) 
 UART_SCAN_MUX/n4 (net)                 1   1                 
 UART_SCAN_MUX/CLKBUF_X3_G2B1I1/A (CLKBUF_X3)   26   0  194 f ( 171  337) 
 UART_SCAN_MUX/CLKBUF_X3_G2B1I1/Z (CLKBUF_X3)   77 180  374 f ( 172  337) 
 UART_SCAN_MUX/n4_G2B1I1 (net)          1  44                 
 UART_SCAN_MUX/U3/A (INV_X32)                   77   1  374 f ( 171  340) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                  28  57  432 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 CLKBUF_X2_G4B1I1/A (CLKBUF_X2)                 28   1  433 r ( 298  343) 
 CLKBUF_X2_G4B1I1/Z (CLKBUF_X2)                 45 100  533 r ( 299  343) 
 UART_CLK_MUX_G4B1I1 (net)              5   9                 
 UART_TOP/UART_RX_TOP/StartCheckTop/StartError_reg/CK (SDFFR_X1)
                                                45   0  533 r ( 299  343) 


++ Longest path for clock scan_clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 SCAN_CLK (port)                                11   0    0 r (   5  440) 
 SCAN_CLK (port)                                 0   0    0 r (   5  440) 
 SCAN_CLK (net)                         2  19                 
 REF_SCAN_MUX/U1/B2 (AOI22_X4)                   1   0    0 r (  24  419) 
 REF_SCAN_MUX/U1/ZN (AOI22_X4)                   0   0    0 f (  22  418) 
 REF_SCAN_MUX/n3 (net)                  1  16                 
 REF_SCAN_MUX/CLKBUF_X3_G2B1I1/A (CLKBUF_X3)     2   2    2 f ( 326  259) 
 REF_SCAN_MUX/CLKBUF_X3_G2B1I1/Z (CLKBUF_X3)     0   0    2 f ( 327  259) 
 REF_SCAN_MUX/n3_G2B1I1 (net)           1  44                 
 REF_SCAN_MUX/U3/A (INV_X32)                     2   1    4 f ( 331  248) 
 REF_SCAN_MUX/U3/ZN (INV_X32)                    0   0    4 r ( 331  247) 
 REF_CLK_MUX (net)                      3  14                 
 CLKBUF_X2_G4B3I3/A (CLKBUF_X3)                  1   0    4 r ( 250  200) 
 CLKBUF_X2_G4B3I3/Z (CLKBUF_X3)                  0   0    4 r ( 248  200) 
 REF_CLK_MUX_G4B1I3 (net)               3  10                 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/A (CLKBUF_X2)
                                                 1   0    5 r ( 130  234) 
 DataSyncToSysCtrl/CLKBUF_X2_G4B2I1_1/Z (CLKBUF_X2)
                                                 0   0    5 r ( 129  234) 
 DataSyncToSysCtrl/REF_CLK_MUX_G4B2I1 (net)
                                        8  18                 
 DataSyncToSysCtrl/SyncBit0/int_sig_reg/CK (SDFFR_X1)
                                                 3   3    7 r (  59  290) 


++ Shortest path for clock scan_clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 SCAN_CLK (port)                                11   0    0 r (   5  440) 
 SCAN_CLK (port)                                 0   0    0 r (   5  440) 
 SCAN_CLK (net)                         2  19                 
 CTS_scan_clk_CTO_delay4/A (CLKBUF_X1)           2   1    1 r ( 258  337) 
 CTS_scan_clk_CTO_delay4/Z (CLKBUF_X1)           0   0    1 r ( 259  337) 
 CTS_scan_clk_CTO_delay41 (net)         2   9                 
 UART_SCAN_MUX/U1/B2 (AOI22_X1)                  0   0    2 r ( 165  337) 
 UART_SCAN_MUX/U1/ZN (AOI22_X1)                  0   0    2 f ( 165  337) 
 UART_SCAN_MUX/n4 (net)                 1   1                 
 UART_SCAN_MUX/CLKBUF_X3_G2B1I1/A (CLKBUF_X3)    0   0    2 f ( 171  337) 
 UART_SCAN_MUX/CLKBUF_X3_G2B1I1/Z (CLKBUF_X3)    0   0    2 f ( 172  337) 
 UART_SCAN_MUX/n4_G2B1I1 (net)          1  44                 
 UART_SCAN_MUX/U3/A (INV_X32)                    0   0    2 f ( 171  340) 
 UART_SCAN_MUX/U3/ZN (INV_X32)                   0   0    2 r ( 171  341) 
 UART_CLK_MUX (net)                     5  25                 
 CLKBUF_X2_G4B1I1/A (CLKBUF_X2)                  1   1    3 r ( 298  343) 
 CLKBUF_X2_G4B1I1/Z (CLKBUF_X2)                  0   0    3 r ( 299  343) 
 UART_CLK_MUX_G4B1I1 (net)              5   9                 
 UART_TOP/UART_RX_TOP/StartCheckTop/StartError_reg/CK (SDFFR_X1)
                                                 0   0    3 r ( 299  343) 

Report DRC violations for clock scan_clk (final)
Total 0 DRC violations for clock scan_clk (final)


Starting optimization for clock uart_clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk : 0.100 ns
Using max_capacitance: 0.050 pf

*********************************************
* Preoptimization report (clock 'uart_clk') *
*********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)

Report DRC violations for clock uart_clk (initial)
Total 0 DRC violations for clock uart_clk (initial)
RC optimization for clock 'uart_clk'

100%   
Coarse optimization for clock 'uart_clk'
 No back-to-back buffer chains found
Detailed optimization for clock 'uart_clk'
100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock uart_clk:
Start path based optimization 

Start area recovery: (inf, -inf)
Using max_transition 0.100 ns
Using leaf_max_transition for clock uart_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'uart_clk':

 Total 0 out of 0 nets switched to low metal layer for clock 'uart_clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'uart_clk':

Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'uart_clk'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

******************************************************
* Multicorner optimization report (clock 'uart_clk') *
******************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)


++ Longest path for clock uart_clk in corner 'max':
No path.


++ Shortest path for clock uart_clk in corner 'max':
No path.


++ Longest path for clock uart_clk in corner 'RC-ONLY':
No path.


++ Shortest path for clock uart_clk in corner 'RC-ONLY':
No path.

Report DRC violations for clock uart_clk (final)
Total 0 DRC violations for clock uart_clk (final)


Starting optimization for clock ref_clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk : 0.100 ns
Using max_capacitance: 0.050 pf

********************************************
* Preoptimization report (clock 'ref_clk') *
********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)

Report DRC violations for clock ref_clk (initial)
Total 0 DRC violations for clock ref_clk (initial)
RC optimization for clock 'ref_clk'

100%   
Coarse optimization for clock 'ref_clk'
 No back-to-back buffer chains found
Detailed optimization for clock 'ref_clk'
100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Starting optimization pass for clock ref_clk:
Start path based optimization 

Start area recovery: (inf, -inf)
Using max_transition 0.100 ns
Using leaf_max_transition for clock ref_clk : 0.100 ns
Using max_capacitance: 0.050 pf
Switch to low metal layer for clock 'ref_clk':

 Total 0 out of 0 nets switched to low metal layer for clock 'ref_clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'ref_clk':

Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'ref_clk'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

*****************************************************
* Multicorner optimization report (clock 'ref_clk') *
*****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 0 (area=0.000000)


++ Longest path for clock ref_clk in corner 'max':
No path.


++ Shortest path for clock ref_clk in corner 'max':
No path.


++ Longest path for clock ref_clk in corner 'RC-ONLY':
No path.


++ Shortest path for clock ref_clk in corner 'RC-ONLY':
No path.

Report DRC violations for clock ref_clk (final)
Total 0 DRC violations for clock ref_clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:40 2024
****************************************
Std cell utilization: 8.74%  (13161/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.48%  (12733/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13161    sites, (non-fixed:12733  fixed:428)
                      1482     cells, (non-fixed:1416   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:40 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 11 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:40 2024
****************************************

avg cell displacement:    0.879 um ( 0.63 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.339 um ( 0.24 row height)
number of cell moved:        13 cells (out of 1416 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 6 out of 63 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
CTS: Pin REF_CLK is ignore, remove cts_synthesized attribute net REF_CLK
CTS: Pin REF_CLK is ignore, remove cts_synthesized attribute net REF_SCAN_MUX/IN0
CTS: Pin UART_CLK is ignore, remove cts_synthesized attribute net UART_CLK
CTS: Pin UART_CLK is ignore, remove cts_synthesized attribute net UART_SCAN_MUX/IN0
Optimize clock tree Successful...
clock_opt completed Successfully
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Information: There are 273 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Cannot freeze clock timing since none of the clock nets are routed/extracted. (TIM-224)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3387.0
  Total fixed cell area: 113.8
  Total physical cell area: 3500.8
  Core area: (20000 20000 420140 420400)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3387.0
  Total fixed cell area: 113.8
  Total physical cell area: 3500.8
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.2852  TNS: 2.7532  Number of Violating Paths: 21

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00    3500.8      0.00       0.0       0.0                               -2.75  


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00    3500.8      0.00       0.0       0.0                               -2.75  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:01    3586.7      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
33%...50%...67%...83%...100% done.
Memory usage for placement task 37 Mbytes -- main task 235 Mbytes.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:45 2024
****************************************
Std cell utilization: 8.95%  (13484/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.70%  (13056/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13484    sites, (non-fixed:13056  fixed:428)
                      1519     cells, (non-fixed:1453   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       47 
Avg. std cell width:  1.42 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:45 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1185 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:45 2024
****************************************

avg cell displacement:    0.378 um ( 0.27 row height)
max cell displacement:    1.300 um ( 0.93 row height)
std deviation:            0.198 um ( 0.14 row height)
number of cell moved:      1178 cells (out of 1453 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3472.9
  Total fixed cell area: 113.8
  Total physical cell area: 3586.7
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0054  TNS: 0.0054  Number of Violating Paths: 1

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05    3586.7      0.00       0.0       0.0                               -0.01  


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05    3586.7      0.00       0.0       0.0                               -0.01  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
    0:00:05    3587.5      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:46 2024
****************************************
Std cell utilization: 8.96%  (13487/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.70%  (13059/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13487    sites, (non-fixed:13059  fixed:428)
                      1520     cells, (non-fixed:1454   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       47 
Avg. std cell width:  1.42 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:46 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:43:46 2024
****************************************

avg cell displacement:    0.271 um ( 0.19 row height)
max cell displacement:    0.380 um ( 0.27 row height)
std deviation:            0.102 um ( 0.07 row height)
number of cell moved:         2 cells (out of 1454 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3473.7
  Total fixed cell area: 113.8
  Total physical cell area: 3587.5
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2800), object's width and height(440140,440400). (PSYN-523)
Warning: Die area is not integer multiples of min site width (380), object's width and height(440140,440400). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 19, MEM: 249864192


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:            48.0000
  Critical Path Length:       11.8334
  Critical Path Slack:         7.9263
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        1.5338
  Critical Path Slack:        38.9750
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.2882
  Critical Path Slack:        18.9725
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.3137
  Critical Path Slack:        18.8721
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.2882
  Critical Path Slack:        18.3297
  Critical Path Clk Period: 8320.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.8541
  Critical Path Slack:        38.2211
  Critical Path Clk Period: 1040.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.3430
  Critical Path Slack:      2079.4167
  Critical Path Clk Period: 2080.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.3427
  Critical Path Slack:      4159.4170
  Critical Path Clk Period: 4160.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.3137
  Critical Path Slack:        18.2243
  Critical Path Clk Period: 1040.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:       1082
  Leaf Cell Count:               1520
  Buf/Inv Cell Count:             328
  Buf Cell Count:                  93
  Inv Cell Count:                 235
  CT Buf/Inv Cell Count:           61
  Combinational Cell Count:      1243
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       1766.2400
  Noncombinational Area:    1821.3020
  Buf/Inv Area:              355.1100
  Total Buffer Area:         120.7640
  Total Inverter Area:       234.3460
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :     23614.8496
  Net YLength        :     20101.5137
  -----------------------------------
  Cell Area:                3587.5420
  Design Area:              3587.5420
  Net Length        :      43716.3633


  Design Rules
  -----------------------------------
  Total Number of Nets:          1907
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:              0.8419
  -----------------------------------------
  Overall Compile Time:              0.9149
  Overall Compile Wall Clock Time:   0.9599



Information: Updating database...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
clock_opt completed Successfully
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
INFO: Layer "poly" does not exist in the database
INFO: CapModel (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_2) is attached
INFO: ResModel2.2 (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_2) is attached
INFO: ITF_Combo (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_3) is attached
ITF to TLU+ conversion successful !
Running router in separate process ...

                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

               Version L-2016.03-SP1 for linux64 - Apr 11, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
INFO: Layer "poly" does not exist in the database
INFO: CapModel (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_2) is attached
INFO: ResModel2.2 (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_2) is attached
INFO: ITF_Combo (/home/IC/Desktop/FinalProject/pnr/System_lib/lib_3) is replaced
ITF to TLU+ conversion successful !
Information: RC extraction has been freed. (PSYN-503)
Route Net[UART_CLK_MUX_G4B1I1]
Route Net[TX_CLK_MUX_G4B2I1]
Route Net[TX_CLK_MUX_G4B2I2]
Route Net[TX_CLK_MUX_G4B2I5]
Route Net[TX_CLK_MUX_G4B1I1]
Route Net[TX_CLK_MUX_G4B1I2]
Route Net[REF_CLK_MUX_G4B3I4]
Route Net[REF_CLK_MUX_G4B3I10]
Route Net[REF_CLK_MUX_G4B3I16]
Route Net[REF_CLK_MUX_G4B3I22]
Route Net[REF_CLK_MUX_G4B3I25]
Route Net[REF_CLK_MUX_G4B3I30]
Route Net[REF_CLK_MUX_G4B2I3]
Route Net[REF_CLK_MUX_G4B2I6]
Route Net[REF_CLK_MUX_G4B2I7]
Route Net[REF_CLK_MUX_G4B1I2]
Route Net[REF_CLK_MUX_G4B1I3]
Route Net[TX_CLK]
Route Net[SCAN_CLK]
Route Net[TX_SCAN_MUX/n4]
Route Net[ClockDividerTopSys8/i_ref_clk_4]
.... 
Begin global routing.
Reading database ... 
Error: It is not recommended to use classic router commands after Zroute commands. (RT-302)
Using [6 x 6] Fat Wire Table for metal1

Using [6 x 6] Fat Wire Table for metal2

Using [6 x 6] Fat Wire Table for metal3

Using [5 x 5] Fat Wire Table for metal4

Using [5 x 5] Fat Wire Table for metal5

Using [5 x 5] Fat Wire Table for metal6

Using [4 x 4] Fat Wire Table for metal7

Using [4 x 4] Fat Wire Table for metal8

Using [3 x 3] Fat Wire Table for metal9

Using [3 x 3] Fat Wire Table for metal10

Select via(via9_0) as the default for layer(via9)

Select via(via8_0) as the default for layer(via8)

Select via(via7_0) as the default for layer(via7)

Select via(via6_0) as the default for layer(via6)

Select via(via5_0) as the default for layer(via5)

Select via(via4_0) as the default for layer(via4)

Select via(via3_2) as the default for layer(via3)

Select via(via2_8) as the default for layer(via2)

Select via(via1_4) as the default for layer(via1)

[via9_0] and [via8_0] stacking is allowed

[via8_0] and [via9_0] stacking is allowed

[via8_0] and [via7_0] stacking is allowed

[via7_0] and [via8_0] stacking is allowed

[via7_0] and [via6_0] stacking is allowed

[via6_0] and [via7_0] stacking is allowed

[via6_0] and [via5_0] stacking is allowed

[via5_0] and [via6_0] stacking is allowed

[via5_0] and [via4_0] stacking is allowed

[via4_0] and [via5_0] stacking is allowed

[via4_0] and [via3_2] stacking is allowed

[via3_2] and [via4_0] stacking is allowed

[via3_2] and [via2_8] stacking is allowed

[via2_8] and [via3_2] stacking is allowed

[via2_8] and [via1_4] stacking is allowed

[via1_4] and [via2_8] stacking is allowed

Using TLU+ Cap

Found the TLU-Plus attach file: /home/IC/Desktop/FinalProject/pnr/System_lib/lib_2
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
# Masters = 50 , # Instances = 1521 , # Nets = 1890

**** WARNING:Layer (metal1) pitch (0.140) may be TOO SMALL.
	minimum required value: wire/via-down(0.135) wire/via-up(0.170)


Constructing data structure ... 

Number of plan groups = 0
Number of voltage areas = 0
user unit = 2000 db unit.
db min Grid = 10 db unit.
Design Bounding Box (0.00 0.00) (220.07 220.20)
Number of routing layers = 10.
Max routing layer = metal6
track info for layer(metal1):
Number of X routing tracks = 1159.
X Track min 0.07 max 220.00, Ave. track dist = 0.19
Number of Y routing tracks = 1572.
Y Track min 0.13 max 220.07, Ave. track dist = 0.14
track info for layer(metal2):
Number of X routing tracks = 1159.
X Track min 0.07 max 220.00, Ave. track dist = 0.19
Number of Y routing tracks = 1572.
Y Track min 0.13 max 220.07, Ave. track dist = 0.14
track info for layer(metal3):
Number of X routing tracks = 1903.
X Track min 0.07 max 220.00, Ave. track dist = 0.12
Number of Y routing tracks = 1572.
Y Track min 0.13 max 220.07, Ave. track dist = 0.14
track info for layer(metal4):
Number of X routing tracks = 787.
X Track min 0.07 max 220.00, Ave. track dist = 0.28
Number of Y routing tracks = 1572.
Y Track min 0.13 max 220.07, Ave. track dist = 0.14
track info for layer(metal5):
Number of X routing tracks = 787.
X Track min 0.07 max 220.00, Ave. track dist = 0.28
Number of Y routing tracks = 785.
Y Track min 0.27 max 219.79, Ave. track dist = 0.28
track info for layer(metal6):
Number of X routing tracks = 787.
X Track min 0.07 max 220.00, Ave. track dist = 0.28
Number of Y routing tracks = 1021.
Y Track min 0.27 max 219.79, Ave. track dist = 0.21
track info for layer(metal7):
Number of X routing tracks = 1022.
X Track min 0.07 max 220.00, Ave. track dist = 0.21
Number of Y routing tracks = 275.
Y Track min 0.47 max 219.67, Ave. track dist = 0.80
track info for layer(metal8):
Number of X routing tracks = 276.
X Track min 0.07 max 220.00, Ave. track dist = 0.80
Number of Y routing tracks = 275.
Y Track min 0.47 max 219.67, Ave. track dist = 0.80
track info for layer(metal9):
Number of X routing tracks = 276.
X Track min 0.07 max 220.00, Ave. track dist = 0.80
Number of Y routing tracks = 136.
Y Track min 2.07 max 218.07, Ave. track dist = 1.60
track info for layer(metal10):
Number of X routing tracks = 138.
X Track min 0.07 max 220.00, Ave. track dist = 1.60
Number of Y routing tracks = 136.
Y Track min 2.07 max 218.07, Ave. track dist = 1.60
Creating uniform X GGrids ...
Creating uniform Y GGrids ...
Number of X global grids = 158.
Number of Y global grids = 158.
X global grid min 0.00 max 221.07, Ave. ggrid dist = 1.41
Y global grid min 0.00 max 221.20, Ave. ggrid dist = 1.41
Number of instances = 1521.
Number of signal/clock nets = 1888.
Number of net ports = 6510.
Average number of ports per net = 3.45
Largest net n24 has 56 ports.
Number of single or zero port nets = 2.
Number of partially global routed nets = 1731.
Number of GCells = 246490.
VR: Init Virtual Routing - Level 1

VR: ignore voltage areas

VR: Virtual Routing Completed

Number of nets to route = 27.
Begin Initial routing ...
Initial routing completed.
Initial. Routing result:
Initial. Both Dirs: Overflow = 2 Max = 2 GRCs = 1 (0.00%)
Initial. H routing: Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
Initial. V routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal1   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal2   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal3   : Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
Initial. metal4   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal5   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal6   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal7   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal8   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal9   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal10  : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. Total wire length = 1849.96
Initial. Layer metal1 wire length = 2.85
Initial. Layer metal2 wire length = 302.47
Initial. Layer metal3 wire length = 966.44
Initial. Layer metal4 wire length = 578.20
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Via via1_4 count = 175
Initial. Via via2_8 count = 176
Initial. Via via3_2 count = 169
Initial. Via via4_0 count = 0
Initial. Via via5_0 count = 0
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Begin Rerouting ... 
Begin Phase 1 ...
phase1. Routing result:
phase1. Both Dirs: Overflow = 2 Max = 2 GRCs = 1 (0.00%)
phase1. H routing: Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
phase1. V routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal1   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal2   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal3   : Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
phase1. metal4   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal5   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal6   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal7   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal8   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal9   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal10  : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. Total wire length = 1849.96
phase1. Layer metal1 wire length = 2.85
phase1. Layer metal2 wire length = 302.47
phase1. Layer metal3 wire length = 966.44
phase1. Layer metal4 wire length = 578.20
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Via via1_4 count = 175
phase1. Via via2_8 count = 176
phase1. Via via3_2 count = 169
phase1. Via via4_0 count = 0
phase1. Via via5_0 count = 0
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
Phase 1 completed.
Congestion is minimized. Quit rerouting.
Begin Phase 2 ...
phase2. Routing result:
phase2. Both Dirs: Overflow = 2 Max = 2 GRCs = 1 (0.00%)
phase2. H routing: Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
phase2. V routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal1   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal2   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal3   : Overflow = 2 Max = 2 (1 GRCs) GRCs = 1 (0.00%)
phase2. metal4   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal5   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal6   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal7   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal8   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal9   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. metal10  : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase2. Total wire length = 1849.96
phase2. Layer metal1 wire length = 2.85
phase2. Layer metal2 wire length = 302.47
phase2. Layer metal3 wire length = 966.44
phase2. Layer metal4 wire length = 578.20
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Via via1_4 count = 175
phase2. Via via2_8 count = 176
phase2. Via via3_2 count = 169
phase2. Via via4_0 count = 0
phase2. Via via5_0 count = 0
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
Phase 2 completed.
Rerouting completed.
Writing results to database ...

Deleting previous global routing.
[  End of Global Routing] CPU =    0:00:00, gr_data VM =        6 M
                   Elapsed =    0:00:01, total   VM =      131 M
Global routing completed.
Start Track Assignment
Error: It is not recommended to use classic router commands after Zroute commands. (RT-302)
Using [6 x 6] Fat Wire Table for metal1

Using [6 x 6] Fat Wire Table for metal2

Using [6 x 6] Fat Wire Table for metal3

Using [5 x 5] Fat Wire Table for metal4

Using [5 x 5] Fat Wire Table for metal5

Using [5 x 5] Fat Wire Table for metal6

Using [4 x 4] Fat Wire Table for metal7

Using [4 x 4] Fat Wire Table for metal8

Using [3 x 3] Fat Wire Table for metal9

Using [3 x 3] Fat Wire Table for metal10

Select via(via9_0) as the default for layer(via9)

Select via(via8_0) as the default for layer(via8)

Select via(via7_0) as the default for layer(via7)

Select via(via6_0) as the default for layer(via6)

Select via(via5_0) as the default for layer(via5)

Select via(via4_0) as the default for layer(via4)

Select via(via3_2) as the default for layer(via3)

Select via(via2_8) as the default for layer(via2)

Select via(via1_4) as the default for layer(via1)

[via9_0] and [via8_0] stacking is allowed

[via8_0] and [via9_0] stacking is allowed

[via8_0] and [via7_0] stacking is allowed

[via7_0] and [via8_0] stacking is allowed

[via7_0] and [via6_0] stacking is allowed

[via6_0] and [via7_0] stacking is allowed

[via6_0] and [via5_0] stacking is allowed

[via5_0] and [via6_0] stacking is allowed

[via5_0] and [via4_0] stacking is allowed

[via4_0] and [via5_0] stacking is allowed

[via4_0] and [via3_2] stacking is allowed

[via3_2] and [via4_0] stacking is allowed

[via3_2] and [via2_8] stacking is allowed

[via2_8] and [via3_2] stacking is allowed

[via2_8] and [via1_4] stacking is allowed

[via1_4] and [via2_8] stacking is allowed

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
# Masters = 50 , # Instances = 1521 , # Nets = 1890

**** WARNING:Layer (metal1) pitch (0.140) may be TOO SMALL.
	minimum required value: wire/via-down(0.135) wire/via-up(0.170)


Start reading global routing
Elapsed =    0:00:00, CPU =    0:00:00
runTiming = 0 
runXtalk = 0 
GaTimingFileMode = 0 
tryGlobalLayerOnly = 0 
densityDriven = 0 

Start initial assignment
Assign cols
.......................
Elapsed =    0:00:00, CPU =    0:00:00
Assign rows
............................
Elapsed =    0:00:00, CPU =    0:00:00
number of overlapped wires after initial assignment = 84 of the total 474 wires


Start reroute with jog insertion
number of overlapped wires AFTER rerouting = 54 of the total 469 wires

Elapsed =    0:00:00, CPU =    0:00:00

Number of metal2 wires: 7
Number of metal3 wires: 209
Number of metal4 wires: 241
Number of metal5 wires: 12
Total number of wires in chip: 469

Total metal2 wire length: 303.4
Total metal3 wire length: 2512.4
Total metal4 wire length: 2070.3
Total metal5 wire length: 239.4
Total wire length in chip: 5125.47
  (Including total preWire length: 0)

Longest metal2 wire length: 207.6
Longest metal3 wire length: 205.4
Longest metal4 wire length: 94.8
Longest metal5 wire length: 96.6

ZCA Cleanup Wire Time:
Elapsed =    0:00:00, CPU =    0:00:00

ZCA Purge GRoute Time:
Elapsed =    0:00:00, CPU =    0:00:00

ZCA Wire/Via Output Time:
Elapsed =    0:00:00, CPU =    0:00:00

Peak memory size in Track Assignment is 131 Mbytes

ZCA Runtime
	Total = 0
	Packing = 0
	RouteLocal = 0
	RouteUnAssigned = 0
	ReRoute = 0
	Optimization = 0
ZCA Memory usage
	size(Track) = 96 	numTrack = 0
	size(Wire) = 112	numWire = 0
	size(PreWire) = 16 	numPreWire = 0
	size(BlkgPin) = 48 	numBlkgPin = 14336
	size(WideBlkg) = 72 	numWideBlkg = 380
	size(WireLink) = 16 	numWireLink = 0
	size(EdgeWires) = 32 	numEdgeWires = 0
	size(PinGrid) = 16 	numPinGrid = 0
	size(PinLink) = 80 	numPinLink = 0
	size(TargetLink) = 16 	numTargetLink = 0
	size(ViaLink) = 48 	numViaLink = 0
Error: It is not recommended to use classic router commands after Zroute commands. (RT-302)
Using [6 x 6] Fat Wire Table for metal1

Using [6 x 6] Fat Wire Table for metal2

Using [6 x 6] Fat Wire Table for metal3

Using [5 x 5] Fat Wire Table for metal4

Using [5 x 5] Fat Wire Table for metal5

Using [5 x 5] Fat Wire Table for metal6

Using [4 x 4] Fat Wire Table for metal7

Using [4 x 4] Fat Wire Table for metal8

Using [3 x 3] Fat Wire Table for metal9

Using [3 x 3] Fat Wire Table for metal10

Select via(via9_0) as the default for layer(via9)

Select via(via8_0) as the default for layer(via8)

Select via(via7_0) as the default for layer(via7)

Select via(via6_0) as the default for layer(via6)

Select via(via5_0) as the default for layer(via5)

Select via(via4_0) as the default for layer(via4)

Select via(via3_2) as the default for layer(via3)

Select via(via2_8) as the default for layer(via2)

Select via(via1_4) as the default for layer(via1)

[via9_0] and [via8_0] stacking is allowed

[via8_0] and [via9_0] stacking is allowed

[via8_0] and [via7_0] stacking is allowed

[via7_0] and [via8_0] stacking is allowed

[via7_0] and [via6_0] stacking is allowed

[via6_0] and [via7_0] stacking is allowed

[via6_0] and [via5_0] stacking is allowed

[via5_0] and [via6_0] stacking is allowed

[via5_0] and [via4_0] stacking is allowed

[via4_0] and [via5_0] stacking is allowed

[via4_0] and [via3_2] stacking is allowed

[via3_2] and [via4_0] stacking is allowed

[via3_2] and [via2_8] stacking is allowed

[via2_8] and [via3_2] stacking is allowed

[via2_8] and [via1_4] stacking is allowed

[via1_4] and [via2_8] stacking is allowed

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
# Masters = 50 , # Instances = 1521 , # Nets = 1890

**** WARNING:Layer (metal1) pitch (0.140) may be TOO SMALL.
	minimum required value: wire/via-down(0.135) wire/via-up(0.170)


There are no open nets!

Search-Repair Loop (1 of 1)


DRC-SUMMARY:

	@@@@@@@ TOTAL VIOLATIONS =      13 (0) (recheck = 13)



[               ROUTE] CPU = 0:00:01, Elapsed = 0:00:02

[               ROUTE] Peak Memory =    243M Data =    122M

Total Wire Length =         5129 micron

Total Number of Contacts = 1276

	Layer   metal1 :            3 micron

	Layer   metal2 :          331 micron

	Layer   metal3 :         2526 micron

	Layer   metal4 :         2032 micron

	Layer   metal5 :          236 micron

	Via     via4_0 :           19

	Via     via3_2 :          431

	Via     via2_8 :          414

	Via     via1_5 :          165

	Via     via1_3 :           19

	Via     via1_0 :           23

	Via     via1_4 :            9

	Via     via1_4 :          196


DRC-SUMMARY:

	@@@@@@@ TOTAL VIOLATIONS =       0 (0)



Updating the database ...

[           UPDATE DB] CPU = 0:00:01, Elapsed = 0:00:02

[           UPDATE DB] Peak Memory =    243M Data =     10M

Memory usage for router task 244 Mbytes -- main task 238 Mbytes.
Information: connected 168 power ports and 168 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/IC/Desktop/FinalProject/std_cells/NanGate/NangateOpenCellLibraryMW. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_slow.db, NangateOpenCellLibrary_fast.db, NangateOpenCellLibrary_typical.db}. (MWDC-290)

  Linking design 'SystemTop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (57 designs)              SystemTopEstimateArea.CEL, etc
  NangateOpenCellLibrary_slow (library)
                              /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_slow.db
  NangateOpenCellLibrary_fast (library)
                              /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_fast.db
  NangateOpenCellLibrary_typ (library)
                              /home/IC/Desktop/FinalProject/std_cells/NanGate/dbs/NangateOpenCellLibrary_typical.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
# GUI Debug: Building dc for netlist invalid. -- Time: 354ms
Information: Saved design named SystemTop_5_cts. (UIG-5)
1
source ./scripts/06_spare_cells_insertion.tcl
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
INFO: Tie the input pin of SPARE_PREFIX_NAME_0 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_1 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_2 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_3 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_4 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_5 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_6 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_7 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_8 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_9 to logic0.
INFO: 10 spare cells of NOR2_X4 are inserted.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_0 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_1 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_2 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_3 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_4 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_5 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_6 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_7 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_8 to logic0.
INFO: Tie the input pin of SPARE_PREFIX_NAME_0_9 to logic0.
INFO: 10 spare cells of NAND2_X4 are inserted.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SystemTop_6_spare_insertion. (UIG-5)
1
source ./scripts/07_routing.tcl
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 238 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 238 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 238 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: GetNonClockIdealNets CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_for_HFN_ideal CPU:          0 s (  0.00 hr) MEM 238 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_route_opt CPU:          0 s (  0.00 hr) MEM 238 Mb
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_legality_violation CPU:          0 s (  0.00 hr) MEM 238 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 238 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 238 Mb
CPD_Runtime: check_unplaced_cells CPU:          0 s (  0.00 hr) MEM 238 Mb
checking routeability zrt...
CPD_Runtime: check_zrt_routability CPU:          0 s (  0.00 hr) MEM 246 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_route_opt
Design : SystemTop
Version: L-2016.03-SP1
Date   : Thu Dec 26 20:44:05 2024
**************************************************
Total messages: 2 errors, 12 warnings

---------------------------------------
Error Summary for check_physical_design
---------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-1072	1		Initial  placement includes scan chains but no ...
  PSYN-1096	1		Placement includes scan chains but no scan DEF ...
  ---------------------------------------------------------------------------

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-523	2		Geometries are not integer multiple of width or...
  TLUP-004	1		layer mis-match between TF and ITF (minWidth)
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  MW-349	2		Cell contains tie connections which are not con...
  RT-066	6		The '%s' via enclosure width is less than NDR w...
  ZRT-026	1		Layer %s pitch %.3f may be too small: wire/via-...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_route_opt_2024Dec26204404_14818/index.html
Information: Existing back annotation will be deleted.   (UID-1006)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (70/1928 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 126 Mbytes -- main task 246 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Information: There are 273 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: Total 1992 nets in the design, 1856 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
GART: Updated design time.
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Thu Dec 26 20:44:06 2024

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Warning: The 'via2_8' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Warning: The 'via5_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   25  Proc 1327 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,220.07,220.20)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   28  Proc 1327 
Net statistics:
Total number of nets     = 1930
Number of nets to route  = 1816
Number of single or zero port nets = 42
Number of nets with min-layer-mode soft = 65
Number of nets with min-layer-mode soft-cost-medium = 65
Number of nets with max-layer-mode hard = 65
72 nets are fully connected,
 of which 72 are detail routed and 0 are global routed.
23 nets have non-default rule SystemCTRules
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   29  Proc 1327 
Average gCell capacity  8.93	 on layer (1)	 metal1
Average gCell capacity  7.42	 on layer (2)	 metal2
Average gCell capacity  10.07	 on layer (3)	 metal3
Average gCell capacity  5.03	 on layer (4)	 metal4
Average gCell capacity  5.03	 on layer (5)	 metal5
Average gCell capacity  3.13	 on layer (6)	 metal6
Average gCell capacity  0.71	 on layer (7)	 metal7
Average gCell capacity  0.00	 on layer (8)	 metal8
Average gCell capacity  0.00	 on layer (9)	 metal9
Average gCell capacity  0.00	 on layer (10)	 metal10
Average number of tracks per gCell 10.08	 on layer (1)	 metal1
Average number of tracks per gCell 7.43	 on layer (2)	 metal2
Average number of tracks per gCell 10.08	 on layer (3)	 metal3
Average number of tracks per gCell 5.04	 on layer (4)	 metal4
Average number of tracks per gCell 5.04	 on layer (5)	 metal5
Average number of tracks per gCell 5.04	 on layer (6)	 metal6
Average number of tracks per gCell 1.77	 on layer (7)	 metal7
Average number of tracks per gCell 1.77	 on layer (8)	 metal8
Average number of tracks per gCell 0.89	 on layer (9)	 metal9
Average number of tracks per gCell 0.88	 on layer (10)	 metal10
Number of gCells = 243360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   28  Alloctr   29  Proc 1327 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 1327 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   28  Alloctr   29  Proc 1327 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   29  Alloctr   30  Proc 1327 
Initial. Routing result:
Initial. Both Dirs: Overflow =    35 Max = 3 GRCs =    46 (0.09%)
Initial. H routing: Overflow =     5 Max = 1 (GRCs =  4) GRCs =     6 (0.02%)
Initial. V routing: Overflow =    30 Max = 3 (GRCs =  1) GRCs =    40 (0.16%)
Initial. metal1     Overflow =     4 Max = 1 (GRCs =  3) GRCs =     5 (0.02%)
Initial. metal2     Overflow =    27 Max = 2 (GRCs =  3) GRCs =    39 (0.16%)
Initial. metal3     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal4     Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   92.6 7.16 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   58.5 23.7 10.6 1.51 2.14 1.48 0.43 0.83 0.47 0.00 0.15 0.02 0.01 0.00
metal3   61.8 25.7 0.00 9.19 0.00 1.66 0.75 0.31 0.47 0.04 0.02 0.00 0.00 0.00
metal4   90.1 5.92 0.00 1.04 0.00 0.00 0.18 0.00 2.51 0.00 0.16 0.00 0.00 0.00
metal5   99.0 0.27 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.6 0.35 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.9 8.38 1.44 1.56 0.28 0.42 0.18 0.15 0.55 0.01 0.05 0.00 0.00 0.00


Initial. Total Wire Length = 43177.39
Initial. Layer metal1 wire length = 2700.95
Initial. Layer metal2 wire length = 18587.38
Initial. Layer metal3 wire length = 20160.33
Initial. Layer metal4 wire length = 1528.60
Initial. Layer metal5 wire length = 75.89
Initial. Layer metal6 wire length = 124.25
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 11782
Initial. Via via1_4 count = 6219
Initial. Via via2_8 count = 5261
Initial. Via via3_2 count = 279
Initial. Via via4_0 count = 17
Initial. Via via5_0 count = 6
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   29  Alloctr   30  Proc 1327 
phase1. Routing result:
phase1. Both Dirs: Overflow =    16 Max = 3 GRCs =    21 (0.04%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase1. V routing: Overflow =    13 Max = 3 (GRCs =  1) GRCs =    17 (0.07%)
phase1. metal1     Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase1. metal2     Overflow =    10 Max = 1 (GRCs =  5) GRCs =    16 (0.07%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   92.2 7.50 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   58.7 24.2 10.2 1.38 2.06 1.50 0.40 0.81 0.52 0.00 0.07 0.02 0.00 0.00
metal3   61.8 25.9 0.00 9.08 0.00 1.58 0.74 0.30 0.46 0.04 0.02 0.00 0.00 0.00
metal4   88.5 7.47 0.00 1.10 0.00 0.00 0.18 0.00 2.50 0.00 0.20 0.00 0.00 0.00
metal5   98.0 1.24 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 8.87 1.40 1.53 0.27 0.41 0.17 0.15 0.56 0.00 0.04 0.00 0.00 0.00


phase1. Total Wire Length = 43184.32
phase1. Layer metal1 wire length = 2828.60
phase1. Layer metal2 wire length = 18020.13
phase1. Layer metal3 wire length = 19812.90
phase1. Layer metal4 wire length = 1988.22
phase1. Layer metal5 wire length = 358.42
phase1. Layer metal6 wire length = 176.05
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 12051
phase1. Via via1_4 count = 6231
phase1. Via via2_8 count = 5290
phase1. Via via3_2 count = 430
phase1. Via via4_0 count = 86
phase1. Via via5_0 count = 14
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   29  Alloctr   30  Proc 1327 
phase2. Routing result:
phase2. Both Dirs: Overflow =     6 Max = 3 GRCs =     5 (0.01%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase2. V routing: Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal1     Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   92.2 7.48 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   58.7 24.5 10.5 1.39 2.05 1.57 0.38 0.62 0.18 0.00 0.00 0.00 0.00 0.00
metal3   61.8 25.9 0.00 9.10 0.00 1.58 0.74 0.31 0.46 0.04 0.01 0.00 0.00 0.00
metal4   88.5 7.48 0.00 1.10 0.00 0.00 0.17 0.00 2.50 0.00 0.20 0.00 0.00 0.00
metal5   98.0 1.24 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 8.91 1.44 1.54 0.27 0.42 0.17 0.12 0.51 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 43184.32
phase2. Layer metal1 wire length = 2828.60
phase2. Layer metal2 wire length = 18020.13
phase2. Layer metal3 wire length = 19812.90
phase2. Layer metal4 wire length = 1988.22
phase2. Layer metal5 wire length = 358.42
phase2. Layer metal6 wire length = 176.05
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 12051
phase2. Via via1_4 count = 6231
phase2. Via via2_8 count = 5290
phase2. Via via3_2 count = 430
phase2. Via via4_0 count = 86
phase2. Via via5_0 count = 14
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   29  Alloctr   30  Proc 1327 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 3 GRCs =     5 (0.01%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase3. V routing: Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal1     Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.02%)
phase3. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   92.2 7.48 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   58.7 24.5 10.5 1.39 2.05 1.57 0.38 0.62 0.18 0.00 0.00 0.00 0.00 0.00
metal3   61.8 25.9 0.00 9.10 0.00 1.58 0.74 0.31 0.46 0.04 0.01 0.00 0.00 0.00
metal4   88.5 7.48 0.00 1.10 0.00 0.00 0.17 0.00 2.50 0.00 0.20 0.00 0.00 0.00
metal5   98.0 1.24 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 8.91 1.44 1.54 0.27 0.42 0.17 0.12 0.51 0.00 0.03 0.00 0.00 0.00


phase3. Total Wire Length = 43184.32
phase3. Layer metal1 wire length = 2828.60
phase3. Layer metal2 wire length = 18020.13
phase3. Layer metal3 wire length = 19812.90
phase3. Layer metal4 wire length = 1988.22
phase3. Layer metal5 wire length = 358.42
phase3. Layer metal6 wire length = 176.05
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 12051
phase3. Via via1_4 count = 6231
phase3. Via via2_8 count = 5290
phase3. Via via3_2 count = 430
phase3. Via via4_0 count = 86
phase3. Via via5_0 count = 14
phase3. Via via6_0 count = 0
phase3. Via via7_0 count = 0
phase3. Via via8_0 count = 0
phase3. Via via9_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   29  Alloctr   30  Proc 1327 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  5.81 %
Peak    vertical track utilization   = 84.62 %
Average horizontal track utilization =  3.95 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1327 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    3  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1327 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   26  Alloctr   27  Proc 1327 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   27  Alloctr   28  Proc 1327 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 10910 of 17543


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 1342 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 1342 

Number of wires with overlap after iteration 1 = 4775 of 12226


Wire length and via report:
---------------------------
Number of metal1 wires: 827 		  : 0
Number of metal2 wires: 6601 		 via1_4: 6430
Number of metal3 wires: 4413 		 via2_8: 6473
Number of metal4 wires: 320 		 via3_2: 557
Number of metal5 wires: 57 		 via4_0: 95
Number of metal6 wires: 8 		 via5_0: 16
Number of metal7 wires: 0 		 via6_0: 0
Number of metal8 wires: 0 		 via7_0: 0
Number of metal9 wires: 0 		 via8_0: 0
Number of metal10 wires: 0 		 via9_0: 0
Total number of wires: 12226 		 vias: 13571

Total metal1 wire length: 2602.8
Total metal2 wire length: 17621.1
Total metal3 wire length: 20295.2
Total metal4 wire length: 2353.2
Total metal5 wire length: 456.1
Total metal6 wire length: 177.2
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 43505.7

Longest metal1 wire length: 121.8
Longest metal2 wire length: 113.7
Longest metal3 wire length: 164.5
Longest metal4 wire length: 62.7
Longest metal5 wire length: 37.8
Longest metal6 wire length: 64.7
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   15 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 1342 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :	 {1 }                
-save_cell_prefix                                       :	 SystemTop_INIT_RT   
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   30  Alloctr   31  Proc 1342 
Total number of nets = 1930, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/256 Partitions, Violations =	0
Routed	2/256 Partitions, Violations =	0
Routed	3/256 Partitions, Violations =	0
Routed	4/256 Partitions, Violations =	0
Routed	5/256 Partitions, Violations =	0
Routed	6/256 Partitions, Violations =	0
Routed	7/256 Partitions, Violations =	0
Routed	8/256 Partitions, Violations =	0
Routed	9/256 Partitions, Violations =	0
Routed	10/256 Partitions, Violations =	2
Routed	11/256 Partitions, Violations =	2
Routed	12/256 Partitions, Violations =	12
Routed	13/256 Partitions, Violations =	12
Routed	14/256 Partitions, Violations =	10
Routed	15/256 Partitions, Violations =	10
Routed	16/256 Partitions, Violations =	10
Routed	17/256 Partitions, Violations =	0
Routed	18/256 Partitions, Violations =	17
Routed	19/256 Partitions, Violations =	17
Routed	20/256 Partitions, Violations =	27
Routed	21/256 Partitions, Violations =	27
Routed	22/256 Partitions, Violations =	27
Routed	23/256 Partitions, Violations =	27
Routed	24/256 Partitions, Violations =	14
Routed	25/256 Partitions, Violations =	14
Routed	26/256 Partitions, Violations =	14
Routed	27/256 Partitions, Violations =	5
Routed	28/256 Partitions, Violations =	5
Routed	29/256 Partitions, Violations =	5
Routed	30/256 Partitions, Violations =	5
Routed	31/256 Partitions, Violations =	13
Routed	32/256 Partitions, Violations =	17
Routed	33/256 Partitions, Violations =	18
Routed	34/256 Partitions, Violations =	18
Routed	35/256 Partitions, Violations =	18
Routed	36/256 Partitions, Violations =	18
Routed	37/256 Partitions, Violations =	20
Routed	38/256 Partitions, Violations =	29
Routed	39/256 Partitions, Violations =	17
Routed	40/256 Partitions, Violations =	13
Routed	41/256 Partitions, Violations =	12
Routed	42/256 Partitions, Violations =	16
Routed	43/256 Partitions, Violations =	16
Routed	44/256 Partitions, Violations =	16
Routed	45/256 Partitions, Violations =	18
Routed	46/256 Partitions, Violations =	18
Routed	47/256 Partitions, Violations =	22
Routed	48/256 Partitions, Violations =	11
Routed	49/256 Partitions, Violations =	12
Routed	50/256 Partitions, Violations =	16
Routed	51/256 Partitions, Violations =	12
Routed	52/256 Partitions, Violations =	12
Routed	53/256 Partitions, Violations =	12
Routed	54/256 Partitions, Violations =	10
Routed	55/256 Partitions, Violations =	13
Routed	56/256 Partitions, Violations =	13
Routed	57/256 Partitions, Violations =	13
Routed	58/256 Partitions, Violations =	11
Routed	59/256 Partitions, Violations =	11
Routed	60/256 Partitions, Violations =	11
Routed	61/256 Partitions, Violations =	7
Routed	62/256 Partitions, Violations =	7
Routed	63/256 Partitions, Violations =	7
Routed	64/256 Partitions, Violations =	7
Routed	65/256 Partitions, Violations =	4
Routed	66/256 Partitions, Violations =	4
Routed	67/256 Partitions, Violations =	4
Routed	68/256 Partitions, Violations =	6
Routed	69/256 Partitions, Violations =	6
Routed	70/256 Partitions, Violations =	6
Routed	71/256 Partitions, Violations =	6
Routed	72/256 Partitions, Violations =	6
Routed	73/256 Partitions, Violations =	6
Routed	74/256 Partitions, Violations =	6
Routed	75/256 Partitions, Violations =	6
Routed	76/256 Partitions, Violations =	6
Routed	77/256 Partitions, Violations =	6
Routed	78/256 Partitions, Violations =	6
Routed	79/256 Partitions, Violations =	6
Routed	80/256 Partitions, Violations =	6
Routed	81/256 Partitions, Violations =	5
Routed	82/256 Partitions, Violations =	5
Routed	83/256 Partitions, Violations =	7
Routed	84/256 Partitions, Violations =	7
Routed	85/256 Partitions, Violations =	7
Routed	86/256 Partitions, Violations =	7
Routed	87/256 Partitions, Violations =	9
Routed	88/256 Partitions, Violations =	9
Routed	89/256 Partitions, Violations =	9
Routed	90/256 Partitions, Violations =	9
Routed	91/256 Partitions, Violations =	9
Routed	92/256 Partitions, Violations =	9
Routed	93/256 Partitions, Violations =	9
Routed	94/256 Partitions, Violations =	8
Routed	95/256 Partitions, Violations =	8
Routed	96/256 Partitions, Violations =	6
Routed	97/256 Partitions, Violations =	6
Routed	98/256 Partitions, Violations =	6
Routed	99/256 Partitions, Violations =	6
Routed	100/256 Partitions, Violations =	16
Routed	101/256 Partitions, Violations =	15
Routed	102/256 Partitions, Violations =	15
Routed	103/256 Partitions, Violations =	15
Routed	104/256 Partitions, Violations =	15
Routed	105/256 Partitions, Violations =	15
Routed	106/256 Partitions, Violations =	17
Routed	107/256 Partitions, Violations =	17
Routed	108/256 Partitions, Violations =	17
Routed	109/256 Partitions, Violations =	17
Routed	110/256 Partitions, Violations =	21
Routed	111/256 Partitions, Violations =	21
Routed	112/256 Partitions, Violations =	21
Routed	113/256 Partitions, Violations =	21
Routed	114/256 Partitions, Violations =	18
Routed	115/256 Partitions, Violations =	28
Routed	116/256 Partitions, Violations =	28
Routed	117/256 Partitions, Violations =	28
Routed	118/256 Partitions, Violations =	28
Routed	119/256 Partitions, Violations =	28
Routed	120/256 Partitions, Violations =	28
Routed	121/256 Partitions, Violations =	28
Routed	122/256 Partitions, Violations =	28
Routed	123/256 Partitions, Violations =	28
Routed	124/256 Partitions, Violations =	28
Routed	125/256 Partitions, Violations =	30
Routed	126/256 Partitions, Violations =	30
Routed	127/256 Partitions, Violations =	30
Routed	128/256 Partitions, Violations =	30
Routed	129/256 Partitions, Violations =	30
Routed	130/256 Partitions, Violations =	16
Routed	131/256 Partitions, Violations =	15
Routed	132/256 Partitions, Violations =	15
Routed	133/256 Partitions, Violations =	15
Routed	134/256 Partitions, Violations =	15
Routed	135/256 Partitions, Violations =	15
Routed	136/256 Partitions, Violations =	15
Routed	137/256 Partitions, Violations =	15
Routed	138/256 Partitions, Violations =	15
Routed	139/256 Partitions, Violations =	15
Routed	140/256 Partitions, Violations =	15
Routed	141/256 Partitions, Violations =	16
Routed	142/256 Partitions, Violations =	16
Routed	143/256 Partitions, Violations =	17
Routed	144/256 Partitions, Violations =	17
Routed	145/256 Partitions, Violations =	17
Routed	146/256 Partitions, Violations =	19
Routed	147/256 Partitions, Violations =	19
Routed	148/256 Partitions, Violations =	19
Routed	149/256 Partitions, Violations =	19
Routed	150/256 Partitions, Violations =	19
Routed	151/256 Partitions, Violations =	19
Routed	152/256 Partitions, Violations =	19
Routed	153/256 Partitions, Violations =	19
Routed	154/256 Partitions, Violations =	19
Routed	155/256 Partitions, Violations =	18
Routed	156/256 Partitions, Violations =	20
Routed	157/256 Partitions, Violations =	19
Routed	158/256 Partitions, Violations =	19
Routed	159/256 Partitions, Violations =	21
Routed	160/256 Partitions, Violations =	20
Routed	161/256 Partitions, Violations =	16
Routed	162/256 Partitions, Violations =	16
Routed	163/256 Partitions, Violations =	16
Routed	164/256 Partitions, Violations =	16
Routed	165/256 Partitions, Violations =	16
Routed	166/256 Partitions, Violations =	16
Routed	167/256 Partitions, Violations =	16
Routed	168/256 Partitions, Violations =	16
Routed	169/256 Partitions, Violations =	18
Routed	170/256 Partitions, Violations =	18
Routed	171/256 Partitions, Violations =	18
Routed	172/256 Partitions, Violations =	18
Routed	173/256 Partitions, Violations =	20
Routed	174/256 Partitions, Violations =	20
Routed	175/256 Partitions, Violations =	20
Routed	176/256 Partitions, Violations =	20
Routed	177/256 Partitions, Violations =	20
Routed	178/256 Partitions, Violations =	20
Routed	179/256 Partitions, Violations =	20
Routed	180/256 Partitions, Violations =	20
Routed	181/256 Partitions, Violations =	16
Routed	182/256 Partitions, Violations =	17
Routed	183/256 Partitions, Violations =	18
Routed	184/256 Partitions, Violations =	24
Routed	185/256 Partitions, Violations =	24
Routed	186/256 Partitions, Violations =	22
Routed	187/256 Partitions, Violations =	22
Routed	188/256 Partitions, Violations =	22
Routed	189/256 Partitions, Violations =	22
Routed	190/256 Partitions, Violations =	22
Routed	191/256 Partitions, Violations =	22
Routed	192/256 Partitions, Violations =	22
Routed	193/256 Partitions, Violations =	24
Routed	194/256 Partitions, Violations =	24
Routed	195/256 Partitions, Violations =	20
Routed	196/256 Partitions, Violations =	18
Routed	197/256 Partitions, Violations =	18
Routed	198/256 Partitions, Violations =	18
Routed	199/256 Partitions, Violations =	18
Routed	200/256 Partitions, Violations =	18
Routed	201/256 Partitions, Violations =	18
Routed	202/256 Partitions, Violations =	18
Routed	203/256 Partitions, Violations =	16
Routed	204/256 Partitions, Violations =	16
Routed	205/256 Partitions, Violations =	18
Routed	206/256 Partitions, Violations =	18
Routed	207/256 Partitions, Violations =	17
Routed	208/256 Partitions, Violations =	17
Routed	209/256 Partitions, Violations =	17
Routed	210/256 Partitions, Violations =	17
Routed	211/256 Partitions, Violations =	17
Routed	212/256 Partitions, Violations =	17
Routed	213/256 Partitions, Violations =	17
Routed	214/256 Partitions, Violations =	15
Routed	215/256 Partitions, Violations =	15
Routed	216/256 Partitions, Violations =	17
Routed	217/256 Partitions, Violations =	17
Routed	218/256 Partitions, Violations =	19
Routed	219/256 Partitions, Violations =	21
Routed	220/256 Partitions, Violations =	21
Routed	221/256 Partitions, Violations =	21
Routed	222/256 Partitions, Violations =	21
Routed	223/256 Partitions, Violations =	22
Routed	224/256 Partitions, Violations =	20
Routed	225/256 Partitions, Violations =	20
Routed	226/256 Partitions, Violations =	20
Routed	227/256 Partitions, Violations =	21
Routed	228/256 Partitions, Violations =	21
Routed	229/256 Partitions, Violations =	21
Routed	230/256 Partitions, Violations =	20
Routed	231/256 Partitions, Violations =	20
Routed	232/256 Partitions, Violations =	20
Routed	233/256 Partitions, Violations =	20
Routed	234/256 Partitions, Violations =	20
Routed	235/256 Partitions, Violations =	20
Routed	236/256 Partitions, Violations =	20
Routed	237/256 Partitions, Violations =	20
Routed	238/256 Partitions, Violations =	20
Routed	239/256 Partitions, Violations =	24
Routed	240/256 Partitions, Violations =	27
Routed	241/256 Partitions, Violations =	27
Routed	242/256 Partitions, Violations =	27
Routed	243/256 Partitions, Violations =	29
Routed	244/256 Partitions, Violations =	33
Routed	245/256 Partitions, Violations =	26
Routed	246/256 Partitions, Violations =	26
Routed	247/256 Partitions, Violations =	26
Routed	248/256 Partitions, Violations =	24
Routed	249/256 Partitions, Violations =	20
Routed	251/256 Partitions, Violations =	20
Routed	252/256 Partitions, Violations =	21
Routed	253/256 Partitions, Violations =	21
Routed	254/256 Partitions, Violations =	21
Routed	255/256 Partitions, Violations =	21
Routed	256/256 Partitions, Violations =	21

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21
	Diff net spacing : 12
	Less than NDR width : 1
	Same net spacing : 2
	Short : 2
	Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 0] Total (MB): Used   32  Alloctr   33  Proc 1346 

End DR iteration 0 with 256 parts

Start DR iteration 1: non-uniform partition
Routed	1/11 Partitions, Violations =	16
Routed	2/11 Partitions, Violations =	14
Routed	3/11 Partitions, Violations =	12
Routed	4/11 Partitions, Violations =	10
Routed	5/11 Partitions, Violations =	8
Routed	6/11 Partitions, Violations =	6
Routed	7/11 Partitions, Violations =	4
Routed	8/11 Partitions, Violations =	3
Routed	9/11 Partitions, Violations =	2
Routed	10/11 Partitions, Violations =	1
Routed	11/11 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 1] Total (MB): Used   32  Alloctr   33  Proc 1346 

End DR iteration 1 with 11 parts

Updating the database ...
Saving cell SystemTopEstimateArea.CEL;1 as SystemTop_INIT_RT_itr1.
SystemTop_INIT_RT_itr1 saved successfully.
Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR] Total (MB): Used   27  Alloctr   28  Proc 1347 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 1347 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    48626 micron
Total Number of Contacts =             14476
Total Number of Wires =                13084
Total Number of PtConns =              1
Total Number of Routed Wires =       13084
Total Routed Wire Length =           48626 micron
Total Number of Routed Contacts =       14476
	Layer      metal1 :       2664 micron
	Layer      metal2 :      17944 micron
	Layer      metal3 :      22718 micron
	Layer      metal4 :       4437 micron
	Layer      metal5 :        685 micron
	Layer      metal6 :        177 micron
	Layer      metal7 :          0 micron
	Layer      metal8 :          0 micron
	Layer      metal9 :          0 micron
	Layer     metal10 :          0 micron
	Via        via5_0 :         16
	Via        via4_0 :        114
	Via        via3_2 :        990
	Via        via2_8 :       6470
	Via   via2_8(rot) :         13
	Via        via2_5 :        108
	Via        via1_4 :       3513
	Via   via1_4(rot) :       2779
	Via        via1_0 :         11
	Via        via1_3 :         18
	Via   via1_3(rot) :          2
	Via        via1_5 :        288
	Via   via1_5(rot) :        154

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14476 vias)
 
    Layer via1       =  0.00% (0      / 6765    vias)
        Un-optimized = 100.00% (6765    vias)
    Layer via2       =  0.00% (0      / 6591    vias)
        Un-optimized = 100.00% (6591    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14476 vias)
 
    Layer via1       =  0.00% (0      / 6765    vias)
    Layer via2       =  0.00% (0      / 6591    vias)
    Layer via3       =  0.00% (0      / 990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14476 vias)
 
    Layer via1       =  0.00% (0      / 6765    vias)
        Un-optimized = 100.00% (6765    vias)
    Layer via2       =  0.00% (0      / 6591    vias)
        Un-optimized = 100.00% (6591    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

Total number of nets = 1930
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Dec 26 20:44:14 2024
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 130 Mbytes -- main task 265 Mbytes.
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ClockDividerTopSys8/ClockDivider8Top/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ClockDividerTopSys8/ClockDivider4Top/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/FSMTopTX/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/SerializerTop/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/ParityCalcTop/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
Information: End rc update.
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Information: There are 273 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: Total 1992 nets in the design, 1856 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
 
****************************************
Report : qor
Design : SystemTop
Version: L-2016.03-SP1
Date   : Thu Dec 26 20:44:16 2024
****************************************


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:         11.86
  Critical Path Slack:           7.90
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.56
  Critical Path Slack:          38.95
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.33
  Critical Path Slack:          18.93
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.32
  Critical Path Slack:          18.86
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.33
  Critical Path Slack:          18.28
  Critical Path Clk Period:   8320.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.82
  Critical Path Slack:          38.26
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        2079.41
  Critical Path Clk Period:   2080.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        4159.41
  Critical Path Clk Period:   4160.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.32
  Critical Path Slack:          18.21
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:       1082
  Leaf Cell Count:               1540
  Buf/Inv Cell Count:             328
  Buf Cell Count:                  93
  Inv Cell Count:                 235
  CT Buf/Inv Cell Count:           61
  Combinational Cell Count:      1263
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1814.120008
  Noncombinational Area:  1821.302024
  Buf/Inv Area:            355.110000
  Total Buffer Area:           120.76
  Total Inverter Area:         234.35
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       26267.19
  Net YLength        :       22453.00
  -----------------------------------
  Cell Area:              3635.422032
  Design Area:            3635.422032
  Net Length        :        48720.19


  Design Rules
  -----------------------------------
  Total Number of Nets:          1947
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.84
  -----------------------------------------
  Overall Compile Time:                0.91
  Overall Compile Wall Clock Time:     0.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 3  (with Crosstalk delta delays)

  --------------------------------------------------------------------


Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0058 TNS: 0.0110  Number of Violating Path: 3
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Thu Dec 26 20:44:16 2024

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 3521.6
  Total fixed cell area: 113.8
  Total physical cell area: 3635.4
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0058  TNS: 0.0110  Number of Violating Paths: 3  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Peak Noise Fix
  -------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01    3638.6      0.00       0.0       0.0 RegisterFileTop/n441          -0.01  

  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01    3639.4      0.00       0.0       0.0 UART_TOP/UART_TX_Top/SerializerTop/parallel_reg[6]/D     -0.01  
    0:00:01    3640.2      0.00       0.0       0.0 DataSyncToTX/SyncBit4/int_sig_reg/D     -0.00  
    0:00:01    3641.0      0.00       0.0       0.0 DataSyncToTX/SyncBit5/int_sig_reg/D      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:17 2024
****************************************
Std cell utilization: 9.09%  (13688/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.83%  (13260/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13688    sites, (non-fixed:13260  fixed:428)
                      1543     cells, (non-fixed:1477   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  1.46 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:17 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 7 (out of 1477) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:17 2024
****************************************

avg cell displacement:    0.448 um ( 0.32 row height)
max cell displacement:    0.495 um ( 0.35 row height)
std deviation:            0.070 um ( 0.05 row height)
number of cell moved:         3 cells (out of 1477 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

Legalizing 6 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:17 2024
****************************************

avg cell displacement:    0.652 um ( 0.47 row height)
max cell displacement:    0.755 um ( 0.54 row height)
std deviation:            0.098 um ( 0.07 row height)
number of cell moved:         3 cells (out of 1477 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2800), object's width and height(440140,440400). (PSYN-523)
Warning: Die area is not integer multiples of min site width (380), object's width and height(440140,440400). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Warning: The 'via2_8' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Warning: The 'via5_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Split 3 nets of total 3 nets.
Updating the database ...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
ROPT:    Optimization Stage 1 Done             Thu Dec 26 20:44:17 2024
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Stage 1 Eco Route             Thu Dec 26 20:44:18 2024

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Warning: The 'via2_8' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'via3_2' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'via4_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Warning: The 'via5_0' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   20  Alloctr   19  Proc    0 
[ECO: Extraction] Total (MB): Used   22  Alloctr   23  Proc 1347 
Num of eco nets = 1933
Num of open eco nets = 10
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 1347 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 1347 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,220.07,220.20)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 1347 
Net statistics:
Total number of nets     = 1933
Number of nets to route  = 10
Number of single or zero port nets = 42
Number of nets with min-layer-mode soft = 65
Number of nets with min-layer-mode soft-cost-medium = 65
Number of nets with max-layer-mode hard = 65
10 nets are partially connected,
 of which 10 are detail routed and 0 are global routed.
1881 nets are fully connected,
 of which 1881 are detail routed and 0 are global routed.
23 nets have non-default rule SystemCTRules
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 1347 
Average gCell capacity  8.93	 on layer (1)	 metal1
Average gCell capacity  7.42	 on layer (2)	 metal2
Average gCell capacity  10.07	 on layer (3)	 metal3
Average gCell capacity  5.03	 on layer (4)	 metal4
Average gCell capacity  5.03	 on layer (5)	 metal5
Average gCell capacity  3.13	 on layer (6)	 metal6
Average gCell capacity  0.71	 on layer (7)	 metal7
Average gCell capacity  0.00	 on layer (8)	 metal8
Average gCell capacity  0.00	 on layer (9)	 metal9
Average gCell capacity  0.00	 on layer (10)	 metal10
Average number of tracks per gCell 10.08	 on layer (1)	 metal1
Average number of tracks per gCell 7.43	 on layer (2)	 metal2
Average number of tracks per gCell 10.08	 on layer (3)	 metal3
Average number of tracks per gCell 5.04	 on layer (4)	 metal4
Average number of tracks per gCell 5.04	 on layer (5)	 metal5
Average number of tracks per gCell 5.04	 on layer (6)	 metal6
Average number of tracks per gCell 1.77	 on layer (7)	 metal7
Average number of tracks per gCell 1.77	 on layer (8)	 metal8
Average number of tracks per gCell 0.89	 on layer (9)	 metal9
Average number of tracks per gCell 0.88	 on layer (10)	 metal10
Number of gCells = 243360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   30  Alloctr   31  Proc 1347 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 1347 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 1347 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   30  Alloctr   31  Proc 1347 
Initial. Routing result:
Initial. Both Dirs: Overflow =    12 Max = 3 GRCs =     6 (0.01%)
Initial. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.02%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal3     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal4     Overflow =     8 Max = 3 (GRCs =  2) GRCs =     4 (0.02%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 6.76 0.14 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
metal2   59.2 24.8 10.5 1.42 2.08 1.22 0.26 0.21 0.05 0.00 0.00 0.00 0.00 0.00
metal3   61.4 26.0 0.00 9.29 0.00 1.76 0.69 0.29 0.44 0.02 0.01 0.00 0.00 0.00
metal4   87.4 8.39 0.00 1.20 0.00 0.00 0.20 0.00 2.55 0.00 0.18 0.00 0.01 0.01
metal5   97.8 1.44 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 9.02 1.43 1.58 0.28 0.40 0.15 0.07 0.50 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 6.42
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 2.42
Initial. Layer metal3 wire length = 4.00
Initial. Layer metal4 wire length = 0.00
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 19
Initial. Via via1_4 count = 8
Initial. Via via2_8 count = 11
Initial. Via via3_2 count = 0
Initial. Via via4_0 count = 0
Initial. Via via5_0 count = 0
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   30  Alloctr   31  Proc 1347 
phase1. Routing result:
phase1. Both Dirs: Overflow =    12 Max = 3 GRCs =     6 (0.01%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.02%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal3     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal4     Overflow =     8 Max = 3 (GRCs =  2) GRCs =     4 (0.02%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 6.76 0.14 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
metal2   59.2 24.8 10.5 1.42 2.08 1.22 0.26 0.21 0.05 0.00 0.00 0.00 0.00 0.00
metal3   61.4 26.0 0.00 9.29 0.00 1.76 0.69 0.29 0.44 0.02 0.01 0.00 0.00 0.00
metal4   87.4 8.39 0.00 1.20 0.00 0.00 0.20 0.00 2.55 0.00 0.18 0.00 0.01 0.01
metal5   97.8 1.44 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 9.02 1.43 1.58 0.28 0.40 0.15 0.07 0.50 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 6.42
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 2.42
phase1. Layer metal3 wire length = 4.00
phase1. Layer metal4 wire length = 0.00
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 19
phase1. Via via1_4 count = 8
phase1. Via via2_8 count = 11
phase1. Via via3_2 count = 0
phase1. Via via4_0 count = 0
phase1. Via via5_0 count = 0
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   30  Alloctr   31  Proc 1347 
phase2. Routing result:
phase2. Both Dirs: Overflow =    12 Max = 3 GRCs =     6 (0.01%)
phase2. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.02%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal3     Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal4     Overflow =     8 Max = 3 (GRCs =  2) GRCs =     4 (0.02%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 6.76 0.14 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
metal2   59.2 24.8 10.5 1.42 2.08 1.22 0.26 0.21 0.05 0.00 0.00 0.00 0.00 0.00
metal3   61.4 26.0 0.00 9.29 0.00 1.76 0.69 0.29 0.44 0.02 0.01 0.00 0.00 0.00
metal4   87.4 8.39 0.00 1.20 0.00 0.00 0.20 0.00 2.55 0.00 0.18 0.00 0.01 0.01
metal5   97.8 1.44 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00 0.00 0.00
metal6   99.4 0.51 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 9.02 1.43 1.58 0.28 0.40 0.15 0.07 0.50 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 6.42
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 2.42
phase2. Layer metal3 wire length = 4.00
phase2. Layer metal4 wire length = 0.00
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 19
phase2. Via via1_4 count = 8
phase2. Via via2_8 count = 11
phase2. Via via3_2 count = 0
phase2. Via via4_0 count = 0
phase2. Via via5_0 count = 0
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   30  Alloctr   31  Proc 1347 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  5.62 %
Peak    vertical track utilization   = 76.92 %
Average horizontal track utilization =  3.96 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1347 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1347 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   27  Alloctr   28  Proc 1347 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: GR] Total (MB): Used   27  Alloctr   28  Proc 1347 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   23  Alloctr   24  Proc 1347 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 13 of 27


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   24  Proc 1347 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   24  Proc 1347 

Number of wires with overlap after iteration 1 = 8 of 21


Wire length and via report:
---------------------------
Number of metal1 wires: 3 		  : 0
Number of metal2 wires: 12 		 via1_4: 8
Number of metal3 wires: 6 		 via2_8: 11
Number of metal4 wires: 0 		 via3_2: 0
Number of metal5 wires: 0 		 via4_0: 0
Number of metal6 wires: 0 		 via5_0: 0
Number of metal7 wires: 0 		 via6_0: 0
Number of metal8 wires: 0 		 via7_0: 0
Number of metal9 wires: 0 		 via8_0: 0
Number of metal10 wires: 0 		 via9_0: 0
Total number of wires: 21 		 vias: 19

Total metal1 wire length: 0.4
Total metal2 wire length: 4.7
Total metal3 wire length: 4.2
Total metal4 wire length: 0.0
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 9.3

Longest metal1 wire length: 0.2
Longest metal2 wire length: 1.3
Longest metal3 wire length: 0.9
Longest metal4 wire length: 0.0
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   23  Proc 1347 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: CDR] Total (MB): Used   23  Alloctr   23  Proc 1347 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	7
Checked	5/16 Partitions, Violations =	7
Checked	6/16 Partitions, Violations =	7
Checked	7/16 Partitions, Violations =	7
Checked	8/16 Partitions, Violations =	7
Checked	9/16 Partitions, Violations =	7
Checked	10/16 Partitions, Violations =	8
Checked	11/16 Partitions, Violations =	8
Checked	12/16 Partitions, Violations =	10
Checked	13/16 Partitions, Violations =	10
Checked	14/16 Partitions, Violations =	10
Checked	15/16 Partitions, Violations =	10
Checked	16/16 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   28  Alloctr   29  Proc 1347 

Total Wire Length =                    48632 micron
Total Number of Contacts =             14490
Total Number of Wires =                13087
Total Number of PtConns =              3
Total Number of Routed Wires =       13087
Total Routed Wire Length =           48632 micron
Total Number of Routed Contacts =       14490
	Layer      metal1 :       2666 micron
	Layer      metal2 :      17947 micron
	Layer      metal3 :      22720 micron
	Layer      metal4 :       4437 micron
	Layer      metal5 :        685 micron
	Layer      metal6 :        177 micron
	Layer      metal7 :          0 micron
	Layer      metal8 :          0 micron
	Layer      metal9 :          0 micron
	Layer     metal10 :          0 micron
	Via        via5_0 :         16
	Via        via4_0 :        114
	Via        via3_2 :        990
	Via        via2_8 :       6478
	Via   via2_8(rot) :         13
	Via        via2_5 :        108
	Via        via1_4 :       3516
	Via   via1_4(rot) :       2782
	Via        via1_0 :         11
	Via        via1_3 :         18
	Via   via1_3(rot) :          2
	Via        via1_5 :        288
	Via   via1_5(rot) :        154

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14490 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6599    vias)
        Un-optimized = 100.00% (6599    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14490 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
    Layer via2       =  0.00% (0      / 6599    vias)
    Layer via3       =  0.00% (0      / 990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14490 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6599    vias)
        Un-optimized = 100.00% (6599    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
Total number of nets = 1933, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/6 Partitions, Violations =	23
Routed	2/6 Partitions, Violations =	19
Routed	3/6 Partitions, Violations =	8
Routed	4/6 Partitions, Violations =	6
Routed	5/6 Partitions, Violations =	5
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 0] Total (MB): Used   28  Alloctr   29  Proc 1347 

End DR iteration 0 with 6 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    48631 micron
Total Number of Contacts =             14489
Total Number of Wires =                13085
Total Number of PtConns =              1
Total Number of Routed Wires =       13085
Total Routed Wire Length =           48631 micron
Total Number of Routed Contacts =       14489
	Layer      metal1 :       2661 micron
	Layer      metal2 :      17947 micron
	Layer      metal3 :      22723 micron
	Layer      metal4 :       4437 micron
	Layer      metal5 :        685 micron
	Layer      metal6 :        177 micron
	Layer      metal7 :          0 micron
	Layer      metal8 :          0 micron
	Layer      metal9 :          0 micron
	Layer     metal10 :          0 micron
	Via        via5_0 :         16
	Via        via4_0 :        114
	Via        via3_2 :        990
	Via        via2_8 :       6477
	Via   via2_8(rot) :         13
	Via        via2_5 :        108
	Via        via1_4 :       3514
	Via   via1_4(rot) :       2784
	Via        via1_0 :         11
	Via        via1_3 :         18
	Via   via1_3(rot) :          2
	Via        via1_5 :        288
	Via   via1_5(rot) :        154

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   26  Alloctr   27  Proc 1347 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   26  Alloctr   27  Proc 1347 
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 1347 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 1347 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = RegisterFileTop/n16
Net 2 = RegisterFileTop/n23
Net 3 = n11
Net 4 = n18
Net 5 = ALUTop/n130
Net 6 = ALUTop/div_36/u_div\/PartRem[4][1]
Net 7 = ALUTop/div_36/u_div\/PartRem[1][4]
Net 8 = ALUTop/div_36/u_div\/PartRem[5][1]
Net 9 = ALUTop/div_36/u_div\/PartRem[3][3]
Net 10 = ALUTop/div_36/u_div\/PartRem[5][2]
Net 11 = ALUTop/div_36/u_div\/PartRem[4][3]
Net 12 = ALUTop/div_36/u_div\/PartRem[3][4]
Net 13 = ALUTop/div_36/u_div\/PartRem[2][5]
Net 14 = ALUTop/div_36/u_div\/PartRem[7][1]
Net 15 = ALUTop/div_36/u_div\/PartRem[6][2]
Net 16 = ALUTop/div_36/u_div\/PartRem[5][3]
Net 17 = ALUTop/div_36/u_div\/PartRem[4][4]
Net 18 = ALUTop/div_36/u_div\/PartRem[3][5]
Net 19 = ALUTop/div_36/u_div\/PartRem[1][1]
Net 20 = ALUTop/div_36/u_div\/PartRem[2][1]
Net 21 = ALUTop/div_36/u_div\/PartRem[1][2]
Net 22 = ALUTop/div_36/u_div\/PartRem[3][1]
Net 23 = ALUTop/div_36/u_div\/PartRem[2][2]
Net 24 = ALUTop/div_36/u_div\/PartRem[1][3]
Net 25 = ALUTop/mult_32/ab[5][2]
Net 26 = ALUTop/mult_32/ab[6][5]
Net 27 = ALUTop/mult_32/ab[2][0]
Net 28 = ALUTop/mult_32/ab[2][1]
Net 29 = ALUTop/mult_32/ab[2][2]
Net 30 = ALUTop/mult_32/ab[2][5]
Net 31 = ALUTop/mult_32/ab[3][0]
Net 32 = ALUTop/mult_32/ab[3][1]
Net 33 = ALUTop/mult_32/ab[3][2]
Net 34 = ALUTop/mult_32/ab[3][5]
Net 35 = ALUTop/mult_32/ab[3][6]
Net 36 = ALUTop/mult_32/ab[4][0]
Net 37 = ALUTop/mult_32/ab[4][1]
Net 38 = ALUTop/mult_32/ab[4][5]
Net 39 = ALUTop/mult_32/ab[5][1]
Net 40 = RegisterFileTop/n260
Net 41 = RegisterFileTop/n268
Net 42 = Operand_A_Top[3]
Net 43 = Operand_A_Top[2]
Net 44 = Operand_A_Top[6]
Net 45 = Operand_A_Top[7]
Net 46 = DataSyncToTX/SyncBit5/n5
Net 47 = Operand_A_Top[5]
Net 48 = Operand_A_Top[4]
Net 49 = DataSyncToTX/SyncBit4/n6
Net 50 = UART_TOP/UART_TX_Top/SerializerTop/n36
Net 51 = DataSyncToTX/SyncBit5/n1
Net 52 = DataSyncToTX/SyncBit4/n1
Net 53 = DataSyncToTX/SyncBit5/n9
Net 54 = DataSyncToTX/SyncBit4/n9
Net 55 = UART_TOP/UART_TX_Top/SerializerTop/n1
Total number of changed nets = 55 (out of 1933)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 1347 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   24  Proc 1347 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    48631 micron
Total Number of Contacts =             14489
Total Number of Wires =                13085
Total Number of PtConns =              1
Total Number of Routed Wires =       13085
Total Routed Wire Length =           48631 micron
Total Number of Routed Contacts =       14489
	Layer      metal1 :       2661 micron
	Layer      metal2 :      17947 micron
	Layer      metal3 :      22723 micron
	Layer      metal4 :       4437 micron
	Layer      metal5 :        685 micron
	Layer      metal6 :        177 micron
	Layer      metal7 :          0 micron
	Layer      metal8 :          0 micron
	Layer      metal9 :          0 micron
	Layer     metal10 :          0 micron
	Via        via5_0 :         16
	Via        via4_0 :        114
	Via        via3_2 :        990
	Via        via2_8 :       6477
	Via   via2_8(rot) :         13
	Via        via2_5 :        108
	Via        via1_4 :       3514
	Via   via1_4(rot) :       2784
	Via        via1_0 :         11
	Via        via1_3 :         18
	Via   via1_3(rot) :          2
	Via        via1_5 :        288
	Via   via1_5(rot) :        154

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 

Total number of nets = 1933
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    48631 micron
Total Number of Contacts =             14489
Total Number of Wires =                13085
Total Number of PtConns =              1
Total Number of Routed Wires =       13085
Total Routed Wire Length =           48631 micron
Total Number of Routed Contacts =       14489
	Layer      metal1 :       2661 micron
	Layer      metal2 :      17947 micron
	Layer      metal3 :      22723 micron
	Layer      metal4 :       4437 micron
	Layer      metal5 :        685 micron
	Layer      metal6 :        177 micron
	Layer      metal7 :          0 micron
	Layer      metal8 :          0 micron
	Layer      metal9 :          0 micron
	Layer     metal10 :          0 micron
	Via        via5_0 :         16
	Via        via4_0 :        114
	Via        via3_2 :        990
	Via        via2_8 :       6477
	Via   via2_8(rot) :         13
	Via        via2_5 :        108
	Via        via1_4 :       3514
	Via   via1_4(rot) :       2784
	Via        via1_0 :         11
	Via        via1_3 :         18
	Via   via1_3(rot) :          2
	Via        via1_5 :        288
	Via   via1_5(rot) :        154

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 14489 vias)
 
    Layer via1       =  0.00% (0      / 6771    vias)
        Un-optimized = 100.00% (6771    vias)
    Layer via2       =  0.00% (0      / 6598    vias)
        Un-optimized = 100.00% (6598    vias)
    Layer via3       =  0.00% (0      / 990     vias)
        Un-optimized = 100.00% (990     vias)
    Layer via4       =  0.00% (0      / 114     vias)
        Un-optimized = 100.00% (114     vias)
    Layer via5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 55 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1347 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Thu Dec 26 20:44:19 2024
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 130 Mbytes -- main task 265 Mbytes.
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ClockDividerTopSys8/ClockDivider8Top/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ClockDividerTopSys8/ClockDivider4Top/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/FSMTopTX/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/SerializerTop/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'UART_TOP/UART_TX_Top/ParityCalcTop/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
Information: End rc update.
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Information: There are 273 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: Total 1955 nets in the design, 1859 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_2' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_4' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_ref_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_uart_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'scan_tx_clk_mux' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (ref_clk_mux with source pin REF_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_2 with source pin ClockDividerTopSys8/ClockDivider2Top/o_div_clk) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (uart_clk_mux with source pin UART_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (tx_clk_mux with source pin TX_SCAN_MUX/OUT) (fall_edge) is not satisfied. (TIM-255)
 
****************************************
Report : qor
Design : SystemTop
Version: L-2016.03-SP1
Date   : Thu Dec 26 20:44:22 2024
****************************************


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:         11.86
  Critical Path Slack:           7.90
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.56
  Critical Path Slack:          38.95
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          1.39
  Critical Path Slack:          18.88
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.32
  Critical Path Slack:          18.86
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          1.39
  Critical Path Slack:          18.23
  Critical Path Clk Period:   8320.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.82
  Critical Path Slack:          38.26
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        2079.41
  Critical Path Clk Period:   2080.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:        4159.41
  Critical Path Clk Period:   4160.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.32
  Critical Path Slack:          18.21
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:       1082
  Leaf Cell Count:               1543
  Buf/Inv Cell Count:             331
  Buf Cell Count:                  96
  Inv Cell Count:                 235
  CT Buf/Inv Cell Count:           61
  Combinational Cell Count:      1266
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1819.706007
  Noncombinational Area:  1821.302024
  Buf/Inv Area:            357.504000
  Total Buffer Area:           123.16
  Total Inverter Area:         234.35
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       26269.24
  Net YLength        :       22455.37
  -----------------------------------
  Cell Area:              3641.008031
  Design Area:            3641.008031
  Net Length        :        48724.61


  Design Rules
  -----------------------------------
  Total Number of Nets:          1950
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.23
  -----------------------------------------
  Overall Compile Time:                1.35
  Overall Compile Wall Clock Time:     1.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)

  Loading design 'SystemTop'




Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.13 0.13 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.092 0.092 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.16 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.15 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 3527.2
  Total fixed cell area: 113.8
  Total physical cell area: 3641.0
  Core area: (20000 20000 420140 420400)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 3527.2
  Total fixed cell area: 113.8
  Total physical cell area: 3641.0
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00    3641.0      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 36 Mbytes -- main task 265 Mbytes.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************
Std cell utilization: 9.09%  (13688/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.83%  (13260/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13688    sites, (non-fixed:13260  fixed:428)
                      1543     cells, (non-fixed:1477   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  1.46 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1209 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************

avg cell displacement:    0.375 um ( 0.27 row height)
max cell displacement:    1.321 um ( 0.94 row height)
std deviation:            0.199 um ( 0.14 row height)
number of cell moved:      1202 cells (out of 1477 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 3527.2
  Total fixed cell area: 113.8
  Total physical cell area: 3641.0
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:20    3641.0      0.00       0.0       0.4                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:20    3641.0      0.00       0.0       0.4                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************
Std cell utilization: 9.09%  (13688/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.83%  (13260/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13688    sites, (non-fixed:13260  fixed:428)
                      1543     cells, (non-fixed:1477   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  1.46 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:42 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 3527.2
  Total fixed cell area: 113.8
  Total physical cell area: 3641.0
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21    3641.0      0.00       0.0       0.4                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21    3641.0      0.00       0.0       0.4                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:43 2024
****************************************
Std cell utilization: 9.09%  (13688/(150579-0))
(Non-fixed + Fixed)
Std cell utilization: 8.83%  (13260/(150579-428))
(Non-fixed only)
Chip area:            150579   sites, bbox (10.00 10.00 210.07 210.20) um
Std cell area:        13688    sites, (non-fixed:13260  fixed:428)
                      1543     cells, (non-fixed:1477   fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      428      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  1.46 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 143)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:43 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : SystemTop
  Version: L-2016.03-SP1
  Date   : Thu Dec 26 20:44:43 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 3527.2
  Total fixed cell area: 113.8
  Total physical cell area: 3641.0
  Core area: (20000 20000 420140 420400)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 143 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2800), object's width and height(440140,440400). (PSYN-523)
Warning: Die area is not integer multiples of min site width (380), object's width and height(440140,440400). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 51, MEM: 278528000


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:            48.0000
  Critical Path Length:       12.1924
  Critical Path Slack:         7.5650
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        1.5822
  Critical Path Slack:        38.9286
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        1.3772
  Critical Path Slack:        18.8844
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.3944
  Critical Path Slack:        18.7884
  Critical Path Clk Period: 3000.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        1.3772
  Critical Path Slack:        18.2433
  Critical Path Clk Period: 8320.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.8816
  Critical Path Slack:        38.1951
  Critical Path Clk Period: 1040.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.3428
  Critical Path Slack:      2079.4172
  Critical Path Clk Period: 2080.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.3429
  Critical Path Slack:      4159.4170
  Critical Path Clk Period: 4160.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        1.3944
  Critical Path Slack:        18.1400
  Critical Path Clk Period: 1040.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:       1082
  Leaf Cell Count:               1543
  Buf/Inv Cell Count:             331
  Buf Cell Count:                  96
  Inv Cell Count:                 235
  CT Buf/Inv Cell Count:           61
  Combinational Cell Count:      1266
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1819.706007
  Noncombinational Area:  1821.302024
  Buf/Inv Area:            357.504000
  Total Buffer Area:         123.1580
  Total Inverter Area:       234.3460
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :     28953.1445
  Net YLength        :     25495.7637
  -----------------------------------
  Cell Area:              3641.008031
  Design Area:            3641.008031
  Net Length        :      54448.9062


  Design Rules
  -----------------------------------
  Total Number of Nets:          1950
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               1
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:              1.5678
  -----------------------------------------
  Overall Compile Time:              1.7317
  Overall Compile Wall Clock Time:   1.8010



Information: Updating database...
Warning: ICC has suggestions for improving your design.  Use "report_suggestions" for details.  (PSYN-1067)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SystemTop_7_routing. (UIG-5)
1
source ./scripts/08_gds_generation.tcl
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file <../std_cells/NanGate/tech/macro.map> specified through -map_layer is used during stream out!
Outputting Cell BUF_X1.CEL
Outputting Cell BUF_X4.CEL
Outputting Cell BUF_X8.CEL
Outputting Cell AND2_X1.CEL
Outputting Cell AND3_X1.CEL
Outputting Cell AND2_X2.CEL
Outputting Cell AND4_X1.CEL
Outputting Cell INV_X1.CEL
Outputting Cell INV_X2.CEL
Outputting Cell INV_X4.CEL
Outputting Cell INV_X8.CEL
Outputting Cell OR2_X1.CEL
Outputting Cell OR3_X1.CEL
Outputting Cell OR4_X1.CEL
Outputting Cell AOI21_X1.CEL
Outputting Cell AOI22_X1.CEL
Outputting Cell AOI22_X4.CEL
Outputting Cell INV_X32.CEL
Outputting Cell INV_X16.CEL
Outputting Cell SystemTop_7_routing.CEL
Outputting Cell AOI211_X1.CEL
Outputting Cell AOI221_X1.CEL
Outputting Cell NOR2_X1.CEL
Outputting Cell AOI222_X1.CEL
Outputting Cell NOR3_X1.CEL
Outputting Cell NOR2_X2.CEL
Outputting Cell NOR3_X2.CEL
Outputting Cell NOR4_X1.CEL
Outputting Cell NOR2_X4.CEL
Outputting Cell NOR3_X4.CEL
Outputting Cell MUX2_X1.CEL
Outputting Cell SDFF_X1.CEL
Outputting Cell OAI21_X1.CEL
Outputting Cell OAI22_X1.CEL
Outputting Cell OAI33_X1.CEL
Outputting Cell OAI22_X4.CEL
Outputting Cell NAND2_X1.CEL
Outputting Cell NAND3_X1.CEL
Outputting Cell NAND4_X1.CEL
Outputting Cell NAND3_X2.CEL
Outputting Cell NAND2_X4.CEL
Outputting Cell XOR2_X1.CEL
Outputting Cell OAI211_X1.CEL
Outputting Cell OAI221_X1.CEL
Outputting Cell CLKBUF_X1.CEL
Outputting Cell OAI222_X1.CEL
Outputting Cell CLKBUF_X2.CEL
Outputting Cell CLKBUF_X3.CEL
Outputting Cell SDFFR_X1.CEL
Outputting Cell XNOR2_X1.CEL
Outputting Cell FA_X1.CEL
====> TOTAL CELLS OUTPUT: 51 <====
write_gds completed successfully!
1
1
icc_shell> start_gui
icc_shell> Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> change_working_design_stack {SystemTop.CEL;1}
icc_shell> change_working_design_stack {SystemTopEstimateArea.CEL;1}
icc_shell> icc_shell> 