#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 14 13:58:13 2024
# Process ID: 7282
# Current directory: /home/olt/ADL5960_RFSoC_VNA
# Command line: vivado
# Log file: /home/olt/ADL5960_RFSoC_VNA/vivado.log
# Journal file: /home/olt/ADL5960_RFSoC_VNA/vivado.jou
# Running On        :eecs-digital-27
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :801.324 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40292 MB
#-----------------------------------------------------------
start_gui
open_project /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.ADC0_Multi_Tile_Sync {true} \
  CONFIG.ADC2_Multi_Tile_Sync {true} \
] [get_bd_cells usp_rf_data_converter_0]
endgroup
save_bd_design
ipx::edit_ip_in_project -upgrade true -name tlast_v1_0_project -directory /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.tmp/tlast_v1_0_project /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0/component.xml
update_compile_order -fileset sources_1
close_project
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_0/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_0/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_1/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_1/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_1/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_1/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_3/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_3/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_2/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_2/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
connect_bd_net [get_bd_pins tlast_3/s00_axis_aresetn] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
save_bd_design
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_1/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_2/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_3/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_2/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_3/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {150} \
  CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_147M_peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk] [get_bd_pins axi_dma_3/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins rst_ps8_0_99M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_2/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_dma_1_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_2_M_AXI_S2MM] [get_bd_intf_nets axi_dma_3_M_AXI_S2MM] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_intf_nets ps8_0_axi_periph_M02_AXI] [get_bd_intf_nets ps8_0_axi_periph_M03_AXI] [get_bd_intf_nets ps8_0_axi_periph_M04_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_cells ps8_0_axi_periph]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins usp_rf_data_converter_0/m2_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/m0_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_3/s_axi_lite_aclk] [get_bd_pins rst_ps8_0_99M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_2/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
set_property location {8 2769 84} [get_bd_cells axi_dma_0]
set_property location {1 129 961} [get_bd_cells rst_clk_wiz_0_147M]
set_property location {4 2074 1012} [get_bd_cells rst_ps8_0_99M]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_3/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_3/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/s01_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_1/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_2/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_3/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_3/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
endgroup
validate_bd_design
startgroup
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins tlast_3/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_3/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aresetn] [get_bd_pins tlast_0/s01_axis_aresetn]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
