<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_isi.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_isi.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_ISI_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_ISI_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Image Sensor Interface */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_ISI Image Sensor Interface */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Isi hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_isi.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_isi.html#a6089baa01e2672efa4297688a954e6af">00042</a>   __IO uint32_t ISI_CFG1;       <span class="comment">/**&lt; \brief (Isi Offset: 0x00) ISI Configuration 1 Register */</span>
<a name="l00043"></a><a class="code" href="struct_isi.html#a3fb5b6350b9f378d911c83fffea85628">00043</a>   __IO uint32_t ISI_CFG2;       <span class="comment">/**&lt; \brief (Isi Offset: 0x04) ISI Configuration 2 Register */</span>
<a name="l00044"></a><a class="code" href="struct_isi.html#abc04a3b35c2b371a96346d59e02c601c">00044</a>   __IO uint32_t ISI_PSIZE;      <span class="comment">/**&lt; \brief (Isi Offset: 0x08) ISI Preview Size Register */</span>
<a name="l00045"></a><a class="code" href="struct_isi.html#adbe66868bac8a25a210e1b38ded3a8c0">00045</a>   __IO uint32_t ISI_PDECF;      <span class="comment">/**&lt; \brief (Isi Offset: 0x0C) ISI Preview Decimation Factor Register */</span>
<a name="l00046"></a><a class="code" href="struct_isi.html#a45656d7621a01d162e6fb7a5a933a5af">00046</a>   __IO uint32_t ISI_Y2R_SET0;   <span class="comment">/**&lt; \brief (Isi Offset: 0x10) ISI Color Space Conversion YCrCb To RGB Set 0 Register */</span>
<a name="l00047"></a><a class="code" href="struct_isi.html#a5c0881d73fc7a6a5a2fcde141c25a2be">00047</a>   __IO uint32_t ISI_Y2R_SET1;   <span class="comment">/**&lt; \brief (Isi Offset: 0x14) ISI Color Space Conversion YCrCb To RGB Set 1 Register */</span>
<a name="l00048"></a><a class="code" href="struct_isi.html#a90f5eef0eab2efc52311f2c41eae51a9">00048</a>   __IO uint32_t ISI_R2Y_SET0;   <span class="comment">/**&lt; \brief (Isi Offset: 0x18) ISI Color Space Conversion RGB To YCrCb Set 0 Register */</span>
<a name="l00049"></a><a class="code" href="struct_isi.html#a3144500899a87e48ee6cbe38a7d9d433">00049</a>   __IO uint32_t ISI_R2Y_SET1;   <span class="comment">/**&lt; \brief (Isi Offset: 0x1C) ISI Color Space Conversion RGB To YCrCb Set 1 Register */</span>
<a name="l00050"></a><a class="code" href="struct_isi.html#a8b49dc64bfffa03d58e82d131b522658">00050</a>   __IO uint32_t ISI_R2Y_SET2;   <span class="comment">/**&lt; \brief (Isi Offset: 0x20) ISI Color Space Conversion RGB To YCrCb Set 2 Register */</span>
<a name="l00051"></a><a class="code" href="struct_isi.html#af9523865d41fb5d888acbe5f77d66a71">00051</a>   __O  uint32_t ISI_CR;         <span class="comment">/**&lt; \brief (Isi Offset: 0x24) ISI Control Register */</span>
<a name="l00052"></a><a class="code" href="struct_isi.html#a9b86be44ed74a9a6d2911dcc395ad888">00052</a>   __I  uint32_t ISI_SR;         <span class="comment">/**&lt; \brief (Isi Offset: 0x28) ISI Status Register */</span>
<a name="l00053"></a><a class="code" href="struct_isi.html#a3df2fb32eab4f761223fab46fe8281a5">00053</a>   __O  uint32_t ISI_IER;        <span class="comment">/**&lt; \brief (Isi Offset: 0x2C) ISI Interrupt Enable Register */</span>
<a name="l00054"></a><a class="code" href="struct_isi.html#a7394179703802382dbb33e1ea8d25b7a">00054</a>   __O  uint32_t ISI_IDR;        <span class="comment">/**&lt; \brief (Isi Offset: 0x30) ISI Interrupt Disable Register */</span>
<a name="l00055"></a><a class="code" href="struct_isi.html#a15225f0f2b5ade268f944c8f3f05ccd6">00055</a>   __I  uint32_t ISI_IMR;        <span class="comment">/**&lt; \brief (Isi Offset: 0x34) ISI Interrupt Mask Register */</span>
<a name="l00056"></a><a class="code" href="struct_isi.html#a6a4e9da5154376cf67caa44a09c15339">00056</a>   __O  uint32_t ISI_DMA_CHER;   <span class="comment">/**&lt; \brief (Isi Offset: 0x38) DMA Channel Enable Register */</span>
<a name="l00057"></a><a class="code" href="struct_isi.html#a084cdbd6b9fef58226453f6bcbb70188">00057</a>   __O  uint32_t ISI_DMA_CHDR;   <span class="comment">/**&lt; \brief (Isi Offset: 0x3C) DMA Channel Disable Register */</span>
<a name="l00058"></a><a class="code" href="struct_isi.html#a78cfb57461da5e298d75901b1d75c056">00058</a>   __I  uint32_t ISI_DMA_CHSR;   <span class="comment">/**&lt; \brief (Isi Offset: 0x40) DMA Channel Status Register */</span>
<a name="l00059"></a><a class="code" href="struct_isi.html#a0cdf3dd2d454bf0ee63d24753c67e947">00059</a>   __IO uint32_t ISI_DMA_P_ADDR; <span class="comment">/**&lt; \brief (Isi Offset: 0x44) DMA Preview Base Address Register */</span>
<a name="l00060"></a><a class="code" href="struct_isi.html#a87d3c63b1fbbc53c603cefabe4a46001">00060</a>   __IO uint32_t ISI_DMA_P_CTRL; <span class="comment">/**&lt; \brief (Isi Offset: 0x48) DMA Preview Control Register */</span>
<a name="l00061"></a><a class="code" href="struct_isi.html#a657ea22f81e597c0e7d08fdd442a26a2">00061</a>   __IO uint32_t ISI_DMA_P_DSCR; <span class="comment">/**&lt; \brief (Isi Offset: 0x4C) DMA Preview Descriptor Address Register */</span>
<a name="l00062"></a><a class="code" href="struct_isi.html#a0504242da753226649e0066daa9a2b50">00062</a>   __IO uint32_t ISI_DMA_C_ADDR; <span class="comment">/**&lt; \brief (Isi Offset: 0x50) DMA Codec Base Address Register */</span>
<a name="l00063"></a><a class="code" href="struct_isi.html#af52d7f364a6c5489089e44f5288e7f6a">00063</a>   __IO uint32_t ISI_DMA_C_CTRL; <span class="comment">/**&lt; \brief (Isi Offset: 0x54) DMA Codec Control Register */</span>
<a name="l00064"></a><a class="code" href="struct_isi.html#a64e3d008a8e86922059766bb17886201">00064</a>   __IO uint32_t ISI_DMA_C_DSCR; <span class="comment">/**&lt; \brief (Isi Offset: 0x58) DMA Codec Descriptor Address Register */</span>
<a name="l00065"></a>00065   __I  uint32_t Reserved1[34];
<a name="l00066"></a><a class="code" href="struct_isi.html#aff07955efb3db443eca2447e15445176">00066</a>   __IO uint32_t ISI_WPMR;       <span class="comment">/**&lt; \brief (Isi Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00067"></a><a class="code" href="struct_isi.html#a9d78442d544dad3d62d628a5b19b8309">00067</a>   __I  uint32_t ISI_WPSR;       <span class="comment">/**&lt; \brief (Isi Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00068"></a>00068 } <a class="code" href="struct_isi.html" title="Isi hardware registers.">Isi</a>;
<a name="l00069"></a>00069 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00070"></a>00070 <span class="comment">/* -------- ISI_CFG1 : (ISI Offset: 0x00) ISI Configuration 1 Register -------- */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6a366e97eccb6c1c11b3cc3873c45ba7">00071</a> <span class="preprocessor">#define ISI_CFG1_HSYNC_POL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Horizontal Synchronization Polarity */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga9d35511cee0a5f7bfaa29e9acaf11289">00072</a> <span class="preprocessor">#define ISI_CFG1_VSYNC_POL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Vertical Synchronization Polarity */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga13191291f9d236fb6a91ff8ff4bfaf15">00073</a> <span class="preprocessor">#define ISI_CFG1_PIXCLK_POL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Pixel Clock Polarity */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga2bb777d062bd00eabbdf4e3740083394">00074</a> <span class="preprocessor">#define ISI_CFG1_EMB_SYNC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Embedded Synchronization */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaae546ed198cc1a76b57ae5c843150d64">00075</a> <span class="preprocessor">#define ISI_CFG1_CRC_SYNC (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Embedded Synchronization Correction */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define ISI_CFG1_FRATE_Pos 8</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac4ea6f206e69d00b9178bfc0b859dc52">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_FRATE_Msk (0x7u &lt;&lt; ISI_CFG1_FRATE_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Frame Rate [0..7] */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define ISI_CFG1_FRATE(value) ((ISI_CFG1_FRATE_Msk &amp; ((value) &lt;&lt; ISI_CFG1_FRATE_Pos)))</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gafdd4311c050e0aecaaf152f39e7b26d9">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_DISCR (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Disable Codec Request */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga83aa36e747177cfd4fdd59494277cecb">00080</a> <span class="preprocessor">#define ISI_CFG1_FULL (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Full Mode is Allowed */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define ISI_CFG1_THMASK_Pos 13</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga3842e0538b7bf057984d0db1cc376f4a">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_THMASK_Msk (0x3u &lt;&lt; ISI_CFG1_THMASK_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Threshold Mask */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define ISI_CFG1_THMASK(value) ((ISI_CFG1_THMASK_Msk &amp; ((value) &lt;&lt; ISI_CFG1_THMASK_Pos)))</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gad0bafa380fbd37d228ef0ecb7191512b">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define   ISI_CFG1_THMASK_BEATS_4 (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Only 4 beats AHB burst allowed */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6999e627ec57f41f356069d0622b5394">00085</a> <span class="preprocessor">#define   ISI_CFG1_THMASK_BEATS_8 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Only 4 and 8 beats AHB burst allowed */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gad97eeb72e2ce3bc65663dd5c45888e1e">00086</a> <span class="preprocessor">#define   ISI_CFG1_THMASK_BEATS_16 (0x2u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ISI_CFG1) 4, 8 and 16 beats AHB burst allowed */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define ISI_CFG1_SLD_Pos 16</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga74014057526722d9b06d7e7ea2a1a3fe">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_SLD_Msk (0xffu &lt;&lt; ISI_CFG1_SLD_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Start of Line Delay */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define ISI_CFG1_SLD(value) ((ISI_CFG1_SLD_Msk &amp; ((value) &lt;&lt; ISI_CFG1_SLD_Pos)))</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_SFD_Pos 24</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga0edb72455f02787b3cbf3246d0cf757a">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG1_SFD_Msk (0xffu &lt;&lt; ISI_CFG1_SFD_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG1) Start of Frame Delay */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define ISI_CFG1_SFD(value) ((ISI_CFG1_SFD_Msk &amp; ((value) &lt;&lt; ISI_CFG1_SFD_Pos)))</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="comment">/* -------- ISI_CFG2 : (ISI Offset: 0x04) ISI Configuration 2 Register -------- */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define ISI_CFG2_IM_VSIZE_Pos 0</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga596c80dd9ab2d93bd91b31ac91a10da9">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_IM_VSIZE_Msk (0x7ffu &lt;&lt; ISI_CFG2_IM_VSIZE_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Vertical Size of the Image Sensor [0..2047] */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define ISI_CFG2_IM_VSIZE(value) ((ISI_CFG2_IM_VSIZE_Msk &amp; ((value) &lt;&lt; ISI_CFG2_IM_VSIZE_Pos)))</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga93214b80801b30c7a3bbcee44d41d7b5">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_GS_MODE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Grayscale Pixel Format Mode */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga1b9f284266965b82dd9aac5063a19442">00098</a> <span class="preprocessor">#define ISI_CFG2_RGB_MODE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ISI_CFG2) RGB Input Mode */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga2489889193bccb55983dfd2d438a1842">00099</a> <span class="preprocessor">#define ISI_CFG2_GRAYSCALE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Grayscale Mode Format Enable */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gad37150dc3c0473fe64fafe36243eecf7">00100</a> <span class="preprocessor">#define ISI_CFG2_RGB_SWAP (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ISI_CFG2) RGB Format Swap Mode */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaf5435f759f750bc143db10e3d0c9763b">00101</a> <span class="preprocessor">#define ISI_CFG2_COL_SPACE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Color Space for the Image Data */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define ISI_CFG2_IM_HSIZE_Pos 16</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6e2d5fed587bfac97fb0fb12239506f0">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_IM_HSIZE_Msk (0x7ffu &lt;&lt; ISI_CFG2_IM_HSIZE_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Horizontal Size of the Image Sensor [0..2047] */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define ISI_CFG2_IM_HSIZE(value) ((ISI_CFG2_IM_HSIZE_Msk &amp; ((value) &lt;&lt; ISI_CFG2_IM_HSIZE_Pos)))</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_YCC_SWAP_Pos 28</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gab7857a305ccc4ffa80438e1a2957a63d">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_YCC_SWAP_Msk (0x3u &lt;&lt; ISI_CFG2_YCC_SWAP_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG2) YCrCb Format Swap Mode */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define ISI_CFG2_YCC_SWAP(value) ((ISI_CFG2_YCC_SWAP_Msk &amp; ((value) &lt;&lt; ISI_CFG2_YCC_SWAP_Pos)))</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga43e31098c6f1d3c6c0318b2f130436bb">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define   ISI_CFG2_YCC_SWAP_DEFAULT (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 Cb(i)Byte 1 Y(i)Byte 2 Cr(i)Byte 3 Y(i+1) */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga99c46b63404909427d04f4a4b872c604">00109</a> <span class="preprocessor">#define   ISI_CFG2_YCC_SWAP_MODE1 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 Cr(i)Byte 1 Y(i)Byte 2 Cb(i)Byte 3 Y(i+1) */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga8623e1a8a9305dbe5f0df000dfbd7923">00110</a> <span class="preprocessor">#define   ISI_CFG2_YCC_SWAP_MODE2 (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 Y(i)Byte 1 Cb(i)Byte 2 Y(i+1)Byte 3 Cr(i) */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga985d608b14fec87599ceaa44261305cc">00111</a> <span class="preprocessor">#define   ISI_CFG2_YCC_SWAP_MODE3 (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 Y(i)Byte 1 Cr(i)Byte 2 Y(i+1)Byte 3 Cb(i) */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define ISI_CFG2_RGB_CFG_Pos 30</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6533062881bb43b56dcdbda8b6f9f389">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_CFG2_RGB_CFG_Msk (0x3u &lt;&lt; ISI_CFG2_RGB_CFG_Pos) </span><span class="comment">/**&lt; \brief (ISI_CFG2) RGB Pixel Mapping Configuration */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define ISI_CFG2_RGB_CFG(value) ((ISI_CFG2_RGB_CFG_Msk &amp; ((value) &lt;&lt; ISI_CFG2_RGB_CFG_Pos)))</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga053a9aacdc7cf06bb96e3c7694dd01bf">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define   ISI_CFG2_RGB_CFG_DEFAULT (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 R/G(MSB)Byte 1 G(LSB)/BByte 2 R/G(MSB)Byte 3 G(LSB)/B */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga009dc57f7dc02defb74c839aac9d9bb5">00116</a> <span class="preprocessor">#define   ISI_CFG2_RGB_CFG_MODE1 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 B/G(MSB)Byte 1 G(LSB)/RByte 2 B/G(MSB)Byte 3 G(LSB)/R */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaf9ac21f2a8998b26acd7c707004cd63c">00117</a> <span class="preprocessor">#define   ISI_CFG2_RGB_CFG_MODE2 (0x2u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 G(LSB)/RByte 1 B/G(MSB)Byte 2 G(LSB)/RByte 3 B/G(MSB) */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga99c4b13713d12221f752e6b3aafaa4ae">00118</a> <span class="preprocessor">#define   ISI_CFG2_RGB_CFG_MODE3 (0x3u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ISI_CFG2) Byte 0 G(LSB)/BByte 1 R/G(MSB)Byte 2 G(LSB)/BByte 3 R/G(MSB) */</span>
<a name="l00119"></a>00119 <span class="comment">/* -------- ISI_PSIZE : (ISI Offset: 0x08) ISI Preview Size Register -------- */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define ISI_PSIZE_PREV_VSIZE_Pos 0</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga119f880cab2a2172b6b4a290619af51c">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_PSIZE_PREV_VSIZE_Msk (0x3ffu &lt;&lt; ISI_PSIZE_PREV_VSIZE_Pos) </span><span class="comment">/**&lt; \brief (ISI_PSIZE) Vertical Size for the Preview Path */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define ISI_PSIZE_PREV_VSIZE(value) ((ISI_PSIZE_PREV_VSIZE_Msk &amp; ((value) &lt;&lt; ISI_PSIZE_PREV_VSIZE_Pos)))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define ISI_PSIZE_PREV_HSIZE_Pos 16</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga2450f321a1fa07986a62348df9c347d9">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_PSIZE_PREV_HSIZE_Msk (0x3ffu &lt;&lt; ISI_PSIZE_PREV_HSIZE_Pos) </span><span class="comment">/**&lt; \brief (ISI_PSIZE) Horizontal Size for the Preview Path */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define ISI_PSIZE_PREV_HSIZE(value) ((ISI_PSIZE_PREV_HSIZE_Msk &amp; ((value) &lt;&lt; ISI_PSIZE_PREV_HSIZE_Pos)))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="comment">/* -------- ISI_PDECF : (ISI Offset: 0x0C) ISI Preview Decimation Factor Register -------- */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define ISI_PDECF_DEC_FACTOR_Pos 0</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaad8ccb7fa14bdf75b762e7330317dd29">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_PDECF_DEC_FACTOR_Msk (0xffu &lt;&lt; ISI_PDECF_DEC_FACTOR_Pos) </span><span class="comment">/**&lt; \brief (ISI_PDECF) Decimation Factor */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define ISI_PDECF_DEC_FACTOR(value) ((ISI_PDECF_DEC_FACTOR_Msk &amp; ((value) &lt;&lt; ISI_PDECF_DEC_FACTOR_Pos)))</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="comment">/* -------- ISI_Y2R_SET0 : (ISI Offset: 0x10) ISI Color Space Conversion YCrCb To RGB Set 0 Register -------- */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define ISI_Y2R_SET0_C0_Pos 0</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga54b1ea23d8ffbb64c592ddd249b3c1d2">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C0_Msk (0xffu &lt;&lt; ISI_Y2R_SET0_C0_Pos) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET0) Color Space Conversion Matrix Coefficient C0 */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define ISI_Y2R_SET0_C0(value) ((ISI_Y2R_SET0_C0_Msk &amp; ((value) &lt;&lt; ISI_Y2R_SET0_C0_Pos)))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C1_Pos 8</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac5d4c4a4863549456e19ec988925b694">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C1_Msk (0xffu &lt;&lt; ISI_Y2R_SET0_C1_Pos) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET0) Color Space Conversion Matrix Coefficient C1 */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#define ISI_Y2R_SET0_C1(value) ((ISI_Y2R_SET0_C1_Msk &amp; ((value) &lt;&lt; ISI_Y2R_SET0_C1_Pos)))</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C2_Pos 16</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga834afa67e2366ff13626481f3c46960d">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C2_Msk (0xffu &lt;&lt; ISI_Y2R_SET0_C2_Pos) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET0) Color Space Conversion Matrix Coefficient C2 */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define ISI_Y2R_SET0_C2(value) ((ISI_Y2R_SET0_C2_Msk &amp; ((value) &lt;&lt; ISI_Y2R_SET0_C2_Pos)))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C3_Pos 24</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gad857fe55ceecad52607b85dfc5da54b7">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET0_C3_Msk (0xffu &lt;&lt; ISI_Y2R_SET0_C3_Pos) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET0) Color Space Conversion Matrix Coefficient C3 */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define ISI_Y2R_SET0_C3(value) ((ISI_Y2R_SET0_C3_Msk &amp; ((value) &lt;&lt; ISI_Y2R_SET0_C3_Pos)))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="comment">/* -------- ISI_Y2R_SET1 : (ISI Offset: 0x14) ISI Color Space Conversion YCrCb To RGB Set 1 Register -------- */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define ISI_Y2R_SET1_C4_Pos 0</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gae75bcf4627c239194ef3c610ebc50d7a">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET1_C4_Msk (0x1ffu &lt;&lt; ISI_Y2R_SET1_C4_Pos) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET1) Color Space Conversion Matrix Coefficient C4 */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#define ISI_Y2R_SET1_C4(value) ((ISI_Y2R_SET1_C4_Msk &amp; ((value) &lt;&lt; ISI_Y2R_SET1_C4_Pos)))</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gafea21e476746a7a81523cd0c65ee5020">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_Y2R_SET1_Yoff (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET1) Color Space Conversion Luminance Default Offset */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga4f38ab0d24249d9a5f9004bea91a5cbb">00148</a> <span class="preprocessor">#define ISI_Y2R_SET1_Croff (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET1) Color Space Conversion Red Chrominance Default Offset */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga163d837ae257a06b2203158c53f8251e">00149</a> <span class="preprocessor">#define ISI_Y2R_SET1_Cboff (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ISI_Y2R_SET1) Color Space Conversion Blue Chrominance Default Offset */</span>
<a name="l00150"></a>00150 <span class="comment">/* -------- ISI_R2Y_SET0 : (ISI Offset: 0x18) ISI Color Space Conversion RGB To YCrCb Set 0 Register -------- */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define ISI_R2Y_SET0_C0_Pos 0</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga130d15fb61db35691aefe482b32000e9">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_C0_Msk (0x7fu &lt;&lt; ISI_R2Y_SET0_C0_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET0) Color Space Conversion Matrix Coefficient C0 */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define ISI_R2Y_SET0_C0(value) ((ISI_R2Y_SET0_C0_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET0_C0_Pos)))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_C1_Pos 8</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga205f7e4fbed0d4eef42d9d6c9502a930">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_C1_Msk (0x7fu &lt;&lt; ISI_R2Y_SET0_C1_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET0) Color Space Conversion Matrix Coefficient C1 */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define ISI_R2Y_SET0_C1(value) ((ISI_R2Y_SET0_C1_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET0_C1_Pos)))</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_C2_Pos 16</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga57fbaaa3e422db18e454e8e3fe2dea19">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_C2_Msk (0x7fu &lt;&lt; ISI_R2Y_SET0_C2_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET0) Color Space Conversion Matrix Coefficient C2 */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define ISI_R2Y_SET0_C2(value) ((ISI_R2Y_SET0_C2_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET0_C2_Pos)))</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga7b5b5dae7e73bca0fb58f8c79f35cfb1">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET0_Roff (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET0) Color Space Conversion Red Component Offset */</span>
<a name="l00161"></a>00161 <span class="comment">/* -------- ISI_R2Y_SET1 : (ISI Offset: 0x1C) ISI Color Space Conversion RGB To YCrCb Set 1 Register -------- */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define ISI_R2Y_SET1_C3_Pos 0</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaad4f4ce7c815bec205f0951f40bd0bc6">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_C3_Msk (0x7fu &lt;&lt; ISI_R2Y_SET1_C3_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET1) Color Space Conversion Matrix Coefficient C3 */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define ISI_R2Y_SET1_C3(value) ((ISI_R2Y_SET1_C3_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET1_C3_Pos)))</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_C4_Pos 8</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6375c44921daf6f1aa9406fe626a7000">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_C4_Msk (0x7fu &lt;&lt; ISI_R2Y_SET1_C4_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET1) Color Space Conversion Matrix Coefficient C4 */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define ISI_R2Y_SET1_C4(value) ((ISI_R2Y_SET1_C4_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET1_C4_Pos)))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_C5_Pos 16</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga7f4eaff65518100e4117a38f5996a7c8">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_C5_Msk (0x7fu &lt;&lt; ISI_R2Y_SET1_C5_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET1) Color Space Conversion Matrix Coefficient C5 */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define ISI_R2Y_SET1_C5(value) ((ISI_R2Y_SET1_C5_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET1_C5_Pos)))</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga26b4d2ba3c2d51c922d1144be048c24a">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET1_Goff (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET1) Color Space Conversion Green Component Offset */</span>
<a name="l00172"></a>00172 <span class="comment">/* -------- ISI_R2Y_SET2 : (ISI Offset: 0x20) ISI Color Space Conversion RGB To YCrCb Set 2 Register -------- */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define ISI_R2Y_SET2_C6_Pos 0</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga9c9563ad5226ca627557d9c1e2e36e6d">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_C6_Msk (0x7fu &lt;&lt; ISI_R2Y_SET2_C6_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET2) Color Space Conversion Matrix Coefficient C6 */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define ISI_R2Y_SET2_C6(value) ((ISI_R2Y_SET2_C6_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET2_C6_Pos)))</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_C7_Pos 8</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gadb1b375d407d53ccdee0b5fc788c8ba3">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_C7_Msk (0x7fu &lt;&lt; ISI_R2Y_SET2_C7_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET2) Color Space Conversion Matrix Coefficient C7 */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define ISI_R2Y_SET2_C7(value) ((ISI_R2Y_SET2_C7_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET2_C7_Pos)))</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_C8_Pos 16</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gae32b47c0d7c9b8782f99c65d96ce2a83">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_C8_Msk (0x7fu &lt;&lt; ISI_R2Y_SET2_C8_Pos) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET2) Color Space Conversion Matrix Coefficient C8 */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define ISI_R2Y_SET2_C8(value) ((ISI_R2Y_SET2_C8_Msk &amp; ((value) &lt;&lt; ISI_R2Y_SET2_C8_Pos)))</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga23bab849fa245851b8f550d6c8bf4d9d">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_R2Y_SET2_Boff (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_R2Y_SET2) Color Space Conversion Blue Component Offset */</span>
<a name="l00183"></a>00183 <span class="comment">/* -------- ISI_CR : (ISI Offset: 0x24) ISI Control Register -------- */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac63eeefb6b4b649656c8d34402c235e8">00184</a> <span class="preprocessor">#define ISI_CR_ISI_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_CR) ISI Module Enable Request */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaec64daea2ea4e79bd583249c14c5050b">00185</a> <span class="preprocessor">#define ISI_CR_ISI_DIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_CR) ISI Module Disable Request */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga33eef05406ef5227cfc50823bc648aed">00186</a> <span class="preprocessor">#define ISI_CR_ISI_SRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_CR) ISI Software Reset Request */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaa0bfc79da15a89e67ec70b738d4d251a">00187</a> <span class="preprocessor">#define ISI_CR_ISI_CDC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ISI_CR) ISI Codec Request */</span>
<a name="l00188"></a>00188 <span class="comment">/* -------- ISI_SR : (ISI Offset: 0x28) ISI Status Register -------- */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaa121318516c3312296eaf42e5318ce7b">00189</a> <span class="preprocessor">#define ISI_SR_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_SR) Module Enable */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga7570a50fdd97c1615c8284e33590534e">00190</a> <span class="preprocessor">#define ISI_SR_DIS_DONE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_SR) Module Disable Request has Terminated (cleared on read) */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga2d8418115a4095362848bb045b429ec7">00191</a> <span class="preprocessor">#define ISI_SR_SRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_SR) Module Software Reset Request has Terminated (cleared on read) */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga44b7ecf174abb39aadb43757d0db95b5">00192</a> <span class="preprocessor">#define ISI_SR_CDC_PND (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ISI_SR) Pending Codec Request */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga4427b3cc49653b91ecb52aeddf8a256e">00193</a> <span class="preprocessor">#define ISI_SR_VSYNC (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ISI_SR) Vertical Synchronization (cleared on read) */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga82c947596225a75f609936212278aa22">00194</a> <span class="preprocessor">#define ISI_SR_PXFR_DONE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ISI_SR) Preview DMA Transfer has Terminated (cleared on read) */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gabe6d5ca2a9d1ce8673773789c1efcfed">00195</a> <span class="preprocessor">#define ISI_SR_CXFR_DONE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (ISI_SR) Codec DMA Transfer has Terminated (cleared on read) */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gabc3438cc899dafbc4b74a30815cc081b">00196</a> <span class="preprocessor">#define ISI_SR_SIP (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (ISI_SR) Synchronization in Progress */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gadbc01f9d4fc1c0ef779204a6c24d9313">00197</a> <span class="preprocessor">#define ISI_SR_P_OVR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_SR) Preview Datapath Overflow (cleared on read) */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gacd95f141c3132dbcb0690159673d9a9a">00198</a> <span class="preprocessor">#define ISI_SR_C_OVR (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ISI_SR) Codec Datapath Overflow (cleared on read) */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gad9aaa9abb0a71e715d27cab4d33b36ce">00199</a> <span class="preprocessor">#define ISI_SR_CRC_ERR (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ISI_SR) CRC Synchronization Error (cleared on read) */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga48a0f1dab1c4b596ef3fc57cf764f076">00200</a> <span class="preprocessor">#define ISI_SR_FR_OVR (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ISI_SR) Frame Rate Overrun (cleared on read) */</span>
<a name="l00201"></a>00201 <span class="comment">/* -------- ISI_IER : (ISI Offset: 0x2C) ISI Interrupt Enable Register -------- */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaa65789577c2859855b1544d985e4d237">00202</a> <span class="preprocessor">#define ISI_IER_DIS_DONE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_IER) Disable Done Interrupt Enable */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga98a9337327311a59302caf011b1234a0">00203</a> <span class="preprocessor">#define ISI_IER_SRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_IER) Software Reset Interrupt Enable */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaabb262772bfb36f59007a65d1aceda02">00204</a> <span class="preprocessor">#define ISI_IER_VSYNC (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ISI_IER) Vertical Synchronization Interrupt Enable */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga06fce5cfd64bb3b49b0b13970aec09e4">00205</a> <span class="preprocessor">#define ISI_IER_PXFR_DONE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ISI_IER) Preview DMA Transfer Done Interrupt Enable */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga0b6924bd23cc34b52e6bdcdd7e938bac">00206</a> <span class="preprocessor">#define ISI_IER_CXFR_DONE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (ISI_IER) Codec DMA Transfer Done Interrupt Enable */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga64b6c451f939c3f2304d3ceb2cabc931">00207</a> <span class="preprocessor">#define ISI_IER_P_OVR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_IER) Preview Datapath Overflow Interrupt Enable */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga3d86f1cfb25e9404f7f8b2ef9fa26b13">00208</a> <span class="preprocessor">#define ISI_IER_C_OVR (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ISI_IER) Codec Datapath Overflow Interrupt Enable */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga43fafba7032300c2772df111f6012c75">00209</a> <span class="preprocessor">#define ISI_IER_CRC_ERR (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ISI_IER) Embedded Synchronization CRC Error Interrupt Enable */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga488e65e2e3b5309731799dde713bdf3d">00210</a> <span class="preprocessor">#define ISI_IER_FR_OVR (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ISI_IER) Frame Rate Overflow Interrupt Enable */</span>
<a name="l00211"></a>00211 <span class="comment">/* -------- ISI_IDR : (ISI Offset: 0x30) ISI Interrupt Disable Register -------- */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga9c0f591775691373afea63a1fcba406e">00212</a> <span class="preprocessor">#define ISI_IDR_DIS_DONE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_IDR) Disable Done Interrupt Disable */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga935f0a180ba00f8e8e0329556bd3ae4b">00213</a> <span class="preprocessor">#define ISI_IDR_SRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_IDR) Software Reset Interrupt Disable */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga31d7bde0b0f5b5d7f8a4d35292ca6cb1">00214</a> <span class="preprocessor">#define ISI_IDR_VSYNC (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ISI_IDR) Vertical Synchronization Interrupt Disable */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gadeed052f208738c3102a293df45e6b89">00215</a> <span class="preprocessor">#define ISI_IDR_PXFR_DONE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ISI_IDR) Preview DMA Transfer Done Interrupt Disable */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gabb223f1ba4a5ccfb2dfaa7620ebd4ff1">00216</a> <span class="preprocessor">#define ISI_IDR_CXFR_DONE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (ISI_IDR) Codec DMA Transfer Done Interrupt Disable */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga210867781346e0e4dd5b91b3e743703d">00217</a> <span class="preprocessor">#define ISI_IDR_P_OVR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_IDR) Preview Datapath Overflow Interrupt Disable */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga872f91377a8d812f485074b2aa416fc1">00218</a> <span class="preprocessor">#define ISI_IDR_C_OVR (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ISI_IDR) Codec Datapath Overflow Interrupt Disable */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga96ccc2318476552f3e49743ce6442c19">00219</a> <span class="preprocessor">#define ISI_IDR_CRC_ERR (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ISI_IDR) Embedded Synchronization CRC Error Interrupt Disable */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gacf304ce2ed3bf2b0199ea6a78b87586f">00220</a> <span class="preprocessor">#define ISI_IDR_FR_OVR (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ISI_IDR) Frame Rate Overflow Interrupt Disable */</span>
<a name="l00221"></a>00221 <span class="comment">/* -------- ISI_IMR : (ISI Offset: 0x34) ISI Interrupt Mask Register -------- */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gab266b9d62b3b5a0d84aa723dcce92953">00222</a> <span class="preprocessor">#define ISI_IMR_DIS_DONE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_IMR) Module Disable Operation Completed */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6dd3f1e1e8317ce2830d12edbce91e4e">00223</a> <span class="preprocessor">#define ISI_IMR_SRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_IMR) Software Reset Completed */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaca0920b34a1540e7977732562640e60a">00224</a> <span class="preprocessor">#define ISI_IMR_VSYNC (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ISI_IMR) Vertical Synchronization */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga8a5afd0373735d581c21ffe0dcbb410d">00225</a> <span class="preprocessor">#define ISI_IMR_PXFR_DONE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ISI_IMR) Preview DMA Transfer Completed */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac29e703173d8c25589103cb9fc967fc4">00226</a> <span class="preprocessor">#define ISI_IMR_CXFR_DONE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (ISI_IMR) Codec DMA Transfer Completed */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6a0a7a7c204a1e8fbd75a8a18bc8a9ab">00227</a> <span class="preprocessor">#define ISI_IMR_P_OVR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ISI_IMR) Preview FIFO Overflow */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac896f1d21db61640cceedacc445c474c">00228</a> <span class="preprocessor">#define ISI_IMR_C_OVR (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ISI_IMR) Codec FIFO Overflow */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga1d54e0f4de7d1465ff8a88db96148985">00229</a> <span class="preprocessor">#define ISI_IMR_CRC_ERR (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ISI_IMR) CRC Synchronization Error */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga42b556ecb3ee66b545fe14dd23a856b1">00230</a> <span class="preprocessor">#define ISI_IMR_FR_OVR (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ISI_IMR) Frame Rate Overrun */</span>
<a name="l00231"></a>00231 <span class="comment">/* -------- ISI_DMA_CHER : (ISI Offset: 0x38) DMA Channel Enable Register -------- */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaee3ea0cbc48bc4fd9ffdf75ebde2a2a9">00232</a> <span class="preprocessor">#define ISI_DMA_CHER_P_CH_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHER) Preview Channel Enable */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga9460fde9d11a8932af29875dae6312a6">00233</a> <span class="preprocessor">#define ISI_DMA_CHER_C_CH_EN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHER) Codec Channel Enable */</span>
<a name="l00234"></a>00234 <span class="comment">/* -------- ISI_DMA_CHDR : (ISI Offset: 0x3C) DMA Channel Disable Register -------- */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga51d53bb5e8c0afba213509340a5bbc7c">00235</a> <span class="preprocessor">#define ISI_DMA_CHDR_P_CH_DIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHDR) Preview Channel Disable Request */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga6ca52d294accb5c148efed1b4672c225">00236</a> <span class="preprocessor">#define ISI_DMA_CHDR_C_CH_DIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHDR) Codec Channel Disable Request */</span>
<a name="l00237"></a>00237 <span class="comment">/* -------- ISI_DMA_CHSR : (ISI Offset: 0x40) DMA Channel Status Register -------- */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga4e2761b802756cf7f12d572bbed2a98b">00238</a> <span class="preprocessor">#define ISI_DMA_CHSR_P_CH_S (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHSR) Preview DMA Channel Status */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gadbbd533c6a44f133284bc5bae2fb828f">00239</a> <span class="preprocessor">#define ISI_DMA_CHSR_C_CH_S (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_DMA_CHSR) Code DMA Channel Status */</span>
<a name="l00240"></a>00240 <span class="comment">/* -------- ISI_DMA_P_ADDR : (ISI Offset: 0x44) DMA Preview Base Address Register -------- */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define ISI_DMA_P_ADDR_P_ADDR_Pos 2</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga9a809b1901ec92cc9251a25ba8e3aa0e">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_DMA_P_ADDR_P_ADDR_Msk (0x3fffffffu &lt;&lt; ISI_DMA_P_ADDR_P_ADDR_Pos) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_ADDR) Preview Image Base Address */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define ISI_DMA_P_ADDR_P_ADDR(value) ((ISI_DMA_P_ADDR_P_ADDR_Msk &amp; ((value) &lt;&lt; ISI_DMA_P_ADDR_P_ADDR_Pos)))</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment">/* -------- ISI_DMA_P_CTRL : (ISI Offset: 0x48) DMA Preview Control Register -------- */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga86756addab208f393cf5c131d20c36d1">00245</a> <span class="preprocessor">#define ISI_DMA_P_CTRL_P_FETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_CTRL) Descriptor Fetch Control Bit */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga779ecbb7d96f74b4c51276a2eb8ef4f9">00246</a> <span class="preprocessor">#define ISI_DMA_P_CTRL_P_WB (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_CTRL) Descriptor Writeback Control Bit */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga427fa785bdb4fe7ac05cb94d75f19a95">00247</a> <span class="preprocessor">#define ISI_DMA_P_CTRL_P_IEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_CTRL) Transfer Done Flag Control */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gac5e8dad213a7380b60a3f89d89c56779">00248</a> <span class="preprocessor">#define ISI_DMA_P_CTRL_P_DONE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_CTRL) Preview Transfer Done */</span>
<a name="l00249"></a>00249 <span class="comment">/* -------- ISI_DMA_P_DSCR : (ISI Offset: 0x4C) DMA Preview Descriptor Address Register -------- */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define ISI_DMA_P_DSCR_P_DSCR_Pos 2</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga4f0302e35b81ad05f01b435d1526c9d1">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_DMA_P_DSCR_P_DSCR_Msk (0x3fffffffu &lt;&lt; ISI_DMA_P_DSCR_P_DSCR_Pos) </span><span class="comment">/**&lt; \brief (ISI_DMA_P_DSCR) Preview Descriptor Base Address */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define ISI_DMA_P_DSCR_P_DSCR(value) ((ISI_DMA_P_DSCR_P_DSCR_Msk &amp; ((value) &lt;&lt; ISI_DMA_P_DSCR_P_DSCR_Pos)))</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="comment">/* -------- ISI_DMA_C_ADDR : (ISI Offset: 0x50) DMA Codec Base Address Register -------- */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define ISI_DMA_C_ADDR_C_ADDR_Pos 2</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga253c2ac11db11e4d7f973d837a53ae76">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_DMA_C_ADDR_C_ADDR_Msk (0x3fffffffu &lt;&lt; ISI_DMA_C_ADDR_C_ADDR_Pos) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_ADDR) Codec Image Base Address */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define ISI_DMA_C_ADDR_C_ADDR(value) ((ISI_DMA_C_ADDR_C_ADDR_Msk &amp; ((value) &lt;&lt; ISI_DMA_C_ADDR_C_ADDR_Pos)))</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="comment">/* -------- ISI_DMA_C_CTRL : (ISI Offset: 0x54) DMA Codec Control Register -------- */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga649e0551e77d1f000b3042fb625d1e93">00258</a> <span class="preprocessor">#define ISI_DMA_C_CTRL_C_FETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_CTRL) Descriptor Fetch Control Bit */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gabc45afa0e3f86011595cf2d9f5f3233f">00259</a> <span class="preprocessor">#define ISI_DMA_C_CTRL_C_WB (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_CTRL) Descriptor Writeback Control Bit */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga7ed2217e73fbcdf6bb8e9c6f8308f16c">00260</a> <span class="preprocessor">#define ISI_DMA_C_CTRL_C_IEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_CTRL) Transfer Done Flag Control */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gaa93c21f57cfd4cc008f0fcb2f71b41be">00261</a> <span class="preprocessor">#define ISI_DMA_C_CTRL_C_DONE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_CTRL) Codec Transfer Done */</span>
<a name="l00262"></a>00262 <span class="comment">/* -------- ISI_DMA_C_DSCR : (ISI Offset: 0x58) DMA Codec Descriptor Address Register -------- */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define ISI_DMA_C_DSCR_C_DSCR_Pos 2</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga794d898e090a62607ed2403a23c8a104">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_DMA_C_DSCR_C_DSCR_Msk (0x3fffffffu &lt;&lt; ISI_DMA_C_DSCR_C_DSCR_Pos) </span><span class="comment">/**&lt; \brief (ISI_DMA_C_DSCR) Codec Descriptor Base Address */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define ISI_DMA_C_DSCR_C_DSCR(value) ((ISI_DMA_C_DSCR_C_DSCR_Msk &amp; ((value) &lt;&lt; ISI_DMA_C_DSCR_C_DSCR_Pos)))</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="comment">/* -------- ISI_WPMR : (ISI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga474a42dc5900771b88de95391c70b0de">00267</a> <span class="preprocessor">#define ISI_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_WPMR) Write Protection Enable */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define ISI_WPMR_WPKEY_Pos 8</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga103307adcebaef02275317d4fadfabb9">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ISI_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (ISI_WPMR) Write Protection Key Password */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define ISI_WPMR_WPKEY(value) ((ISI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ISI_WPMR_WPKEY_Pos)))</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga54fb1543140e809230c4fb19e7e1095b">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define   ISI_WPMR_WPKEY_PASSWD (0x495349u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ISI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00272"></a>00272 <span class="comment">/* -------- ISI_WPSR : (ISI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#gab4e82179bdbfd7ab697b38e2ff688c46">00273</a> <span class="preprocessor">#define ISI_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ISI_WPSR) Write Protection Violation Status */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define ISI_WPSR_WPVSRC_Pos 8</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___i_s_i.html#ga2c155c64039be1046955fc380093de6a">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define ISI_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ISI_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (ISI_WPSR) Write Protection Violation Source */</span>
<a name="l00276"></a>00276 <span class="comment"></span>
<a name="l00277"></a>00277 <span class="comment">/*@}*/</span>
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_ISI_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
