// xc3s50 xa3s50
chip CHIP0 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		// clock left spine
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		// clock spine
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock right spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		io, // X14
	}
	col_clk X8;
	cols_clkv X4, X12;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	has_small_int;
	cfg_io D0 = IOB_S11_1;
	cfg_io D1 = IOB_S11_0;
	cfg_io D2 = IOB_S10_1;
	cfg_io D3 = IOB_S10_0;
	cfg_io D4 = IOB_S6_1;
	cfg_io D5 = IOB_S6_0;
	cfg_io D6 = IOB_S5_1;
	cfg_io D7 = IOB_S5_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S9_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S9_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N13_1, vn IOB_N13_0;
	dci 2 = vp IOB_E16_1, vn IOB_E16_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S13_1, vn IOB_S13_0;
	dci 5 = vp IOB_S2_1, vn IOB_S2_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W16_0, vn IOB_W16_1;
}

// xc3s200 xa3s200
chip CHIP1 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		// clock left spine
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		// clock right spine
		clb + io double 0, // X18
		clb + io double 1, // X19
		bram, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		io, // X23
	}
	col_clk X12;
	cols_clkv X6, X18;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock break
		// spine row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		null, // Y25
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
	has_small_int;
	cfg_io D0 = IOB_S17_1;
	cfg_io D1 = IOB_S17_0;
	cfg_io D2 = IOB_S14_1;
	cfg_io D3 = IOB_S14_0;
	cfg_io D4 = IOB_S10_1;
	cfg_io D5 = IOB_S10_0;
	cfg_io D6 = IOB_S7_1;
	cfg_io D7 = IOB_S7_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S13_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S13_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N22_1, vn IOB_N22_0;
	dci 2 = vp IOB_E24_1, vn IOB_E24_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S22_1, vn IOB_S22_0;
	dci 5 = vp IOB_S2_1, vn IOB_S2_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W24_0, vn IOB_W24_1;
}

// xc3s400 xa3s400
chip CHIP2 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		// clock left spine
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		// clock spine
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		// clock right spine
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		bram, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		io, // X31
	}
	col_clk X16;
	cols_clkv X8, X24;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		// spine row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		// clock row
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		null, // Y33
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y21 = Y17..Y25;
	row_hclk Y29 = Y25..Y34;
	has_small_int;
	cfg_io D0 = IOB_S21_1;
	cfg_io D1 = IOB_S21_0;
	cfg_io D2 = IOB_S18_1;
	cfg_io D3 = IOB_S18_0;
	cfg_io D4 = IOB_S14_1;
	cfg_io D5 = IOB_S14_0;
	cfg_io D6 = IOB_S11_1;
	cfg_io D7 = IOB_S11_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S17_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S17_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N30_1, vn IOB_N30_0;
	dci 2 = vp IOB_E32_1, vn IOB_E32_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S30_1, vn IOB_S30_0;
	dci 5 = vp IOB_S5_1, vn IOB_S5_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W32_0, vn IOB_W32_1;
}

// xc3s1000 xa3s1000 xc3s1000l
chip CHIP3 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock left spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		// clock spine
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		// clock right spine
		clb + io double 0, // X32
		clb + io double 1, // X33
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		bram, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		io, // X43
	}
	col_clk X22;
	cols_clkv X12, X32;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		// spine row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock break
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		// clock row
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		null, // Y49
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y45 = Y41..Y50;
	cfg_io D0 = IOB_S27_1;
	cfg_io D1 = IOB_S27_0;
	cfg_io D2 = IOB_S24_1;
	cfg_io D3 = IOB_S24_0;
	cfg_io D4 = IOB_S20_1;
	cfg_io D5 = IOB_S20_0;
	cfg_io D6 = IOB_S17_1;
	cfg_io D7 = IOB_S17_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S23_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S23_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N42_1, vn IOB_N42_0;
	dci 2 = vp IOB_E48_1, vn IOB_E48_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S42_1, vn IOB_S42_0;
	dci 5 = vp IOB_S9_1, vn IOB_S9_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W48_0, vn IOB_W48_1;
}

// xc3s1500 xa3s1500 xc3s1500l
chip CHIP4 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		// clock left spine
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		// clock spine
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		clb + io double 0, // X32
		clb + io double 1, // X33
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		clb + io double 0, // X40
		clb + io double 1, // X41
		// clock right spine
		clb + io double 0, // X42
		clb + io double 1, // X43
		clb + io double 0, // X44
		clb + io double 1, // X45
		clb + io double 0, // X46
		clb + io double 1, // X47
		clb + io double 0, // X48
		clb + io double 1, // X49
		clb + io double 0, // X50
		clb + io double 1, // X51
		bram, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		io, // X55
	}
	col_clk X28;
	cols_clkv X14, X42;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock break
		// spine row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock break
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		// clock row
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock break
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		// clock row
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		null, // Y65
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y53 = Y49..Y57;
	row_hclk Y61 = Y57..Y66;
	cfg_io D0 = IOB_S33_1;
	cfg_io D1 = IOB_S33_0;
	cfg_io D2 = IOB_S30_1;
	cfg_io D3 = IOB_S30_0;
	cfg_io D4 = IOB_S26_1;
	cfg_io D5 = IOB_S26_0;
	cfg_io D6 = IOB_S23_1;
	cfg_io D7 = IOB_S23_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S29_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S29_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E64_1, vn IOB_E64_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S54_1, vn IOB_S54_0;
	dci 5 = vp IOB_S9_1, vn IOB_S9_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W64_0, vn IOB_W64_1;
}

// xc3s2000
chip CHIP5 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		// clock left spine
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		clb + io double 0, // X32
		clb + io double 1, // X33
		// clock spine
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		clb + io double 0, // X40
		clb + io double 1, // X41
		clb + io double 0, // X42
		clb + io double 1, // X43
		clb + io double 0, // X44
		clb + io double 1, // X45
		clb + io double 0, // X46
		clb + io double 1, // X47
		clb + io double 0, // X48
		clb + io double 1, // X49
		// clock right spine
		clb + io double 0, // X50
		clb + io double 1, // X51
		clb + io double 0, // X52
		clb + io double 1, // X53
		clb + io double 0, // X54
		clb + io double 1, // X55
		clb + io double 0, // X56
		clb + io double 1, // X57
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		bram, // X64
		clb + io double 0, // X65
		clb + io double 1, // X66
		io, // X67
	}
	col_clk X34;
	cols_clkv X18, X50;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock break
		// spine row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock row
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock break
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		// clock row
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		// clock break
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		// clock row
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		null, // Y81
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	cfg_io D0 = IOB_S39_1;
	cfg_io D1 = IOB_S39_0;
	cfg_io D2 = IOB_S36_1;
	cfg_io D3 = IOB_S36_0;
	cfg_io D4 = IOB_S32_1;
	cfg_io D5 = IOB_S32_0;
	cfg_io D6 = IOB_S29_1;
	cfg_io D7 = IOB_S29_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S35_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S35_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N66_1, vn IOB_N66_0;
	dci 2 = vp IOB_E80_1, vn IOB_E80_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S66_1, vn IOB_S66_0;
	dci 5 = vp IOB_S11_1, vn IOB_S11_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W80_0, vn IOB_W80_1;
}

// xc3s4000 xc3s4000l
chip CHIP6 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		// clock left spine
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		bram, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		// clock spine
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		clb + io double 0, // X49
		clb + io double 1, // X50
		bram, // X51
		clb + io double 0, // X52
		clb + io double 1, // X53
		clb + io double 0, // X54
		clb + io double 1, // X55
		clb + io double 0, // X56
		clb + io double 1, // X57
		// clock right spine
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		clb + io double 0, // X64
		clb + io double 1, // X65
		clb + io double 0, // X66
		clb + io double 1, // X67
		clb + io double 0, // X68
		clb + io double 1, // X69
		clb + io double 0, // X70
		clb + io double 1, // X71
		clb + io double 0, // X72
		clb + io double 1, // X73
		bram, // X74
		clb + io double 0, // X75
		clb + io double 1, // X76
		io, // X77
	}
	col_clk X39;
	cols_clkv X20, X58;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock break
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock break
		// spine row
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock row
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		// clock break
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		// clock row
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		// clock break
		io single, // Y81
		io single, // Y82
		io single, // Y83
		io single, // Y84
		io single, // Y85
		io single, // Y86
		io single, // Y87
		io single, // Y88
		// clock row
		io single, // Y89
		io single, // Y90
		io single, // Y91
		io single, // Y92
		io single, // Y93
		io single, // Y94
		io single, // Y95
		io single, // Y96
		null, // Y97
	}
	row_hclk Y9 = Y0..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y57 = Y49..Y65;
	row_hclk Y73 = Y65..Y81;
	row_hclk Y89 = Y81..Y98;
	cfg_io D0 = IOB_S44_1;
	cfg_io D1 = IOB_S44_0;
	cfg_io D2 = IOB_S41_1;
	cfg_io D3 = IOB_S41_0;
	cfg_io D4 = IOB_S37_1;
	cfg_io D5 = IOB_S37_0;
	cfg_io D6 = IOB_S34_1;
	cfg_io D7 = IOB_S34_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S40_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S40_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N76_1, vn IOB_N76_0;
	dci 2 = vp IOB_E96_1, vn IOB_E96_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S76_1, vn IOB_S76_0;
	dci 5 = vp IOB_S15_1, vn IOB_S15_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W96_0, vn IOB_W96_1;
}

// xc3s5000
chip CHIP7 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		// clock left spine
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		bram, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		// clock spine
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		clb + io double 0, // X49
		clb + io double 1, // X50
		clb + io double 0, // X51
		clb + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		bram, // X57
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		// clock right spine
		clb + io double 0, // X64
		clb + io double 1, // X65
		clb + io double 0, // X66
		clb + io double 1, // X67
		clb + io double 0, // X68
		clb + io double 1, // X69
		clb + io double 0, // X70
		clb + io double 1, // X71
		clb + io double 0, // X72
		clb + io double 1, // X73
		clb + io double 0, // X74
		clb + io double 1, // X75
		clb + io double 0, // X76
		clb + io double 1, // X77
		clb + io double 0, // X78
		clb + io double 1, // X79
		clb + io double 0, // X80
		clb + io double 1, // X81
		bram, // X82
		clb + io double 0, // X83
		clb + io double 1, // X84
		io, // X85
	}
	col_clk X43;
	cols_clkv X22, X64;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock break
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		// clock row
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		// clock break
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		// clock row
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		// clock break
		// spine row
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		// clock row
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		// clock break
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		// clock row
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		io single, // Y81
		io single, // Y82
		io single, // Y83
		io single, // Y84
		// clock break
		io single, // Y85
		io single, // Y86
		io single, // Y87
		io single, // Y88
		io single, // Y89
		io single, // Y90
		io single, // Y91
		io single, // Y92
		// clock row
		io single, // Y93
		io single, // Y94
		io single, // Y95
		io single, // Y96
		// clock break
		io single, // Y97
		io single, // Y98
		io single, // Y99
		io single, // Y100
		// clock row
		io single, // Y101
		io single, // Y102
		io single, // Y103
		io single, // Y104
		null, // Y105
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	cfg_io D0 = IOB_S48_1;
	cfg_io D1 = IOB_S48_0;
	cfg_io D2 = IOB_S45_1;
	cfg_io D3 = IOB_S45_0;
	cfg_io D4 = IOB_S41_1;
	cfg_io D5 = IOB_S41_0;
	cfg_io D6 = IOB_S38_1;
	cfg_io D7 = IOB_S38_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S44_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S44_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N84_1, vn IOB_N84_0;
	dci 2 = vp IOB_E104_1, vn IOB_E104_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S84_1, vn IOB_S84_0;
	dci 5 = vp IOB_S17_1, vn IOB_S17_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W104_0, vn IOB_W104_1;
}

// xcexf10
chip CHIP8 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		// clock left spine
		clb + io single, // X3
		clb + io single, // X4
		// clock spine
		clb + io single, // X5
		clb + io single, // X6
		// clock right spine
		clb + io single, // X7
		clb + io single, // X8
		io, // X9
	}
	col_clk X5;
	cols_clkv X3, X7;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
}

// xcexf20
chip CHIP9 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		clb + io single, // X3
		clb + io single, // X4
		// clock left spine
		clb + io single, // X5
		clb + io single, // X6
		clb + io single, // X7
		clb + io single, // X8
		// clock spine
		clb + io single, // X9
		clb + io single, // X10
		clb + io single, // X11
		clb + io single, // X12
		// clock right spine
		clb + io single, // X13
		clb + io single, // X14
		clb + io single, // X15
		clb + io single, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X5, X13;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
}

// xcexf40
chip CHIP10 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		clb + io single, // X3
		clb + io single, // X4
		// clock left spine
		clb + io single, // X5
		clb + io single, // X6
		clb + io single, // X7
		clb + io single, // X8
		// clock spine
		clb + io single, // X9
		clb + io single, // X10
		clb + io single, // X11
		clb + io single, // X12
		// clock right spine
		clb + io single, // X13
		clb + io single, // X14
		clb + io single, // X15
		clb + io single, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X5, X13;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock break
		// spine row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		null, // Y25
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
}

// xc3s100e xa3s100e
chip CHIP11 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		// clock left spine
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io quad 0, // X5
		bram 3 + io quad 1, // X6
		clb + io quad 2, // X7
		clb + io quad 3, // X8
		// clock spine
		clb + io quad 0, // X9
		clb + io quad 1, // X10
		clb + io quad 2, // X11
		clb + io quad 3, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		// clock right spine
		clb + io double 0, // X15
		clb + io double 1, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X3, X15;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3 BRAM S TERM
		io quad 3, // Y4
		io triple 0, // Y5
		io triple 1, // Y6
		io triple 2, // Y7
		// clock row
		io quad 0, // Y8
		io quad 1, // Y9
		io quad 2, // Y10
		io quad 3, // Y11
		// clock break
		// spine row
		io quad 0, // Y12
		io quad 1, // Y13
		io quad 2, // Y14
		io quad 3, // Y15
		// clock row
		io triple 0, // Y16
		io triple 1, // Y17
		io triple 2, // Y18
		io quad 0, // Y19
		io quad 1, // Y20 BRAM N TERM
		io quad 2, // Y21
		io quad 3, // Y22
		null, // Y23
	}
	rows_ram Y3, Y20;
	row_hclk Y8 = Y0..Y12;
	row_hclk Y16 = Y12..Y24;
	dcms 2;
	has_small_int;
	cfg_io D0 = IOB_S12_1;
	cfg_io D1 = IOB_S10_1;
	cfg_io D2 = IOB_S10_0;
	cfg_io D3 = IOB_S8_1;
	cfg_io D4 = IOB_S8_0;
	cfg_io D5 = IOB_S7_2;
	cfg_io D6 = IOB_S6_1;
	cfg_io D7 = IOB_S6_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S9_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S12_0;
	cfg_io M1 = IOB_S11_2;
	cfg_io M2 = IOB_S9_1;
	cfg_io CCLK = IOB_S16_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E19_1;
	cfg_io LDC1 = IOB_E21_0;
	cfg_io LDC2 = IOB_E21_1;
	cfg_io HDC = IOB_E19_0;
	cfg_io A0 = IOB_E17_2;
	cfg_io A1 = IOB_E16_1;
	cfg_io A2 = IOB_E16_0;
	cfg_io A3 = IOB_E14_1;
	cfg_io A4 = IOB_E14_0;
	cfg_io A5 = IOB_E12_1;
	cfg_io A6 = IOB_E12_0;
	cfg_io A7 = IOB_E10_1;
	cfg_io A8 = IOB_E10_0;
	cfg_io A9 = IOB_E8_1;
	cfg_io A10 = IOB_E8_0;
	cfg_io A11 = IOB_E5_1;
	cfg_io A12 = IOB_E5_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S16_0;
	cfg_io A18 = IOB_S14_1;
	cfg_io A19 = IOB_S14_0;
}

// xc3s250e xa3s250e
chip CHIP12 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		// clock left spine
		clb + io triple 0, // X7
		clb + io triple 1, // X8
		clb + io triple 2, // X9
		clb + io quad 0, // X10
		clb + io quad 1, // X11
		clb + io quad 2, // X12
		clb + io quad 3, // X13
		// clock spine
		clb + io quad 0, // X14
		clb + io quad 1, // X15
		clb + io quad 2, // X16
		clb + io quad 3, // X17
		clb + io triple 0, // X18
		clb + io triple 1, // X19
		clb + io triple 2, // X20
		// clock right spine
		bram + io quad 0, // X21
		bram 1 + io quad 1, // X22
		bram 2 + io quad 2, // X23
		bram 3 + io quad 3, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		io, // X27
	}
	col_clk X14;
	cols_clkv X7, X21;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io single, // Y5 BRAM S TERM
		// clock row
		io quad 0, // Y6
		io quad 1, // Y7
		io quad 2, // Y8
		io quad 3, // Y9
		// clock break
		io quad 0, // Y10
		io quad 1, // Y11
		io quad 2, // Y12
		io quad 3, // Y13
		// clock row
		io quad 0, // Y14
		io quad 1, // Y15
		io quad 2, // Y16
		io quad 3, // Y17
		// clock break
		// spine row
		io quad 0, // Y18
		io quad 1, // Y19
		io quad 2, // Y20
		io quad 3, // Y21
		// clock row
		io quad 0, // Y22
		io quad 1, // Y23
		io quad 2, // Y24
		io quad 3, // Y25
		// clock break
		io quad 0, // Y26
		io quad 1, // Y27
		io quad 2, // Y28
		io quad 3, // Y29
		// clock row
		io single, // Y30 BRAM N TERM
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		null, // Y35
	}
	rows_ram Y5, Y30;
	row_hclk Y6 = Y0..Y10;
	row_hclk Y14 = Y10..Y18;
	row_hclk Y22 = Y18..Y26;
	row_hclk Y30 = Y26..Y36;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S17_1;
	cfg_io D1 = IOB_S15_1;
	cfg_io D2 = IOB_S15_0;
	cfg_io D3 = IOB_S13_1;
	cfg_io D4 = IOB_S13_0;
	cfg_io D5 = IOB_S12_2;
	cfg_io D6 = IOB_S11_1;
	cfg_io D7 = IOB_S11_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S14_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S17_0;
	cfg_io M1 = IOB_S16_2;
	cfg_io M2 = IOB_S14_1;
	cfg_io CCLK = IOB_S26_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E31_1;
	cfg_io LDC1 = IOB_E33_0;
	cfg_io LDC2 = IOB_E33_1;
	cfg_io HDC = IOB_E31_0;
	cfg_io A0 = IOB_E24_1;
	cfg_io A1 = IOB_E22_1;
	cfg_io A2 = IOB_E22_0;
	cfg_io A3 = IOB_E20_1;
	cfg_io A4 = IOB_E20_0;
	cfg_io A5 = IOB_E18_1;
	cfg_io A6 = IOB_E18_0;
	cfg_io A7 = IOB_E16_1;
	cfg_io A8 = IOB_E16_0;
	cfg_io A9 = IOB_E14_1;
	cfg_io A10 = IOB_E14_0;
	cfg_io A11 = IOB_E10_1;
	cfg_io A12 = IOB_E10_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S26_0;
	cfg_io A18 = IOB_S24_1;
	cfg_io A19 = IOB_S24_0;
	cfg_io A20 = IOB_S22_1;
	cfg_io A21 = IOB_S22_0;
	cfg_io A22 = IOB_S20_1;
	cfg_io A23 = IOB_S20_0;
}

// xc3s500e xa3s500e
chip CHIP13 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io triple 0, // X7
		clb + io triple 1, // X8
		clb + io triple 2, // X9
		// clock left spine
		clb + io quad 0, // X10
		clb + io quad 1, // X11
		clb + io quad 2, // X12
		clb + io quad 3, // X13
		clb + io quad 0, // X14
		clb + io quad 1, // X15
		clb + io quad 2, // X16
		clb + io quad 3, // X17
		// clock spine
		clb + io quad 0, // X18
		clb + io quad 1, // X19
		clb + io quad 2, // X20
		clb + io quad 3, // X21
		clb + io quad 0, // X22
		clb + io quad 1, // X23
		clb + io quad 2, // X24
		clb + io quad 3, // X25
		// clock right spine
		clb + io triple 0, // X26
		clb + io triple 1, // X27
		clb + io triple 2, // X28
		bram + io quad 0, // X29
		bram 1 + io quad 1, // X30
		bram 2 + io quad 2, // X31
		bram 3 + io quad 3, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		io, // X35
	}
	col_clk X18;
	cols_clkv X10, X26;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3 BRAM S TERM
		io quad 3, // Y4
		io triple 0, // Y5
		io triple 1, // Y6
		io triple 2, // Y7
		// clock row
		io quad 0, // Y8
		io quad 1, // Y9
		io quad 2, // Y10
		io quad 3, // Y11
		// clock break
		io quad 0, // Y12
		io quad 1, // Y13
		io quad 2, // Y14
		io quad 3, // Y15
		// clock row
		io quad 0, // Y16
		io quad 1, // Y17
		io quad 2, // Y18
		io quad 3, // Y19
		io quad 0, // Y20
		io quad 1, // Y21
		io quad 2, // Y22
		io quad 3, // Y23
		// clock break
		// spine row
		io quad 0, // Y24
		io quad 1, // Y25
		io quad 2, // Y26
		io quad 3, // Y27
		io quad 0, // Y28
		io quad 1, // Y29
		io quad 2, // Y30
		io quad 3, // Y31
		// clock row
		io quad 0, // Y32
		io quad 1, // Y33
		io quad 2, // Y34
		io quad 3, // Y35
		// clock break
		io quad 0, // Y36
		io quad 1, // Y37
		io quad 2, // Y38
		io quad 3, // Y39
		// clock row
		io triple 0, // Y40
		io triple 1, // Y41
		io triple 2, // Y42
		io quad 0, // Y43
		io quad 1, // Y44 BRAM N TERM
		io quad 2, // Y45
		io quad 3, // Y46
		null, // Y47
	}
	rows_ram Y3, Y44;
	row_hclk Y8 = Y0..Y12;
	row_hclk Y16 = Y12..Y24;
	row_hclk Y32 = Y24..Y36;
	row_hclk Y40 = Y36..Y48;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S21_1;
	cfg_io D1 = IOB_S19_1;
	cfg_io D2 = IOB_S19_0;
	cfg_io D3 = IOB_S17_1;
	cfg_io D4 = IOB_S17_0;
	cfg_io D5 = IOB_S16_2;
	cfg_io D6 = IOB_S15_1;
	cfg_io D7 = IOB_S15_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S18_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S21_0;
	cfg_io M1 = IOB_S20_2;
	cfg_io M2 = IOB_S18_1;
	cfg_io CCLK = IOB_S34_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E43_1;
	cfg_io LDC1 = IOB_E45_0;
	cfg_io LDC2 = IOB_E45_1;
	cfg_io HDC = IOB_E43_0;
	cfg_io A0 = IOB_E30_1;
	cfg_io A1 = IOB_E28_1;
	cfg_io A2 = IOB_E28_0;
	cfg_io A3 = IOB_E26_1;
	cfg_io A4 = IOB_E26_0;
	cfg_io A5 = IOB_E24_1;
	cfg_io A6 = IOB_E24_0;
	cfg_io A7 = IOB_E22_1;
	cfg_io A8 = IOB_E22_0;
	cfg_io A9 = IOB_E20_1;
	cfg_io A10 = IOB_E20_0;
	cfg_io A11 = IOB_E16_1;
	cfg_io A12 = IOB_E16_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S34_0;
	cfg_io A18 = IOB_S32_1;
	cfg_io A19 = IOB_S32_0;
	cfg_io A20 = IOB_S30_1;
	cfg_io A21 = IOB_S30_0;
	cfg_io A22 = IOB_S28_1;
	cfg_io A23 = IOB_S28_0;
}

// xc3s1200e xa3s1200e
chip CHIP14 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io quad 0, // X7
		clb + io quad 1, // X8
		clb + io quad 2, // X9
		clb + io quad 3, // X10
		clb + io quad 0, // X11
		clb + io quad 1, // X12
		clb + io quad 2, // X13
		clb + io quad 3, // X14
		// clock left spine
		clb + io single, // X15
		clb + io quad 0, // X16
		clb + io quad 1, // X17
		clb + io quad 2, // X18
		clb + io quad 3, // X19
		clb + io quad 0, // X20
		clb + io quad 1, // X21
		clb + io quad 2, // X22
		clb + io quad 3, // X23
		// clock spine
		clb + io quad 0, // X24
		clb + io quad 1, // X25
		clb + io quad 2, // X26
		clb + io quad 3, // X27
		clb + io quad 0, // X28
		clb + io quad 1, // X29
		clb + io quad 2, // X30
		clb + io quad 3, // X31
		clb + io single, // X32
		// clock right spine
		clb + io quad 0, // X33
		clb + io quad 1, // X34
		clb + io quad 2, // X35
		clb + io quad 3, // X36
		clb + io quad 0, // X37
		clb + io quad 1, // X38
		clb + io quad 2, // X39
		clb + io quad 3, // X40
		bram + io quad 0, // X41
		bram 1 + io quad 1, // X42
		bram 2 + io quad 2, // X43
		bram 3 + io quad 3, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		io, // X47
	}
	col_clk X24;
	cols_clkv X15, X33;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2 BRAM S TERM
		io quad 2, // Y3
		io quad 3, // Y4
		io double 0, // Y5
		io double 1, // Y6
		// clock row
		io quad 0, // Y7
		io quad 1, // Y8
		io quad 2, // Y9
		io quad 3, // Y10
		io quad 0, // Y11
		io quad 1, // Y12
		io quad 2, // Y13
		io quad 3, // Y14
		// clock break
		io quad 0, // Y15
		io quad 1, // Y16
		io quad 2, // Y17
		io quad 3, // Y18
		io quad 0, // Y19
		io quad 1, // Y20
		io quad 2, // Y21
		io quad 3, // Y22
		// clock row
		io quad 0, // Y23
		io quad 1, // Y24
		io quad 2, // Y25
		io quad 3, // Y26
		io quad 0, // Y27
		io quad 1, // Y28
		io quad 2, // Y29
		io quad 3, // Y30
		// clock break
		// spine row
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		io quad 0, // Y35
		io quad 1, // Y36
		io quad 2, // Y37
		io quad 3, // Y38
		// clock row
		io quad 0, // Y39
		io quad 1, // Y40
		io quad 2, // Y41
		io quad 3, // Y42
		io quad 0, // Y43
		io quad 1, // Y44
		io quad 2, // Y45
		io quad 3, // Y46
		// clock break
		io quad 0, // Y47
		io quad 1, // Y48
		io quad 2, // Y49
		io quad 3, // Y50
		io quad 0, // Y51
		io quad 1, // Y52
		io quad 2, // Y53
		io quad 3, // Y54
		// clock row
		io double 0, // Y55
		io double 1, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59 BRAM N TERM
		io quad 3, // Y60
		null, // Y61
	}
	rows_ram Y2, Y59;
	row_hclk Y7 = Y0..Y15;
	row_hclk Y23 = Y15..Y31;
	row_hclk Y39 = Y31..Y47;
	row_hclk Y55 = Y47..Y62;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S27_1;
	cfg_io D1 = IOB_S25_1;
	cfg_io D2 = IOB_S25_0;
	cfg_io D3 = IOB_S23_1;
	cfg_io D4 = IOB_S23_0;
	cfg_io D5 = IOB_S22_2;
	cfg_io D6 = IOB_S21_1;
	cfg_io D7 = IOB_S21_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S24_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S27_0;
	cfg_io M1 = IOB_S26_2;
	cfg_io M2 = IOB_S24_1;
	cfg_io CCLK = IOB_S46_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E57_1;
	cfg_io LDC1 = IOB_E59_0;
	cfg_io LDC2 = IOB_E59_1;
	cfg_io HDC = IOB_E57_0;
	cfg_io A0 = IOB_E37_1;
	cfg_io A1 = IOB_E35_1;
	cfg_io A2 = IOB_E35_0;
	cfg_io A3 = IOB_E33_1;
	cfg_io A4 = IOB_E33_0;
	cfg_io A5 = IOB_E31_1;
	cfg_io A6 = IOB_E31_0;
	cfg_io A7 = IOB_E29_1;
	cfg_io A8 = IOB_E29_0;
	cfg_io A9 = IOB_E27_1;
	cfg_io A10 = IOB_E27_0;
	cfg_io A11 = IOB_E23_1;
	cfg_io A12 = IOB_E23_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S46_0;
	cfg_io A18 = IOB_S44_1;
	cfg_io A19 = IOB_S44_0;
	cfg_io A20 = IOB_S42_1;
	cfg_io A21 = IOB_S42_0;
	cfg_io A22 = IOB_S38_1;
	cfg_io A23 = IOB_S38_0;
}

// xc3s1600e xa3s1600e
chip CHIP15 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io quad 0, // X7
		clb + io quad 1, // X8
		clb + io quad 2, // X9
		clb + io quad 3, // X10
		clb + io quad 0, // X11
		clb + io quad 1, // X12
		clb + io quad 2, // X13
		clb + io quad 3, // X14
		// clock left spine
		clb + io triple 0, // X15
		clb + io triple 1, // X16
		clb + io triple 2, // X17
		clb + io quad 0, // X18
		clb + io quad 1, // X19
		clb + io quad 2, // X20
		clb + io quad 3, // X21
		clb + io quad 0, // X22
		clb + io quad 1, // X23
		clb + io quad 2, // X24
		clb + io quad 3, // X25
		clb + io quad 0, // X26
		clb + io quad 1, // X27
		clb + io quad 2, // X28
		clb + io quad 3, // X29
		// clock spine
		clb + io quad 0, // X30
		clb + io quad 1, // X31
		clb + io quad 2, // X32
		clb + io quad 3, // X33
		clb + io quad 0, // X34
		clb + io quad 1, // X35
		clb + io quad 2, // X36
		clb + io quad 3, // X37
		clb + io quad 0, // X38
		clb + io quad 1, // X39
		clb + io quad 2, // X40
		clb + io quad 3, // X41
		clb + io triple 0, // X42
		clb + io triple 1, // X43
		clb + io triple 2, // X44
		// clock right spine
		clb + io quad 0, // X45
		clb + io quad 1, // X46
		clb + io quad 2, // X47
		clb + io quad 3, // X48
		clb + io quad 0, // X49
		clb + io quad 1, // X50
		clb + io quad 2, // X51
		clb + io quad 3, // X52
		bram + io quad 0, // X53
		bram 1 + io quad 1, // X54
		bram 2 + io quad 2, // X55
		bram 3 + io quad 3, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		io, // X59
	}
	col_clk X30;
	cols_clkv X15, X45;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2 BRAM S TERM
		io quad 2, // Y3
		io quad 3, // Y4
		io double 0, // Y5
		io double 1, // Y6
		// clock row
		io quad 0, // Y7
		io quad 1, // Y8
		io quad 2, // Y9
		io quad 3, // Y10
		// clock break
		io quad 0, // Y11
		io quad 1, // Y12
		io quad 2, // Y13
		io quad 3, // Y14
		// clock row
		io quad 0, // Y15
		io quad 1, // Y16
		io quad 2, // Y17
		io quad 3, // Y18
		io quad 0, // Y19
		io quad 1, // Y20
		io quad 2, // Y21
		io quad 3, // Y22
		// clock break
		io quad 0, // Y23
		io quad 1, // Y24
		io quad 2, // Y25
		io quad 3, // Y26
		io quad 0, // Y27
		io quad 1, // Y28
		io quad 2, // Y29
		io quad 3, // Y30
		// clock row
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		io quad 0, // Y35
		io quad 1, // Y36
		io quad 2, // Y37
		io quad 3, // Y38
		// clock break
		// spine row
		io quad 0, // Y39
		io quad 1, // Y40
		io quad 2, // Y41
		io quad 3, // Y42
		io quad 0, // Y43
		io quad 1, // Y44
		io quad 2, // Y45
		io quad 3, // Y46
		// clock row
		io quad 0, // Y47
		io quad 1, // Y48
		io quad 2, // Y49
		io quad 3, // Y50
		io quad 0, // Y51
		io quad 1, // Y52
		io quad 2, // Y53
		io quad 3, // Y54
		// clock break
		io quad 0, // Y55
		io quad 1, // Y56
		io quad 2, // Y57
		io quad 3, // Y58
		io quad 0, // Y59
		io quad 1, // Y60
		io quad 2, // Y61
		io quad 3, // Y62
		// clock row
		io quad 0, // Y63
		io quad 1, // Y64
		io quad 2, // Y65
		io quad 3, // Y66
		// clock break
		io quad 0, // Y67
		io quad 1, // Y68
		io quad 2, // Y69
		io quad 3, // Y70
		// clock row
		io double 0, // Y71
		io double 1, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75 BRAM N TERM
		io quad 3, // Y76
		null, // Y77
	}
	rows_ram Y2, Y75;
	row_hclk Y7 = Y0..Y11;
	row_hclk Y15 = Y11..Y23;
	row_hclk Y31 = Y23..Y39;
	row_hclk Y47 = Y39..Y55;
	row_hclk Y63 = Y55..Y67;
	row_hclk Y71 = Y67..Y78;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S33_1;
	cfg_io D1 = IOB_S31_1;
	cfg_io D2 = IOB_S31_0;
	cfg_io D3 = IOB_S29_1;
	cfg_io D4 = IOB_S29_0;
	cfg_io D5 = IOB_S28_2;
	cfg_io D6 = IOB_S27_1;
	cfg_io D7 = IOB_S27_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S30_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S33_0;
	cfg_io M1 = IOB_S32_2;
	cfg_io M2 = IOB_S30_1;
	cfg_io CCLK = IOB_S58_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E73_1;
	cfg_io LDC1 = IOB_E75_0;
	cfg_io LDC2 = IOB_E75_1;
	cfg_io HDC = IOB_E73_0;
	cfg_io A0 = IOB_E45_1;
	cfg_io A1 = IOB_E43_1;
	cfg_io A2 = IOB_E43_0;
	cfg_io A3 = IOB_E41_1;
	cfg_io A4 = IOB_E41_0;
	cfg_io A5 = IOB_E39_1;
	cfg_io A6 = IOB_E39_0;
	cfg_io A7 = IOB_E37_1;
	cfg_io A8 = IOB_E37_0;
	cfg_io A9 = IOB_E35_1;
	cfg_io A10 = IOB_E35_0;
	cfg_io A11 = IOB_E31_1;
	cfg_io A12 = IOB_E31_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S58_0;
	cfg_io A18 = IOB_S56_1;
	cfg_io A19 = IOB_S56_0;
	cfg_io A20 = IOB_S54_1;
	cfg_io A21 = IOB_S54_0;
	cfg_io A22 = IOB_S50_1;
	cfg_io A23 = IOB_S50_0;
}

// xc3s50a xc3s50an
chip CHIP16 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		clb + io double 0, // X3
		clb + io double 1, // X4
		clb + io double 0, // X5
		clb + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		// clock spine
		bram + io double 0, // X9
		bram 1 + io double 1, // X10
		bram 2 + io double 0, // X11
		bram 3 + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		io, // X17
	}
	col_clk X9;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		// spine row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		null, // Y17
	}
	row_hclk Y9 = Y0..Y18;
	dcms 2;
	has_small_int;
	cfg_io D0 = IOB_S15_1;
	cfg_io D1 = IOB_S16_0;
	cfg_io D2 = IOB_S15_0;
	cfg_io D3 = IOB_S13_1;
	cfg_io D4 = IOB_S7_1;
	cfg_io D5 = IOB_S7_0;
	cfg_io D6 = IOB_S6_1;
	cfg_io D7 = IOB_S5_1;
	cfg_io CSI_B = IOB_S11_0;
	cfg_io INIT_B = IOB_S13_0;
	cfg_io RDWR_B = IOB_S3_0;
	cfg_io DOUT = IOB_S12_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S16_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io AWAKE = IOB_S12_0;
}

// xc3s200a xa3s200a xc3s200an
chip CHIP17 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		// clock left spine
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		// clock spine
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		// clock right spine
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		bram 3 + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		io, // X25
	}
	col_clk X13;
	cols_clkv X7, X19;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock break
		// spine row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock row
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		null, // Y33
	}
	row_hclk Y9 = Y0..Y17;
	row_hclk Y25 = Y17..Y34;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S24_0;
	cfg_io D1 = IOB_S22_1;
	cfg_io D2 = IOB_S22_0;
	cfg_io D3 = IOB_S20_1;
	cfg_io D4 = IOB_S10_1;
	cfg_io D5 = IOB_S10_0;
	cfg_io D6 = IOB_S8_1;
	cfg_io D7 = IOB_S8_0;
	cfg_io CSI_B = IOB_S16_1;
	cfg_io INIT_B = IOB_S20_0;
	cfg_io RDWR_B = IOB_S3_0;
	cfg_io DOUT = IOB_S18_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S24_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E9_0;
	cfg_io A3 = IOB_E9_1;
	cfg_io A4 = IOB_E10_0;
	cfg_io A5 = IOB_E10_1;
	cfg_io A6 = IOB_E11_0;
	cfg_io A7 = IOB_E11_1;
	cfg_io A8 = IOB_E13_0;
	cfg_io A9 = IOB_E13_1;
	cfg_io A10 = IOB_E19_0;
	cfg_io A11 = IOB_E19_1;
	cfg_io A12 = IOB_E22_0;
	cfg_io A13 = IOB_E22_1;
	cfg_io A14 = IOB_E23_0;
	cfg_io A15 = IOB_E23_1;
	cfg_io A16 = IOB_E26_0;
	cfg_io A17 = IOB_E26_1;
	cfg_io A18 = IOB_E27_0;
	cfg_io A19 = IOB_E27_1;
	cfg_io A20 = IOB_E29_0;
	cfg_io A21 = IOB_E29_1;
	cfg_io A22 = IOB_E30_0;
	cfg_io A23 = IOB_E30_1;
	cfg_io A24 = IOB_E31_0;
	cfg_io A25 = IOB_E31_1;
	cfg_io AWAKE = IOB_S18_0;
}

// xc3s400a xa3s400a xc3s400an
chip CHIP18 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		// clock left spine
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		// clock spine
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		// clock right spine
		clb + io double 0, // X25
		clb + io double 1, // X26
		bram + io double 0, // X27
		bram 1 + io double 1, // X28
		bram 2 + io double 0, // X29
		bram 3 + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		io, // X33
	}
	col_clk X17;
	cols_clkv X9, X25;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock break
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock row
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock break
		// spine row
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		// clock break
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		null, // Y41
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S32_0;
	cfg_io D1 = IOB_S26_1;
	cfg_io D2 = IOB_S26_0;
	cfg_io D3 = IOB_S24_1;
	cfg_io D4 = IOB_S14_1;
	cfg_io D5 = IOB_S14_0;
	cfg_io D6 = IOB_S12_1;
	cfg_io D7 = IOB_S12_0;
	cfg_io CSI_B = IOB_S20_1;
	cfg_io INIT_B = IOB_S24_0;
	cfg_io RDWR_B = IOB_S7_0;
	cfg_io DOUT = IOB_S22_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S32_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E13_0;
	cfg_io A3 = IOB_E13_1;
	cfg_io A4 = IOB_E14_0;
	cfg_io A5 = IOB_E14_1;
	cfg_io A6 = IOB_E15_0;
	cfg_io A7 = IOB_E15_1;
	cfg_io A8 = IOB_E17_0;
	cfg_io A9 = IOB_E17_1;
	cfg_io A10 = IOB_E23_0;
	cfg_io A11 = IOB_E23_1;
	cfg_io A12 = IOB_E26_0;
	cfg_io A13 = IOB_E26_1;
	cfg_io A14 = IOB_E27_0;
	cfg_io A15 = IOB_E27_1;
	cfg_io A16 = IOB_E30_0;
	cfg_io A17 = IOB_E30_1;
	cfg_io A18 = IOB_E31_0;
	cfg_io A19 = IOB_E31_1;
	cfg_io A20 = IOB_E37_0;
	cfg_io A21 = IOB_E37_1;
	cfg_io A22 = IOB_E38_0;
	cfg_io A23 = IOB_E38_1;
	cfg_io A24 = IOB_E39_0;
	cfg_io A25 = IOB_E39_1;
	cfg_io AWAKE = IOB_S22_0;
}

// xc3s700a xa3s700a xc3s700an
chip CHIP19 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		// clock left spine
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		// clock spine
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		// clock right spine
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		bram + io double 0, // X35
		bram 1 + io double 1, // X36
		bram 2 + io double 0, // X37
		bram 3 + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		io, // X41
	}
	col_clk X21;
	cols_clkv X11, X31;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock break
		// spine row
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		// clock row
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		null, // Y49
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y17 = Y13..Y25;
	row_hclk Y33 = Y25..Y37;
	row_hclk Y45 = Y37..Y50;
	dcms 8;
	has_small_int;
	cfg_io D0 = IOB_S40_0;
	cfg_io D1 = IOB_S30_1;
	cfg_io D2 = IOB_S30_0;
	cfg_io D3 = IOB_S28_1;
	cfg_io D4 = IOB_S18_1;
	cfg_io D5 = IOB_S18_0;
	cfg_io D6 = IOB_S16_1;
	cfg_io D7 = IOB_S16_0;
	cfg_io CSI_B = IOB_S24_1;
	cfg_io INIT_B = IOB_S28_0;
	cfg_io RDWR_B = IOB_S11_0;
	cfg_io DOUT = IOB_S26_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S40_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E17_0;
	cfg_io A3 = IOB_E17_1;
	cfg_io A4 = IOB_E18_0;
	cfg_io A5 = IOB_E18_1;
	cfg_io A6 = IOB_E19_0;
	cfg_io A7 = IOB_E19_1;
	cfg_io A8 = IOB_E21_0;
	cfg_io A9 = IOB_E21_1;
	cfg_io A10 = IOB_E27_0;
	cfg_io A11 = IOB_E27_1;
	cfg_io A12 = IOB_E30_0;
	cfg_io A13 = IOB_E30_1;
	cfg_io A14 = IOB_E31_0;
	cfg_io A15 = IOB_E31_1;
	cfg_io A16 = IOB_E34_0;
	cfg_io A17 = IOB_E34_1;
	cfg_io A18 = IOB_E35_0;
	cfg_io A19 = IOB_E35_1;
	cfg_io A20 = IOB_E45_0;
	cfg_io A21 = IOB_E45_1;
	cfg_io A22 = IOB_E46_0;
	cfg_io A23 = IOB_E46_1;
	cfg_io A24 = IOB_E47_0;
	cfg_io A25 = IOB_E47_1;
	cfg_io AWAKE = IOB_S26_0;
}

// xc3s1400a xa3s1400a xc3s1400an
chip CHIP20 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		// clock left spine
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		// clock spine
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		// clock right spine
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		bram + io double 0, // X43
		bram 1 + io double 1, // X44
		bram 2 + io double 0, // X45
		bram 3 + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		io, // X49
	}
	col_clk X25;
	cols_clkv X13, X37;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock break
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		// spine row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		// clock break
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		// clock row
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock break
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock row
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		null, // Y73
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y17 = Y13..Y25;
	row_hclk Y29 = Y25..Y37;
	row_hclk Y45 = Y37..Y49;
	row_hclk Y57 = Y49..Y61;
	row_hclk Y69 = Y61..Y74;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S48_0;
	cfg_io D1 = IOB_S34_1;
	cfg_io D2 = IOB_S34_0;
	cfg_io D3 = IOB_S32_1;
	cfg_io D4 = IOB_S22_1;
	cfg_io D5 = IOB_S22_0;
	cfg_io D6 = IOB_S20_1;
	cfg_io D7 = IOB_S20_0;
	cfg_io CSI_B = IOB_S28_1;
	cfg_io INIT_B = IOB_S32_0;
	cfg_io RDWR_B = IOB_S15_0;
	cfg_io DOUT = IOB_S30_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S48_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E30_0;
	cfg_io A5 = IOB_E30_1;
	cfg_io A6 = IOB_E31_0;
	cfg_io A7 = IOB_E31_1;
	cfg_io A8 = IOB_E33_0;
	cfg_io A9 = IOB_E33_1;
	cfg_io A10 = IOB_E39_0;
	cfg_io A11 = IOB_E39_1;
	cfg_io A12 = IOB_E42_0;
	cfg_io A13 = IOB_E42_1;
	cfg_io A14 = IOB_E43_0;
	cfg_io A15 = IOB_E43_1;
	cfg_io A16 = IOB_E46_0;
	cfg_io A17 = IOB_E46_1;
	cfg_io A18 = IOB_E47_0;
	cfg_io A19 = IOB_E47_1;
	cfg_io A20 = IOB_E69_0;
	cfg_io A21 = IOB_E69_1;
	cfg_io A22 = IOB_E70_0;
	cfg_io A23 = IOB_E70_1;
	cfg_io A24 = IOB_E71_0;
	cfg_io A25 = IOB_E71_1;
	cfg_io AWAKE = IOB_S30_0;
}

// xc3sd1800a xa3sd1800a
chip CHIP21 {
	kind spartan3adsp;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		dsp + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		// clock left spine
		clb + io double 0, // X17
		clb + io double 1, // X18
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		dsp + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		// clock spine
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		bram + io double 0, // X43
		bram 1 + io double 1, // X44
		bram 2 + io double 0, // X45
		dsp + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		// clock right spine
		clb + io double 0, // X49
		clb + io double 1, // X50
		clb + io double 0, // X51
		clb + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		bram + io double 0, // X59
		bram 1 + io double 1, // X60
		bram 2 + io double 0, // X61
		dsp + io double 1, // X62
		clb + io double 0, // X63
		clb + io double 1, // X64
		io, // X65
	}
	col_clk X33;
	cols_clkv X17, X49;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock row
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock break
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock break
		// spine row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		// clock row
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock break
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock row
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75
		io quad 3, // Y76
		// clock break
		io quad 0, // Y77
		io quad 1, // Y78
		io quad 2, // Y79
		io quad 3, // Y80
		// clock row
		io quad 0, // Y81
		io quad 1, // Y82
		io quad 2, // Y83
		io quad 3, // Y84
		io quad 0, // Y85
		io quad 1, // Y86
		io quad 2, // Y87
		io quad 3, // Y88
		null, // Y89
	}
	row_hclk Y9 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y81 = Y77..Y90;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S64_0;
	cfg_io D1 = IOB_S42_1;
	cfg_io D2 = IOB_S42_0;
	cfg_io D3 = IOB_S40_1;
	cfg_io D4 = IOB_S30_1;
	cfg_io D5 = IOB_S30_0;
	cfg_io D6 = IOB_S28_1;
	cfg_io D7 = IOB_S28_0;
	cfg_io CSI_B = IOB_S36_1;
	cfg_io INIT_B = IOB_S40_0;
	cfg_io RDWR_B = IOB_S23_0;
	cfg_io DOUT = IOB_S38_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S64_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E37_0;
	cfg_io A3 = IOB_E37_1;
	cfg_io A4 = IOB_E38_0;
	cfg_io A5 = IOB_E38_1;
	cfg_io A6 = IOB_E39_0;
	cfg_io A7 = IOB_E39_1;
	cfg_io A8 = IOB_E41_0;
	cfg_io A9 = IOB_E41_1;
	cfg_io A10 = IOB_E47_0;
	cfg_io A11 = IOB_E47_1;
	cfg_io A12 = IOB_E50_0;
	cfg_io A13 = IOB_E50_1;
	cfg_io A14 = IOB_E51_0;
	cfg_io A15 = IOB_E51_1;
	cfg_io A16 = IOB_E54_0;
	cfg_io A17 = IOB_E54_1;
	cfg_io A18 = IOB_E55_0;
	cfg_io A19 = IOB_E55_1;
	cfg_io A20 = IOB_E85_0;
	cfg_io A21 = IOB_E85_1;
	cfg_io A22 = IOB_E86_0;
	cfg_io A23 = IOB_E86_1;
	cfg_io A24 = IOB_E87_0;
	cfg_io A25 = IOB_E87_1;
	cfg_io AWAKE = IOB_S38_0;
}

// xc3sd3400a xa3sd3400a
chip CHIP22 {
	kind spartan3adsp;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		dsp + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		// clock left spine
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		dsp + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		bram + io double 0, // X29
		bram 1 + io double 1, // X30
		bram 2 + io double 0, // X31
		dsp + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		// clock spine
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		bram + io double 0, // X49
		bram 1 + io double 1, // X50
		bram 2 + io double 0, // X51
		dsp + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		// clock right spine
		clb + io double 0, // X59
		clb + io double 1, // X60
		clb + io double 0, // X61
		clb + io double 1, // X62
		clb + io double 0, // X63
		clb + io double 1, // X64
		clb + io double 0, // X65
		clb + io double 1, // X66
		clb + io double 0, // X67
		clb + io double 1, // X68
		clb + io double 0, // X69
		clb + io double 1, // X70
		clb + io double 0, // X71
		clb + io double 1, // X72
		bram + io double 0, // X73
		bram 1 + io double 1, // X74
		bram 2 + io double 0, // X75
		dsp + io double 1, // X76
		clb + io double 0, // X77
		clb + io double 1, // X78
		io, // X79
	}
	col_clk X39;
	cols_clkv X19, X59;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock break
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock row
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock break
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		// clock break
		// spine row
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock row
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock break
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75
		io quad 3, // Y76
		// clock row
		io quad 0, // Y77
		io quad 1, // Y78
		io quad 2, // Y79
		io quad 3, // Y80
		io quad 0, // Y81
		io quad 1, // Y82
		io quad 2, // Y83
		io quad 3, // Y84
		// clock break
		io quad 0, // Y85
		io quad 1, // Y86
		io quad 2, // Y87
		io quad 3, // Y88
		io quad 0, // Y89
		io quad 1, // Y90
		io quad 2, // Y91
		io quad 3, // Y92
		// clock row
		io quad 0, // Y93
		io quad 1, // Y94
		io quad 2, // Y95
		io quad 3, // Y96
		// clock break
		io quad 0, // Y97
		io quad 1, // Y98
		io quad 2, // Y99
		io quad 3, // Y100
		// clock row
		io quad 0, // Y101
		io quad 1, // Y102
		io quad 2, // Y103
		io quad 3, // Y104
		null, // Y105
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S78_0;
	cfg_io D1 = IOB_S48_1;
	cfg_io D2 = IOB_S48_0;
	cfg_io D3 = IOB_S46_1;
	cfg_io D4 = IOB_S36_1;
	cfg_io D5 = IOB_S36_0;
	cfg_io D6 = IOB_S34_1;
	cfg_io D7 = IOB_S34_0;
	cfg_io CSI_B = IOB_S42_1;
	cfg_io INIT_B = IOB_S46_0;
	cfg_io RDWR_B = IOB_S29_0;
	cfg_io DOUT = IOB_S44_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S78_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E45_0;
	cfg_io A3 = IOB_E45_1;
	cfg_io A4 = IOB_E46_0;
	cfg_io A5 = IOB_E46_1;
	cfg_io A6 = IOB_E47_0;
	cfg_io A7 = IOB_E47_1;
	cfg_io A8 = IOB_E49_0;
	cfg_io A9 = IOB_E49_1;
	cfg_io A10 = IOB_E55_0;
	cfg_io A11 = IOB_E55_1;
	cfg_io A12 = IOB_E58_0;
	cfg_io A13 = IOB_E58_1;
	cfg_io A14 = IOB_E59_0;
	cfg_io A15 = IOB_E59_1;
	cfg_io A16 = IOB_E62_0;
	cfg_io A17 = IOB_E62_1;
	cfg_io A18 = IOB_E63_0;
	cfg_io A19 = IOB_E63_1;
	cfg_io A20 = IOB_E101_0;
	cfg_io A21 = IOB_E101_1;
	cfg_io A22 = IOB_E102_0;
	cfg_io A23 = IOB_E102_1;
	cfg_io A24 = IOB_E103_0;
	cfg_io A25 = IOB_E103_1;
	cfg_io AWAKE = IOB_S44_0;
}

// xc3s50-cp132
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = TDI;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_1;
	pin A4 = VCCO0;
	pin A5 = VCCAUX;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_1;
	pin A8 = IOB_N8_1;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N9_0;
	pin A11 = IOB_N10_1;
	pin A12 = IOB_N11_0;
	pin A13 = IOB_N13_1;
	pin A14 = TMS;
	pin B1 = IOB_W16_1;
	pin B2 = IOB_W16_0;
	pin B3 = HSWAP_EN;
	pin B4 = GND;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N6_0;
	pin B8 = VCCO1;
	pin B9 = GND;
	pin B10 = VCCINT;
	pin B11 = IOB_N10_0;
	pin B12 = VCCO1;
	pin B13 = IOB_N13_0;
	pin B14 = TCK;
	pin C1 = IOB_W13_0;
	pin C2 = GND;
	pin C3 = VCCO7;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_1;
	pin C6 = VCCINT;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N7_0;
	pin C9 = IOB_N9_1;
	pin C10 = VCCAUX;
	pin C11 = IOB_N11_1;
	pin C12 = GND;
	pin C13 = TDO;
	pin C14 = IOB_E16_0;
	pin D1 = IOB_W12_0;
	pin D2 = IOB_W12_1;
	pin D3 = IOB_W13_1;
	pin D12 = IOB_E16_1;
	pin D13 = VCCO2;
	pin D14 = GND;
	pin E1 = IOB_W10_1;
	pin E2 = IOB_W11_0;
	pin E3 = IOB_W11_1;
	pin E12 = IOB_E14_1;
	pin E13 = IOB_E14_0;
	pin E14 = IOB_E13_1;
	pin F1 = GND;
	pin F2 = IOB_W9_1;
	pin F3 = IOB_W10_0;
	pin F12 = IOB_E13_0;
	pin F13 = IOB_E11_1;
	pin F14 = IOB_E11_0;
	pin G1 = IOB_W9_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W8_1;
	pin G12 = IOB_E10_1;
	pin G13 = IOB_E10_0;
	pin G14 = IOB_E9_1;
	pin H1 = IOB_W8_0;
	pin H2 = IOB_W7_1;
	pin H3 = IOB_W7_0;
	pin H12 = IOB_E9_0;
	pin H13 = VCCO3;
	pin H14 = IOB_E8_1;
	pin J1 = IOB_W6_1;
	pin J2 = IOB_W6_0;
	pin J3 = IOB_W5_1;
	pin J12 = IOB_E7_1;
	pin J13 = IOB_E8_0;
	pin J14 = GND;
	pin K1 = IOB_W5_0;
	pin K2 = IOB_W3_1;
	pin K3 = IOB_W3_0;
	pin K12 = IOB_E6_0;
	pin K13 = IOB_E6_1;
	pin K14 = IOB_E7_0;
	pin L1 = GND;
	pin L2 = VCCO6;
	pin L3 = IOB_W1_0;
	pin L12 = IOB_E3_1;
	pin L13 = IOB_E5_0;
	pin L14 = IOB_E5_1;
	pin M1 = IOB_W1_1;
	pin M2 = M1;
	pin M3 = GND;
	pin M4 = IOB_S4_1;
	pin M5 = VCCAUX;
	pin M6 = IOB_S6_1;
	pin M7 = IOB_S8_0;
	pin M8 = IOB_S9_1;
	pin M9 = VCCINT;
	pin M10 = IOB_S11_1;
	pin M11 = IOB_S13_0;
	pin M12 = VCCO3;
	pin M13 = GND;
	pin M14 = IOB_E3_0;
	pin N1 = M0;
	pin N2 = IOB_S1_0;
	pin N3 = VCCO5;
	pin N4 = IOB_S5_0;
	pin N5 = VCCINT;
	pin N6 = GND;
	pin N7 = VCCO5;
	pin N8 = IOB_S9_0;
	pin N9 = IOB_S10_1;
	pin N10 = IOB_S11_0;
	pin N11 = GND;
	pin N12 = IOB_S13_2;
	pin N13 = IOB_E1_1;
	pin N14 = IOB_E1_0;
	pin P1 = M2;
	pin P2 = IOB_S1_1;
	pin P3 = IOB_S4_0;
	pin P4 = IOB_S5_1;
	pin P5 = IOB_S6_0;
	pin P6 = IOB_S7_0;
	pin P7 = IOB_S7_1;
	pin P8 = IOB_S8_1;
	pin P9 = IOB_S10_0;
	pin P10 = VCCAUX;
	pin P11 = VCCO4;
	pin P12 = IOB_S13_1;
	pin P13 = DONE;
	pin P14 = CCLK;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S13_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s50-pq208 xa3s50-pqg208
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W16_1;
	pin P3 = IOB_W16_0;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = VCCO7;
	pin P7 = IOB_W15_1;
	pin P8 = GND;
	pin P9 = IOB_W15_0;
	pin P10 = IOB_W14_1;
	pin P11 = IOB_W14_0;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W13_0;
	pin P14 = GND;
	pin P15 = IOB_W12_1;
	pin P16 = IOB_W12_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W11_1;
	pin P19 = IOB_W11_0;
	pin P20 = IOB_W10_1;
	pin P21 = IOB_W10_0;
	pin P22 = NC;
	pin P23 = VCCO7;
	pin P24 = NC;
	pin P25 = GND;
	pin P26 = IOB_W9_1;
	pin P27 = IOB_W9_0;
	pin P28 = IOB_W8_1;
	pin P29 = IOB_W8_0;
	pin P30 = GND;
	pin P31 = NC;
	pin P32 = VCCO6;
	pin P33 = NC;
	pin P34 = IOB_W7_1;
	pin P35 = IOB_W7_0;
	pin P36 = IOB_W6_1;
	pin P37 = IOB_W6_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W5_1;
	pin P40 = IOB_W5_0;
	pin P41 = GND;
	pin P42 = IOB_W4_1;
	pin P43 = IOB_W4_0;
	pin P44 = IOB_W3_1;
	pin P45 = IOB_W3_0;
	pin P46 = IOB_W2_1;
	pin P47 = GND;
	pin P48 = IOB_W2_0;
	pin P49 = VCCO6;
	pin P50 = NC;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S2_0;
	pin P62 = IOB_S2_1;
	pin P63 = IOB_S2_2;
	pin P64 = IOB_S4_0;
	pin P65 = IOB_S4_1;
	pin P66 = GND;
	pin P67 = IOB_S5_0;
	pin P68 = IOB_S5_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S5_2;
	pin P72 = IOB_S6_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S6_1;
	pin P75 = GND;
	pin P76 = IOB_S7_0;
	pin P77 = IOB_S7_1;
	pin P78 = IOB_S7_2;
	pin P79 = IOB_S8_0;
	pin P80 = IOB_S8_1;
	pin P81 = IOB_S9_0;
	pin P82 = GND;
	pin P83 = IOB_S9_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S9_2;
	pin P86 = IOB_S10_0;
	pin P87 = IOB_S10_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S11_0;
	pin P91 = GND;
	pin P92 = IOB_S11_1;
	pin P93 = IOB_S11_2;
	pin P94 = IOB_S12_0;
	pin P95 = IOB_S12_1;
	pin P96 = NC;
	pin P97 = NC;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S13_0;
	pin P101 = IOB_S13_1;
	pin P102 = IOB_S13_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = NC;
	pin P109 = NC;
	pin P110 = VCCO3;
	pin P111 = IOB_E2_0;
	pin P112 = GND;
	pin P113 = IOB_E2_1;
	pin P114 = IOB_E3_0;
	pin P115 = IOB_E3_1;
	pin P116 = IOB_E4_0;
	pin P117 = IOB_E4_1;
	pin P118 = GND;
	pin P119 = IOB_E5_0;
	pin P120 = IOB_E5_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E6_0;
	pin P123 = IOB_E6_1;
	pin P124 = IOB_E7_0;
	pin P125 = IOB_E7_1;
	pin P126 = NC;
	pin P127 = VCCO3;
	pin P128 = NC;
	pin P129 = GND;
	pin P130 = IOB_E8_0;
	pin P131 = IOB_E8_1;
	pin P132 = IOB_E9_0;
	pin P133 = IOB_E9_1;
	pin P134 = GND;
	pin P135 = NC;
	pin P136 = VCCO2;
	pin P137 = NC;
	pin P138 = IOB_E10_0;
	pin P139 = IOB_E10_1;
	pin P140 = IOB_E11_0;
	pin P141 = IOB_E11_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E12_0;
	pin P144 = IOB_E12_1;
	pin P145 = GND;
	pin P146 = IOB_E13_0;
	pin P147 = IOB_E13_1;
	pin P148 = IOB_E14_0;
	pin P149 = IOB_E14_1;
	pin P150 = IOB_E15_0;
	pin P151 = GND;
	pin P152 = IOB_E15_1;
	pin P153 = VCCO2;
	pin P154 = NC;
	pin P155 = IOB_E16_0;
	pin P156 = IOB_E16_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N13_0;
	pin P162 = IOB_N13_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N12_0;
	pin P166 = IOB_N12_1;
	pin P167 = IOB_N12_2;
	pin P168 = IOB_N11_0;
	pin P169 = IOB_N11_1;
	pin P170 = GND;
	pin P171 = IOB_N10_0;
	pin P172 = IOB_N10_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N10_2;
	pin P176 = IOB_N9_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N9_1;
	pin P179 = GND;
	pin P180 = IOB_N8_0;
	pin P181 = IOB_N8_1;
	pin P182 = IOB_N8_2;
	pin P183 = IOB_N7_0;
	pin P184 = IOB_N7_1;
	pin P185 = IOB_N6_0;
	pin P186 = GND;
	pin P187 = IOB_N6_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N6_2;
	pin P190 = IOB_N5_0;
	pin P191 = IOB_N5_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N4_0;
	pin P195 = GND;
	pin P196 = IOB_N4_1;
	pin P197 = IOB_N4_2;
	pin P198 = IOB_N2_0;
	pin P199 = IOB_N2_1;
	pin P200 = NC;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_W15_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S7_2;
	vref IOB_S9_2;
	vref IOB_S13_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
	vref IOB_N12_1;
}

// xc3s50-tq144
bond BOND2 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W16_1;
	pin P2 = IOB_W16_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W15_0;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W14_0;
	pin P7 = IOB_W13_1;
	pin P8 = IOB_W13_0;
	pin P9 = GND;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W12_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = IOB_W10_1;
	pin P15 = IOB_W10_0;
	pin P16 = GND;
	pin P17 = IOB_W9_1;
	pin P18 = IOB_W9_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W8_1;
	pin P21 = IOB_W8_0;
	pin P22 = GND;
	pin P23 = IOB_W7_1;
	pin P24 = IOB_W7_0;
	pin P25 = IOB_W6_1;
	pin P26 = IOB_W6_0;
	pin P27 = IOB_W5_1;
	pin P28 = IOB_W5_0;
	pin P29 = GND;
	pin P30 = IOB_W4_1;
	pin P31 = IOB_W4_0;
	pin P32 = IOB_W3_1;
	pin P33 = IOB_W3_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S4_1;
	pin P45 = GND;
	pin P46 = IOB_S5_0;
	pin P47 = IOB_S5_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S6_0;
	pin P51 = IOB_S6_1;
	pin P52 = IOB_S7_0;
	pin P53 = IOB_S7_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S8_0;
	pin P56 = IOB_S8_1;
	pin P57 = IOB_S9_0;
	pin P58 = IOB_S9_1;
	pin P59 = IOB_S10_0;
	pin P60 = IOB_S10_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S11_0;
	pin P64 = GND;
	pin P65 = IOB_S11_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S13_0;
	pin P69 = IOB_S13_1;
	pin P70 = IOB_S13_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E2_1;
	pin P77 = IOB_E3_0;
	pin P78 = IOB_E3_1;
	pin P79 = IOB_E4_0;
	pin P80 = IOB_E4_1;
	pin P81 = GND;
	pin P82 = IOB_E5_0;
	pin P83 = IOB_E5_1;
	pin P84 = IOB_E6_0;
	pin P85 = IOB_E6_1;
	pin P86 = IOB_E7_0;
	pin P87 = IOB_E7_1;
	pin P88 = GND;
	pin P89 = IOB_E8_0;
	pin P90 = IOB_E8_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E9_0;
	pin P93 = IOB_E9_1;
	pin P94 = GND;
	pin P95 = IOB_E10_0;
	pin P96 = IOB_E10_1;
	pin P97 = IOB_E11_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E12_0;
	pin P100 = IOB_E12_1;
	pin P101 = GND;
	pin P102 = IOB_E13_0;
	pin P103 = IOB_E13_1;
	pin P104 = IOB_E14_0;
	pin P105 = IOB_E14_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E16_0;
	pin P108 = IOB_E16_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N13_0;
	pin P113 = IOB_N13_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N11_1;
	pin P117 = GND;
	pin P118 = IOB_N10_0;
	pin P119 = IOB_N10_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N9_0;
	pin P123 = IOB_N9_1;
	pin P124 = IOB_N8_0;
	pin P125 = IOB_N8_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N7_0;
	pin P128 = IOB_N7_1;
	pin P129 = IOB_N6_0;
	pin P130 = IOB_N6_1;
	pin P131 = IOB_N5_0;
	pin P132 = IOB_N5_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N4_0;
	pin P136 = GND;
	pin P137 = IOB_N4_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_W15_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S13_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s50-vq100 xa3s50-vqg100
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W16_1;
	pin P2 = IOB_W16_0;
	pin P3 = GND;
	pin P4 = IOB_W13_1;
	pin P5 = IOB_W13_0;
	pin P6 = VCCO7;
	pin P7 = VCCAUX;
	pin P8 = IOB_W11_1;
	pin P9 = IOB_W11_0;
	pin P10 = GND;
	pin P11 = IOB_W9_1;
	pin P12 = IOB_W9_0;
	pin P13 = IOB_W8_1;
	pin P14 = IOB_W8_0;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W7_0;
	pin P17 = IOB_W6_1;
	pin P18 = VCCINT;
	pin P19 = VCCO6;
	pin P20 = GND;
	pin P21 = IOB_W3_1;
	pin P22 = IOB_W1_1;
	pin P23 = IOB_W1_0;
	pin P24 = M1;
	pin P25 = M0;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = GND;
	pin P30 = IOB_S5_0;
	pin P31 = VCCO5;
	pin P32 = IOB_S5_1;
	pin P33 = VCCAUX;
	pin P34 = IOB_S6_0;
	pin P35 = IOB_S6_1;
	pin P36 = IOB_S7_0;
	pin P37 = IOB_S7_1;
	pin P38 = IOB_S8_0;
	pin P39 = IOB_S8_1;
	pin P40 = IOB_S9_0;
	pin P41 = GND;
	pin P42 = IOB_S9_1;
	pin P43 = IOB_S10_0;
	pin P44 = IOB_S10_1;
	pin P45 = VCCINT;
	pin P46 = VCCO4;
	pin P47 = IOB_S11_0;
	pin P48 = IOB_S11_1;
	pin P49 = IOB_S13_0;
	pin P50 = IOB_S13_1;
	pin P51 = DONE;
	pin P52 = CCLK;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E3_1;
	pin P56 = GND;
	pin P57 = VCCO3;
	pin P58 = VCCAUX;
	pin P59 = IOB_E6_1;
	pin P60 = IOB_E7_0;
	pin P61 = IOB_E7_1;
	pin P62 = IOB_E8_0;
	pin P63 = IOB_E8_1;
	pin P64 = IOB_E9_0;
	pin P65 = IOB_E9_1;
	pin P66 = GND;
	pin P67 = IOB_E10_0;
	pin P68 = IOB_E10_1;
	pin P69 = VCCINT;
	pin P70 = VCCO2;
	pin P71 = IOB_E13_0;
	pin P72 = IOB_E13_1;
	pin P73 = GND;
	pin P74 = IOB_E16_0;
	pin P75 = IOB_E16_1;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = TMS;
	pin P79 = IOB_N13_0;
	pin P80 = IOB_N13_1;
	pin P81 = IOB_N12_2;
	pin P82 = GND;
	pin P83 = VCCO1;
	pin P84 = VCCAUX;
	pin P85 = IOB_N9_0;
	pin P86 = IOB_N9_1;
	pin P87 = IOB_N8_0;
	pin P88 = IOB_N8_1;
	pin P89 = IOB_N7_0;
	pin P90 = IOB_N7_1;
	pin P91 = IOB_N6_0;
	pin P92 = IOB_N6_1;
	pin P93 = VCCINT;
	pin P94 = VCCO0;
	pin P95 = GND;
	pin P96 = IOB_N1_0;
	pin P97 = IOB_N1_1;
	pin P98 = HSWAP_EN;
	pin P99 = PROG_B;
	pin P100 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s200-ft256 xa3s200-ftg256
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N6_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N10_2;
	pin A8 = IOB_N11_0;
	pin A9 = IOB_N12_2;
	pin A10 = IOB_N13_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N18_2;
	pin A13 = IOB_N21_1;
	pin A14 = IOB_N22_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W24_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_0;
	pin B8 = IOB_N11_1;
	pin B9 = GND;
	pin B10 = IOB_N13_0;
	pin B11 = IOB_N15_1;
	pin B12 = IOB_N17_1;
	pin B13 = IOB_N21_0;
	pin B14 = IOB_N22_0;
	pin B15 = GND;
	pin B16 = IOB_E24_1;
	pin C1 = IOB_W24_0;
	pin C2 = IOB_W23_0;
	pin C3 = IOB_W23_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = IOB_N9_1;
	pin C8 = IOB_N10_0;
	pin C9 = IOB_N12_1;
	pin C10 = IOB_N14_2;
	pin C11 = IOB_N15_0;
	pin C12 = IOB_N17_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E23_1;
	pin C16 = IOB_E24_0;
	pin D1 = IOB_W22_0;
	pin D2 = IOB_W22_1;
	pin D3 = IOB_W21_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_2;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_N10_1;
	pin D9 = IOB_N12_0;
	pin D10 = IOB_N14_1;
	pin D11 = IOB_N16_1;
	pin D12 = IOB_N16_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E23_0;
	pin D15 = IOB_E22_1;
	pin D16 = IOB_E22_0;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W20_1;
	pin E3 = IOB_W21_0;
	pin E4 = IOB_W19_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N14_0;
	pin E11 = IOB_N16_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E21_1;
	pin E14 = IOB_E21_0;
	pin E15 = IOB_E20_1;
	pin E16 = IOB_E20_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W18_0;
	pin F3 = IOB_W18_1;
	pin F4 = IOB_W19_0;
	pin F5 = IOB_W17_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E19_1;
	pin F13 = IOB_E19_0;
	pin F14 = IOB_E18_1;
	pin F15 = IOB_E18_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W13_1;
	pin G2 = IOB_W15_0;
	pin G3 = IOB_W16_0;
	pin G4 = IOB_W16_1;
	pin G5 = IOB_W17_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E17_1;
	pin G13 = IOB_E17_0;
	pin G14 = IOB_E16_1;
	pin G15 = IOB_E16_0;
	pin G16 = IOB_E15_0;
	pin H1 = IOB_W13_0;
	pin H2 = GND;
	pin H3 = IOB_W14_0;
	pin H4 = IOB_W14_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E14_1;
	pin H14 = IOB_E14_0;
	pin H15 = IOB_E13_1;
	pin H16 = IOB_E13_0;
	pin J1 = IOB_W12_1;
	pin J2 = IOB_W12_0;
	pin J3 = IOB_W11_1;
	pin J4 = IOB_W11_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin J14 = IOB_E11_1;
	pin J15 = GND;
	pin J16 = IOB_E12_1;
	pin K1 = IOB_W10_1;
	pin K2 = IOB_W9_1;
	pin K3 = IOB_W9_0;
	pin K4 = IOB_W8_1;
	pin K5 = IOB_W8_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E8_1;
	pin K13 = IOB_E9_0;
	pin K14 = IOB_E9_1;
	pin K15 = IOB_E10_1;
	pin K16 = IOB_E12_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W7_1;
	pin L3 = IOB_W7_0;
	pin L4 = IOB_W6_1;
	pin L5 = IOB_W6_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E8_0;
	pin L13 = IOB_E6_1;
	pin L14 = IOB_E7_0;
	pin L15 = IOB_E7_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W5_1;
	pin M2 = IOB_W5_0;
	pin M3 = IOB_W4_1;
	pin M4 = IOB_W4_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S9_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S17_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E5_0;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W3_1;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W2_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S7_2;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S9_1;
	pin N8 = IOB_S11_0;
	pin N9 = IOB_S13_1;
	pin N10 = IOB_S15_0;
	pin N11 = IOB_S17_0;
	pin N12 = IOB_S19_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E3_0;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W2_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S6_0;
	pin P6 = IOB_S8_0;
	pin P7 = IOB_S9_2;
	pin P8 = IOB_S11_1;
	pin P9 = IOB_S13_0;
	pin P10 = IOB_S14_1;
	pin P11 = IOB_S16_1;
	pin P12 = IOB_S18_1;
	pin P13 = IOB_S22_2;
	pin P14 = IOB_E2_0;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S6_1;
	pin R6 = IOB_S8_1;
	pin R7 = IOB_S10_0;
	pin R8 = GND;
	pin R9 = IOB_S12_1;
	pin R10 = IOB_S14_0;
	pin R11 = IOB_S16_0;
	pin R12 = IOB_S18_0;
	pin R13 = IOB_S22_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S5_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S10_1;
	pin T8 = IOB_S11_2;
	pin T9 = IOB_S12_0;
	pin T10 = IOB_S13_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S17_2;
	pin T13 = IOB_S22_0;
	pin T14 = IOB_S21_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W3_1;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_W23_1;
	vref IOB_E3_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_E22_0;
	vref IOB_S6_1;
	vref IOB_S8_0;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S22_2;
	vref IOB_N1_2;
	vref IOB_N4_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
	vref IOB_N16_2;
	vref IOB_N21_1;
}

// xc3s200-pq208 xa3s200-pqg208
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W24_1;
	pin P3 = IOB_W24_0;
	pin P4 = IOB_W23_1;
	pin P5 = IOB_W23_0;
	pin P6 = VCCO7;
	pin P7 = IOB_W21_1;
	pin P8 = GND;
	pin P9 = IOB_W21_0;
	pin P10 = IOB_W20_1;
	pin P11 = IOB_W20_0;
	pin P12 = IOB_W19_1;
	pin P13 = IOB_W19_0;
	pin P14 = GND;
	pin P15 = IOB_W18_1;
	pin P16 = IOB_W18_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W17_1;
	pin P19 = IOB_W17_0;
	pin P20 = IOB_W16_1;
	pin P21 = IOB_W16_0;
	pin P22 = IOB_W14_1;
	pin P23 = VCCO7;
	pin P24 = IOB_W14_0;
	pin P25 = GND;
	pin P26 = IOB_W13_1;
	pin P27 = IOB_W13_0;
	pin P28 = IOB_W12_1;
	pin P29 = IOB_W12_0;
	pin P30 = GND;
	pin P31 = IOB_W11_1;
	pin P32 = VCCO6;
	pin P33 = IOB_W11_0;
	pin P34 = IOB_W9_1;
	pin P35 = IOB_W9_0;
	pin P36 = IOB_W8_1;
	pin P37 = IOB_W8_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W7_1;
	pin P40 = IOB_W7_0;
	pin P41 = GND;
	pin P42 = IOB_W6_1;
	pin P43 = IOB_W6_0;
	pin P44 = IOB_W5_1;
	pin P45 = IOB_W5_0;
	pin P46 = IOB_W4_1;
	pin P47 = GND;
	pin P48 = IOB_W4_0;
	pin P49 = VCCO6;
	pin P50 = IOB_W3_1;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S2_0;
	pin P62 = IOB_S2_1;
	pin P63 = IOB_S5_2;
	pin P64 = IOB_S6_0;
	pin P65 = IOB_S6_1;
	pin P66 = GND;
	pin P67 = IOB_S7_0;
	pin P68 = IOB_S7_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S9_2;
	pin P72 = IOB_S10_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S10_1;
	pin P75 = GND;
	pin P76 = IOB_S11_0;
	pin P77 = IOB_S11_1;
	pin P78 = IOB_S11_2;
	pin P79 = IOB_S12_0;
	pin P80 = IOB_S12_1;
	pin P81 = IOB_S13_0;
	pin P82 = GND;
	pin P83 = IOB_S13_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S13_2;
	pin P86 = IOB_S14_0;
	pin P87 = IOB_S14_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S17_0;
	pin P91 = GND;
	pin P92 = IOB_S17_1;
	pin P93 = IOB_S17_2;
	pin P94 = IOB_S18_0;
	pin P95 = IOB_S18_1;
	pin P96 = IOB_S19_2;
	pin P97 = IOB_S21_1;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S22_0;
	pin P101 = IOB_S22_1;
	pin P102 = IOB_S22_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = VCCO3;
	pin P111 = IOB_E4_0;
	pin P112 = GND;
	pin P113 = IOB_E4_1;
	pin P114 = IOB_E5_0;
	pin P115 = IOB_E5_1;
	pin P116 = IOB_E6_0;
	pin P117 = IOB_E6_1;
	pin P118 = GND;
	pin P119 = IOB_E7_0;
	pin P120 = IOB_E7_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E8_0;
	pin P123 = IOB_E8_1;
	pin P124 = IOB_E9_0;
	pin P125 = IOB_E9_1;
	pin P126 = IOB_E11_0;
	pin P127 = VCCO3;
	pin P128 = IOB_E11_1;
	pin P129 = GND;
	pin P130 = IOB_E12_0;
	pin P131 = IOB_E12_1;
	pin P132 = IOB_E13_0;
	pin P133 = IOB_E13_1;
	pin P134 = GND;
	pin P135 = IOB_E14_0;
	pin P136 = VCCO2;
	pin P137 = IOB_E14_1;
	pin P138 = IOB_E16_0;
	pin P139 = IOB_E16_1;
	pin P140 = IOB_E17_0;
	pin P141 = IOB_E17_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E18_0;
	pin P144 = IOB_E18_1;
	pin P145 = GND;
	pin P146 = IOB_E19_0;
	pin P147 = IOB_E19_1;
	pin P148 = IOB_E20_0;
	pin P149 = IOB_E20_1;
	pin P150 = IOB_E21_0;
	pin P151 = GND;
	pin P152 = IOB_E21_1;
	pin P153 = VCCO2;
	pin P154 = IOB_E22_0;
	pin P155 = IOB_E24_0;
	pin P156 = IOB_E24_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N22_0;
	pin P162 = IOB_N22_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N21_0;
	pin P166 = IOB_N21_1;
	pin P167 = IOB_N18_2;
	pin P168 = IOB_N17_0;
	pin P169 = IOB_N17_1;
	pin P170 = GND;
	pin P171 = IOB_N16_0;
	pin P172 = IOB_N16_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N14_2;
	pin P176 = IOB_N13_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N13_1;
	pin P179 = GND;
	pin P180 = IOB_N12_0;
	pin P181 = IOB_N12_1;
	pin P182 = IOB_N12_2;
	pin P183 = IOB_N11_0;
	pin P184 = IOB_N11_1;
	pin P185 = IOB_N10_0;
	pin P186 = GND;
	pin P187 = IOB_N10_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N10_2;
	pin P190 = IOB_N9_0;
	pin P191 = IOB_N9_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N6_0;
	pin P195 = GND;
	pin P196 = IOB_N6_1;
	pin P197 = IOB_N6_2;
	pin P198 = IOB_N5_0;
	pin P199 = IOB_N5_1;
	pin P200 = IOB_N4_2;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W3_1;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_W23_1;
	vref IOB_E3_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_E22_0;
	vref IOB_S6_1;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S22_2;
	vref IOB_N1_2;
	vref IOB_N4_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
	vref IOB_N21_1;
}

// xc3s200-tq144
bond BOND6 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W20_0;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = GND;
	pin P10 = IOB_W18_1;
	pin P11 = IOB_W18_0;
	pin P12 = IOB_W17_1;
	pin P13 = IOB_W17_0;
	pin P14 = IOB_W16_1;
	pin P15 = IOB_W16_0;
	pin P16 = GND;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W13_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W12_1;
	pin P21 = IOB_W12_0;
	pin P22 = GND;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W9_0;
	pin P25 = IOB_W8_1;
	pin P26 = IOB_W8_0;
	pin P27 = IOB_W7_1;
	pin P28 = IOB_W7_0;
	pin P29 = GND;
	pin P30 = IOB_W6_1;
	pin P31 = IOB_W6_0;
	pin P32 = IOB_W5_1;
	pin P33 = IOB_W5_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S6_1;
	pin P45 = GND;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = IOB_S11_0;
	pin P53 = IOB_S11_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S12_0;
	pin P56 = IOB_S12_1;
	pin P57 = IOB_S13_0;
	pin P58 = IOB_S13_1;
	pin P59 = IOB_S14_0;
	pin P60 = IOB_S14_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S17_0;
	pin P64 = GND;
	pin P65 = IOB_S17_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S22_0;
	pin P69 = IOB_S22_1;
	pin P70 = IOB_S22_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E4_1;
	pin P77 = IOB_E5_0;
	pin P78 = IOB_E5_1;
	pin P79 = IOB_E6_0;
	pin P80 = IOB_E6_1;
	pin P81 = GND;
	pin P82 = IOB_E7_0;
	pin P83 = IOB_E7_1;
	pin P84 = IOB_E8_0;
	pin P85 = IOB_E8_1;
	pin P86 = IOB_E9_0;
	pin P87 = IOB_E9_1;
	pin P88 = GND;
	pin P89 = IOB_E12_0;
	pin P90 = IOB_E12_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E13_0;
	pin P93 = IOB_E13_1;
	pin P94 = GND;
	pin P95 = IOB_E16_0;
	pin P96 = IOB_E16_1;
	pin P97 = IOB_E17_0;
	pin P98 = IOB_E17_1;
	pin P99 = IOB_E18_0;
	pin P100 = IOB_E18_1;
	pin P101 = GND;
	pin P102 = IOB_E19_0;
	pin P103 = IOB_E19_1;
	pin P104 = IOB_E20_0;
	pin P105 = IOB_E20_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E24_0;
	pin P108 = IOB_E24_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N22_0;
	pin P113 = IOB_N22_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N17_1;
	pin P117 = GND;
	pin P118 = IOB_N16_0;
	pin P119 = IOB_N16_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N13_0;
	pin P123 = IOB_N13_1;
	pin P124 = IOB_N12_0;
	pin P125 = IOB_N12_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N11_0;
	pin P128 = IOB_N11_1;
	pin P129 = IOB_N10_0;
	pin P130 = IOB_N10_1;
	pin P131 = IOB_N9_0;
	pin P132 = IOB_N9_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N6_0;
	pin P136 = GND;
	pin P137 = IOB_N6_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_S6_1;
	vref IOB_S22_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xc3s200-vq100 xa3s200-vqg100
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = GND;
	pin P4 = IOB_W19_1;
	pin P5 = IOB_W19_0;
	pin P6 = VCCO7;
	pin P7 = VCCAUX;
	pin P8 = IOB_W17_1;
	pin P9 = IOB_W17_0;
	pin P10 = GND;
	pin P11 = IOB_W13_1;
	pin P12 = IOB_W13_0;
	pin P13 = IOB_W12_1;
	pin P14 = IOB_W12_0;
	pin P15 = IOB_W9_1;
	pin P16 = IOB_W9_0;
	pin P17 = IOB_W8_1;
	pin P18 = VCCINT;
	pin P19 = VCCO6;
	pin P20 = GND;
	pin P21 = IOB_W5_1;
	pin P22 = IOB_W1_1;
	pin P23 = IOB_W1_0;
	pin P24 = M1;
	pin P25 = M0;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = GND;
	pin P30 = IOB_S7_0;
	pin P31 = VCCO5;
	pin P32 = IOB_S7_1;
	pin P33 = VCCAUX;
	pin P34 = IOB_S10_0;
	pin P35 = IOB_S10_1;
	pin P36 = IOB_S11_0;
	pin P37 = IOB_S11_1;
	pin P38 = IOB_S12_0;
	pin P39 = IOB_S12_1;
	pin P40 = IOB_S13_0;
	pin P41 = GND;
	pin P42 = IOB_S13_1;
	pin P43 = IOB_S14_0;
	pin P44 = IOB_S14_1;
	pin P45 = VCCINT;
	pin P46 = VCCO4;
	pin P47 = IOB_S17_0;
	pin P48 = IOB_S17_1;
	pin P49 = IOB_S22_0;
	pin P50 = IOB_S22_1;
	pin P51 = DONE;
	pin P52 = CCLK;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E5_1;
	pin P56 = GND;
	pin P57 = VCCO3;
	pin P58 = VCCAUX;
	pin P59 = IOB_E8_1;
	pin P60 = IOB_E9_0;
	pin P61 = IOB_E9_1;
	pin P62 = IOB_E12_0;
	pin P63 = IOB_E12_1;
	pin P64 = IOB_E13_0;
	pin P65 = IOB_E13_1;
	pin P66 = GND;
	pin P67 = IOB_E16_0;
	pin P68 = IOB_E16_1;
	pin P69 = VCCINT;
	pin P70 = VCCO2;
	pin P71 = IOB_E19_0;
	pin P72 = IOB_E19_1;
	pin P73 = GND;
	pin P74 = IOB_E24_0;
	pin P75 = IOB_E24_1;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = TMS;
	pin P79 = IOB_N22_0;
	pin P80 = IOB_N22_1;
	pin P81 = IOB_N18_2;
	pin P82 = GND;
	pin P83 = VCCO1;
	pin P84 = VCCAUX;
	pin P85 = IOB_N13_0;
	pin P86 = IOB_N13_1;
	pin P87 = IOB_N12_0;
	pin P88 = IOB_N12_1;
	pin P89 = IOB_N11_0;
	pin P90 = IOB_N11_1;
	pin P91 = IOB_N10_0;
	pin P92 = IOB_N10_1;
	pin P93 = VCCINT;
	pin P94 = VCCO0;
	pin P95 = GND;
	pin P96 = IOB_N1_0;
	pin P97 = IOB_N1_1;
	pin P98 = HSWAP_EN;
	pin P99 = PROG_B;
	pin P100 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xa3s200-tqg144
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W20_0;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = GND;
	pin P10 = IOB_W18_1;
	pin P11 = IOB_W18_0;
	pin P12 = IOB_W17_1;
	pin P13 = IOB_W17_0;
	pin P14 = IOB_W16_1;
	pin P15 = IOB_W16_0;
	pin P16 = GND;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W13_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W12_1;
	pin P21 = IOB_W12_0;
	pin P22 = GND;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W9_0;
	pin P25 = IOB_W8_1;
	pin P26 = IOB_W8_0;
	pin P27 = IOB_W7_1;
	pin P28 = IOB_W7_0;
	pin P29 = GND;
	pin P30 = IOB_W6_1;
	pin P31 = IOB_W6_0;
	pin P32 = IOB_W5_1;
	pin P33 = IOB_W5_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S6_1;
	pin P45 = GND;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = IOB_S11_0;
	pin P53 = IOB_S11_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S12_0;
	pin P56 = IOB_S12_1;
	pin P57 = IOB_S13_0;
	pin P58 = IOB_S13_1;
	pin P59 = IOB_S14_0;
	pin P60 = IOB_S14_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S17_0;
	pin P64 = GND;
	pin P65 = IOB_S17_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S22_0;
	pin P69 = IOB_S22_1;
	pin P70 = IOB_S22_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E4_1;
	pin P77 = IOB_E5_0;
	pin P78 = IOB_E5_1;
	pin P79 = IOB_E6_0;
	pin P80 = IOB_E6_1;
	pin P81 = GND;
	pin P82 = IOB_E7_0;
	pin P83 = IOB_E7_1;
	pin P84 = IOB_E8_0;
	pin P85 = IOB_E8_1;
	pin P86 = IOB_E9_0;
	pin P87 = IOB_E9_1;
	pin P88 = GND;
	pin P89 = IOB_E12_0;
	pin P90 = IOB_E12_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E13_0;
	pin P93 = IOB_E13_1;
	pin P94 = GND;
	pin P95 = IOB_E16_0;
	pin P96 = IOB_E16_1;
	pin P97 = IOB_E17_0;
	pin P98 = IOB_E17_1;
	pin P99 = IOB_E18_0;
	pin P100 = IOB_E18_1;
	pin P101 = GND;
	pin P102 = IOB_E19_0;
	pin P103 = IOB_E19_1;
	pin P104 = IOB_E20_0;
	pin P105 = IOB_E20_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E24_0;
	pin P108 = IOB_E24_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N22_0;
	pin P113 = IOB_N22_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N17_1;
	pin P117 = GND;
	pin P118 = IOB_N16_0;
	pin P119 = IOB_N16_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N13_0;
	pin P123 = IOB_N13_1;
	pin P124 = IOB_N12_0;
	pin P125 = IOB_N12_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N11_0;
	pin P128 = IOB_N11_1;
	pin P129 = IOB_N10_0;
	pin P130 = IOB_N10_1;
	pin P131 = IOB_N9_0;
	pin P132 = IOB_N9_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N6_0;
	pin P136 = GND;
	pin P137 = IOB_N6_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_S6_1;
	vref IOB_S22_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xc3s400-fg320
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = GND;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N18_2;
	pin A12 = IOB_N20_2;
	pin A13 = GND;
	pin A14 = IOB_N24_1;
	pin A15 = IOB_N26_1;
	pin A16 = IOB_N30_1;
	pin A17 = IOB_N30_0;
	pin A18 = GND;
	pin B1 = IOB_W30_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N14_1;
	pin B10 = IOB_N17_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N22_2;
	pin B14 = IOB_N24_0;
	pin B15 = IOB_N26_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E30_1;
	pin C1 = IOB_W30_0;
	pin C2 = IOB_W32_1;
	pin C3 = IOB_W32_0;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N5_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N11_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N20_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N25_1;
	pin C15 = IOB_N25_0;
	pin C16 = IOB_E32_1;
	pin C17 = IOB_E32_0;
	pin C18 = IOB_E30_0;
	pin D1 = IOB_W29_0;
	pin D2 = IOB_W29_1;
	pin D3 = IOB_W28_1;
	pin D4 = TDI;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N8_2;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_2;
	pin D10 = IOB_N16_2;
	pin D11 = IOB_N18_0;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N23_0;
	pin D14 = IOB_N23_1;
	pin D15 = TDO;
	pin D16 = IOB_E28_1;
	pin D17 = IOB_E29_1;
	pin D18 = IOB_E29_0;
	pin E1 = IOB_W27_1;
	pin E2 = IOB_W27_0;
	pin E3 = IOB_W28_0;
	pin E4 = IOB_W26_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N10_2;
	pin E8 = IOB_N12_1;
	pin E9 = IOB_N15_1;
	pin E10 = IOB_N16_1;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N21_0;
	pin E13 = IOB_N21_1;
	pin E14 = TCK;
	pin E15 = IOB_E26_0;
	pin E16 = IOB_E28_0;
	pin E17 = IOB_E27_1;
	pin E18 = IOB_E27_0;
	pin F1 = GND;
	pin F2 = IOB_W24_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W26_1;
	pin F5 = IOB_W25_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N12_0;
	pin F9 = IOB_N15_0;
	pin F10 = IOB_N16_0;
	pin F11 = IOB_N19_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E25_1;
	pin F15 = IOB_E26_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E24_0;
	pin F18 = GND;
	pin G1 = IOB_W24_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W23_1;
	pin G4 = IOB_W23_0;
	pin G5 = IOB_W25_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E25_0;
	pin G15 = IOB_E23_1;
	pin G16 = IOB_E23_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E24_1;
	pin H1 = IOB_W20_0;
	pin H2 = IOB_W20_1;
	pin H3 = IOB_W21_1;
	pin H4 = IOB_W21_0;
	pin H5 = IOB_W22_0;
	pin H6 = IOB_W22_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E22_1;
	pin H14 = IOB_E22_0;
	pin H15 = IOB_E21_0;
	pin H16 = IOB_E21_1;
	pin H17 = IOB_E20_1;
	pin H18 = IOB_E20_0;
	pin J1 = IOB_W18_0;
	pin J2 = IOB_W18_1;
	pin J3 = GND;
	pin J4 = IOB_W17_1;
	pin J5 = IOB_W17_0;
	pin J6 = IOB_W19_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E19_0;
	pin J14 = IOB_E17_0;
	pin J15 = IOB_E17_1;
	pin J16 = GND;
	pin J17 = IOB_E18_0;
	pin J18 = IOB_E18_1;
	pin K1 = IOB_W16_0;
	pin K2 = IOB_W16_1;
	pin K3 = GND;
	pin K4 = IOB_W15_1;
	pin K5 = IOB_W15_0;
	pin K6 = IOB_W14_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E15_1;
	pin K14 = IOB_E15_0;
	pin K15 = IOB_E14_1;
	pin K16 = GND;
	pin K17 = IOB_E16_1;
	pin K18 = IOB_E16_0;
	pin L1 = IOB_W13_1;
	pin L2 = IOB_W13_0;
	pin L3 = IOB_W12_0;
	pin L4 = IOB_W12_1;
	pin L5 = IOB_W11_1;
	pin L6 = IOB_W11_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E11_1;
	pin L15 = IOB_E12_1;
	pin L16 = IOB_E12_0;
	pin L17 = IOB_E13_0;
	pin L18 = IOB_E13_1;
	pin M1 = IOB_W10_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W9_0;
	pin M4 = IOB_W9_1;
	pin M5 = IOB_W8_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E8_1;
	pin M15 = IOB_E9_1;
	pin M16 = IOB_E9_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E10_1;
	pin N1 = GND;
	pin N2 = IOB_W10_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W7_0;
	pin N5 = IOB_W8_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S13_2;
	pin N9 = IOB_S15_1;
	pin N10 = IOB_S16_1;
	pin N11 = IOB_S18_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E8_0;
	pin N15 = IOB_E7_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E10_0;
	pin N18 = GND;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W5_1;
	pin P4 = IOB_W7_1;
	pin P5 = M0;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S10_0;
	pin P8 = IOB_S11_2;
	pin P9 = IOB_S15_0;
	pin P10 = IOB_S16_0;
	pin P11 = IOB_S18_0;
	pin P12 = IOB_S21_2;
	pin P13 = IOB_S22_0;
	pin P14 = IOB_S29_1;
	pin P15 = IOB_E7_1;
	pin P16 = IOB_E4_1;
	pin P17 = IOB_E6_0;
	pin P18 = IOB_E6_1;
	pin R1 = IOB_W4_1;
	pin R2 = IOB_W4_0;
	pin R3 = IOB_W5_0;
	pin R4 = M2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S6_1;
	pin R7 = IOB_S11_1;
	pin R8 = IOB_S13_1;
	pin R9 = IOB_S15_2;
	pin R10 = IOB_S17_2;
	pin R11 = IOB_S19_1;
	pin R12 = IOB_S21_0;
	pin R13 = IOB_S22_1;
	pin R14 = IOB_S29_0;
	pin R15 = DONE;
	pin R16 = IOB_E4_0;
	pin R17 = IOB_E5_1;
	pin R18 = IOB_E5_0;
	pin T1 = IOB_W3_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S2_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S11_0;
	pin T8 = IOB_S13_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S19_0;
	pin T12 = IOB_S21_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S26_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W3_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S5_0;
	pin U5 = IOB_S7_0;
	pin U6 = IOB_S9_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S14_1;
	pin U10 = IOB_S17_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S23_2;
	pin U14 = IOB_S26_0;
	pin U15 = IOB_S27_1;
	pin U16 = IOB_S30_1;
	pin U17 = GND;
	pin U18 = IOB_E3_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S5_1;
	pin V5 = IOB_S7_1;
	pin V6 = GND;
	pin V7 = IOB_S12_0;
	pin V8 = IOB_S12_1;
	pin V9 = IOB_S14_0;
	pin V10 = IOB_S17_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S20_1;
	pin V13 = GND;
	pin V14 = IOB_S24_1;
	pin V15 = IOB_S27_0;
	pin V16 = IOB_S30_0;
	pin V17 = IOB_S30_2;
	pin V18 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W22_1;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E21_1;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S29_1;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
}

// xc3s400-fg456 xa3s400-fgg456
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_0;
	pin A6 = VCCAUX;
	pin A7 = NC;
	pin A8 = IOB_N8_0;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N14_2;
	pin A11 = IOB_N15_0;
	pin A12 = IOB_N16_2;
	pin A13 = IOB_N18_1;
	pin A14 = IOB_N20_1;
	pin A15 = IOB_N22_0;
	pin A16 = NC;
	pin A17 = VCCAUX;
	pin A18 = IOB_N26_1;
	pin A19 = IOB_N29_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_1;
	pin B6 = IOB_N6_0;
	pin B7 = NC;
	pin B8 = IOB_N8_1;
	pin B9 = IOB_N10_1;
	pin B10 = IOB_N12_0;
	pin B11 = IOB_N15_1;
	pin B12 = IOB_N16_1;
	pin B13 = IOB_N18_0;
	pin B14 = IOB_N20_0;
	pin B15 = IOB_N22_1;
	pin B16 = NC;
	pin B17 = IOB_N24_1;
	pin B18 = IOB_N26_0;
	pin B19 = IOB_N29_0;
	pin B20 = IOB_N30_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W30_1;
	pin C2 = IOB_W31_0;
	pin C3 = IOB_W32_0;
	pin C4 = IOB_W32_1;
	pin C5 = IOB_N2_0;
	pin C6 = IOB_N6_1;
	pin C7 = IOB_N8_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N16_0;
	pin C13 = IOB_N19_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = NC;
	pin C17 = IOB_N24_0;
	pin C18 = IOB_N27_1;
	pin C19 = IOB_N30_1;
	pin C20 = IOB_E32_1;
	pin C21 = IOB_E32_0;
	pin C22 = IOB_E31_0;
	pin D1 = IOB_W30_0;
	pin D2 = IOB_W28_1;
	pin D3 = IOB_W28_0;
	pin D4 = IOB_W29_1;
	pin D5 = IOB_N2_1;
	pin D6 = IOB_N5_0;
	pin D7 = IOB_N7_0;
	pin D8 = NC;
	pin D9 = IOB_N10_2;
	pin D10 = IOB_N12_2;
	pin D11 = IOB_N14_1;
	pin D12 = IOB_N17_1;
	pin D13 = IOB_N19_0;
	pin D14 = IOB_N21_1;
	pin D15 = IOB_N23_1;
	pin D16 = NC;
	pin D17 = IOB_N25_1;
	pin D18 = IOB_N27_0;
	pin D19 = IOB_E30_0;
	pin D20 = IOB_E30_1;
	pin D21 = IOB_E29_1;
	pin D22 = IOB_E29_0;
	pin E1 = IOB_W26_0;
	pin E2 = IOB_W26_1;
	pin E3 = IOB_W27_1;
	pin E4 = IOB_W29_0;
	pin E5 = NC;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N7_1;
	pin E8 = NC;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N11_0;
	pin E11 = IOB_N13_0;
	pin E12 = IOB_N17_0;
	pin E13 = IOB_N20_2;
	pin E14 = IOB_N21_0;
	pin E15 = IOB_N23_0;
	pin E16 = IOB_N24_2;
	pin E17 = IOB_N25_0;
	pin E18 = IOB_E28_1;
	pin E19 = IOB_E27_1;
	pin E20 = IOB_E27_0;
	pin E21 = IOB_E26_1;
	pin E22 = IOB_E26_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W24_0;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W27_0;
	pin F5 = IOB_W25_1;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N6_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N11_1;
	pin F11 = IOB_N13_1;
	pin F12 = IOB_N18_2;
	pin F13 = IOB_N22_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = IOB_N26_2;
	pin F17 = IOB_N29_2;
	pin F18 = IOB_E28_0;
	pin F19 = IOB_E24_1;
	pin F20 = IOB_E23_1;
	pin F21 = IOB_E23_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W22_0;
	pin G2 = IOB_W22_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_W23_1;
	pin G6 = IOB_W25_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E25_1;
	pin G18 = IOB_E25_0;
	pin G19 = IOB_E24_0;
	pin G20 = NC;
	pin G21 = IOB_E22_1;
	pin G22 = IOB_E22_0;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = VCCO7;
	pin H4 = NC;
	pin H5 = IOB_W23_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = VCCO2;
	pin H21 = NC;
	pin H22 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = GND;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = GND;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W21_0;
	pin K4 = IOB_W21_1;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = IOB_E21_1;
	pin K20 = IOB_E21_0;
	pin K21 = IOB_E20_1;
	pin K22 = IOB_E20_0;
	pin L1 = IOB_W17_0;
	pin L2 = IOB_W17_1;
	pin L3 = IOB_W18_0;
	pin L4 = IOB_W18_1;
	pin L5 = IOB_W19_0;
	pin L6 = IOB_W19_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E19_1;
	pin L18 = IOB_E19_0;
	pin L19 = IOB_E18_1;
	pin L20 = IOB_E18_0;
	pin L21 = IOB_E17_1;
	pin L22 = IOB_E17_0;
	pin M1 = IOB_W16_1;
	pin M2 = IOB_W16_0;
	pin M3 = IOB_W15_1;
	pin M4 = IOB_W15_0;
	pin M5 = IOB_W14_1;
	pin M6 = IOB_W14_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E14_0;
	pin M18 = IOB_E14_1;
	pin M19 = IOB_E15_0;
	pin M20 = IOB_E15_1;
	pin M21 = IOB_E16_0;
	pin M22 = IOB_E16_1;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W13_0;
	pin N3 = IOB_W12_1;
	pin N4 = IOB_W12_0;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = NC;
	pin N18 = NC;
	pin N19 = IOB_E12_0;
	pin N20 = IOB_E12_1;
	pin N21 = IOB_E13_0;
	pin N22 = IOB_E13_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = GND;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = GND;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = VCCO6;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E10_1;
	pin R19 = NC;
	pin R20 = VCCO3;
	pin R21 = NC;
	pin R22 = NC;
	pin T1 = IOB_W11_1;
	pin T2 = IOB_W11_0;
	pin T3 = NC;
	pin T4 = IOB_W9_1;
	pin T5 = IOB_W8_1;
	pin T6 = IOB_W8_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E10_0;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E11_0;
	pin T22 = IOB_E11_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W10_1;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_W9_0;
	pin U5 = IOB_W5_1;
	pin U6 = IOB_S2_2;
	pin U7 = IOB_S5_2;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S9_2;
	pin U11 = IOB_S13_2;
	pin U12 = IOB_S18_1;
	pin U13 = IOB_S20_1;
	pin U14 = IOB_S22_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S25_2;
	pin U17 = IOB_S27_2;
	pin U18 = IOB_E8_0;
	pin U19 = IOB_E6_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E9_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W7_1;
	pin V2 = IOB_W7_0;
	pin V3 = IOB_W6_1;
	pin V4 = IOB_W6_0;
	pin V5 = IOB_W5_0;
	pin V6 = IOB_S6_0;
	pin V7 = IOB_S7_2;
	pin V8 = IOB_S8_0;
	pin V9 = IOB_S10_0;
	pin V10 = IOB_S11_2;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S18_0;
	pin V13 = IOB_S20_0;
	pin V14 = IOB_S22_0;
	pin V15 = NC;
	pin V16 = IOB_S24_1;
	pin V17 = IOB_S26_1;
	pin V18 = IOB_S30_2;
	pin V19 = IOB_E4_1;
	pin V20 = IOB_E6_0;
	pin V21 = IOB_E7_0;
	pin V22 = IOB_E7_1;
	pin W1 = IOB_W4_1;
	pin W2 = IOB_W4_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_S4_0;
	pin W6 = IOB_S6_1;
	pin W7 = NC;
	pin W8 = IOB_S8_1;
	pin W9 = IOB_S10_1;
	pin W10 = IOB_S12_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S17_1;
	pin W13 = IOB_S19_2;
	pin W14 = IOB_S21_2;
	pin W15 = NC;
	pin W16 = IOB_S24_0;
	pin W17 = IOB_S26_0;
	pin W18 = IOB_S29_1;
	pin W19 = IOB_E4_0;
	pin W20 = IOB_E5_0;
	pin W21 = IOB_E5_1;
	pin W22 = IOB_E3_1;
	pin Y1 = IOB_W2_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S7_0;
	pin Y7 = NC;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S12_1;
	pin Y11 = IOB_S15_0;
	pin Y12 = IOB_S17_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S23_2;
	pin Y17 = IOB_S25_1;
	pin Y18 = IOB_S29_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E2_1;
	pin Y22 = IOB_E3_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_0;
	pin AA5 = IOB_S5_0;
	pin AA6 = IOB_S7_1;
	pin AA7 = NC;
	pin AA8 = IOB_S9_0;
	pin AA9 = IOB_S11_0;
	pin AA10 = IOB_S13_0;
	pin AA11 = IOB_S15_1;
	pin AA12 = IOB_S16_1;
	pin AA13 = IOB_S19_0;
	pin AA14 = IOB_S21_1;
	pin AA15 = IOB_S23_1;
	pin AA16 = NC;
	pin AA17 = IOB_S25_0;
	pin AA18 = IOB_S27_1;
	pin AA19 = NC;
	pin AA20 = IOB_S30_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S2_1;
	pin AB5 = IOB_S5_1;
	pin AB6 = VCCAUX;
	pin AB7 = NC;
	pin AB8 = IOB_S9_1;
	pin AB9 = IOB_S11_1;
	pin AB10 = IOB_S13_1;
	pin AB11 = IOB_S15_2;
	pin AB12 = IOB_S16_0;
	pin AB13 = IOB_S17_2;
	pin AB14 = IOB_S21_0;
	pin AB15 = IOB_S23_0;
	pin AB16 = NC;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S27_0;
	pin AB19 = NC;
	pin AB20 = IOB_S30_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W22_1;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E21_1;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S2_2;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S29_1;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
	vref IOB_N29_1;
}

// xc3s400-ft256 xa3s400-ftg256
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N10_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N14_2;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N16_2;
	pin A10 = IOB_N17_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N26_1;
	pin A14 = IOB_N30_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W32_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N9_0;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N13_0;
	pin B8 = IOB_N15_1;
	pin B9 = GND;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N21_1;
	pin B13 = IOB_N26_0;
	pin B14 = IOB_N30_0;
	pin B15 = GND;
	pin B16 = IOB_E32_1;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W30_0;
	pin C3 = IOB_W30_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_N13_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N16_1;
	pin C10 = IOB_N18_2;
	pin C11 = IOB_N19_0;
	pin C12 = IOB_N21_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E30_1;
	pin C16 = IOB_E32_0;
	pin D1 = IOB_W29_0;
	pin D2 = IOB_W29_1;
	pin D3 = IOB_W28_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N8_2;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N16_0;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N20_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E30_0;
	pin D15 = IOB_E29_1;
	pin D16 = IOB_E29_0;
	pin E1 = IOB_W27_0;
	pin E2 = IOB_W27_1;
	pin E3 = IOB_W28_0;
	pin E4 = IOB_W26_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N12_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N18_0;
	pin E11 = IOB_N20_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E28_1;
	pin E14 = IOB_E28_0;
	pin E15 = IOB_E27_1;
	pin E16 = IOB_E27_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W25_0;
	pin F3 = IOB_W25_1;
	pin F4 = IOB_W26_0;
	pin F5 = IOB_W24_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E26_1;
	pin F13 = IOB_E26_0;
	pin F14 = IOB_E25_1;
	pin F15 = IOB_E25_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W17_1;
	pin G2 = IOB_W19_0;
	pin G3 = IOB_W23_0;
	pin G4 = IOB_W23_1;
	pin G5 = IOB_W24_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E24_1;
	pin G13 = IOB_E24_0;
	pin G14 = IOB_E23_1;
	pin G15 = IOB_E23_0;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W17_0;
	pin H2 = GND;
	pin H3 = IOB_W18_0;
	pin H4 = IOB_W18_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E18_1;
	pin H14 = IOB_E18_0;
	pin H15 = IOB_E17_1;
	pin H16 = IOB_E17_0;
	pin J1 = IOB_W16_1;
	pin J2 = IOB_W16_0;
	pin J3 = IOB_W15_1;
	pin J4 = IOB_W15_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E15_0;
	pin J14 = IOB_E15_1;
	pin J15 = GND;
	pin J16 = IOB_E16_1;
	pin K1 = IOB_W14_1;
	pin K2 = IOB_W10_1;
	pin K3 = IOB_W10_0;
	pin K4 = IOB_W9_1;
	pin K5 = IOB_W9_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E9_1;
	pin K13 = IOB_E10_0;
	pin K14 = IOB_E10_1;
	pin K15 = IOB_E14_1;
	pin K16 = IOB_E16_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W8_1;
	pin L3 = IOB_W8_0;
	pin L4 = IOB_W7_1;
	pin L5 = IOB_W7_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E9_0;
	pin L13 = IOB_E7_1;
	pin L14 = IOB_E8_0;
	pin L15 = IOB_E8_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W6_1;
	pin M2 = IOB_W6_0;
	pin M3 = IOB_W5_1;
	pin M4 = IOB_W5_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S11_0;
	pin M7 = IOB_S13_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S19_1;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E7_0;
	pin M14 = IOB_E5_1;
	pin M15 = IOB_E6_0;
	pin M16 = IOB_E6_1;
	pin N1 = IOB_W4_1;
	pin N2 = IOB_W4_0;
	pin N3 = IOB_W3_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S11_2;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_1;
	pin N8 = IOB_S15_0;
	pin N9 = IOB_S17_1;
	pin N10 = IOB_S19_0;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S23_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E4_0;
	pin N16 = IOB_E4_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W3_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S10_0;
	pin P6 = IOB_S12_0;
	pin P7 = IOB_S13_2;
	pin P8 = IOB_S15_1;
	pin P9 = IOB_S17_0;
	pin P10 = IOB_S18_1;
	pin P11 = IOB_S20_1;
	pin P12 = IOB_S22_1;
	pin P13 = IOB_S30_2;
	pin P14 = IOB_E3_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S5_0;
	pin R5 = IOB_S10_1;
	pin R6 = IOB_S12_1;
	pin R7 = IOB_S14_0;
	pin R8 = GND;
	pin R9 = IOB_S16_1;
	pin R10 = IOB_S18_0;
	pin R11 = IOB_S20_0;
	pin R12 = IOB_S22_0;
	pin R13 = IOB_S30_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S5_1;
	pin T5 = IOB_S9_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S14_1;
	pin T8 = IOB_S15_2;
	pin T9 = IOB_S16_0;
	pin T10 = IOB_S17_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S21_2;
	pin T13 = IOB_S30_0;
	pin T14 = IOB_S24_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
}

// xc3s400-pq208 xa3s400-pqg208
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W32_1;
	pin P3 = IOB_W32_0;
	pin P4 = IOB_W30_1;
	pin P5 = IOB_W30_0;
	pin P6 = VCCO7;
	pin P7 = IOB_W28_1;
	pin P8 = GND;
	pin P9 = IOB_W28_0;
	pin P10 = IOB_W27_1;
	pin P11 = IOB_W27_0;
	pin P12 = IOB_W26_1;
	pin P13 = IOB_W26_0;
	pin P14 = GND;
	pin P15 = IOB_W25_1;
	pin P16 = IOB_W25_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W24_1;
	pin P19 = IOB_W24_0;
	pin P20 = IOB_W23_1;
	pin P21 = IOB_W23_0;
	pin P22 = IOB_W18_1;
	pin P23 = VCCO7;
	pin P24 = IOB_W18_0;
	pin P25 = GND;
	pin P26 = IOB_W17_1;
	pin P27 = IOB_W17_0;
	pin P28 = IOB_W16_1;
	pin P29 = IOB_W16_0;
	pin P30 = GND;
	pin P31 = IOB_W15_1;
	pin P32 = VCCO6;
	pin P33 = IOB_W15_0;
	pin P34 = IOB_W10_1;
	pin P35 = IOB_W10_0;
	pin P36 = IOB_W9_1;
	pin P37 = IOB_W9_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W8_1;
	pin P40 = IOB_W8_0;
	pin P41 = GND;
	pin P42 = IOB_W7_1;
	pin P43 = IOB_W7_0;
	pin P44 = IOB_W6_1;
	pin P45 = IOB_W6_0;
	pin P46 = IOB_W5_1;
	pin P47 = GND;
	pin P48 = IOB_W5_0;
	pin P49 = VCCO6;
	pin P50 = IOB_W4_1;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S5_0;
	pin P62 = IOB_S5_1;
	pin P63 = IOB_S9_2;
	pin P64 = IOB_S10_0;
	pin P65 = IOB_S10_1;
	pin P66 = GND;
	pin P67 = IOB_S11_0;
	pin P68 = IOB_S11_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S13_2;
	pin P72 = IOB_S14_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S14_1;
	pin P75 = GND;
	pin P76 = IOB_S15_0;
	pin P77 = IOB_S15_1;
	pin P78 = IOB_S15_2;
	pin P79 = IOB_S16_0;
	pin P80 = IOB_S16_1;
	pin P81 = IOB_S17_0;
	pin P82 = GND;
	pin P83 = IOB_S17_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S17_2;
	pin P86 = IOB_S18_0;
	pin P87 = IOB_S18_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S21_0;
	pin P91 = GND;
	pin P92 = IOB_S21_1;
	pin P93 = IOB_S21_2;
	pin P94 = IOB_S22_0;
	pin P95 = IOB_S22_1;
	pin P96 = IOB_S23_2;
	pin P97 = IOB_S24_1;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S30_0;
	pin P101 = IOB_S30_1;
	pin P102 = IOB_S30_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E4_0;
	pin P109 = IOB_E4_1;
	pin P110 = VCCO3;
	pin P111 = IOB_E5_0;
	pin P112 = GND;
	pin P113 = IOB_E5_1;
	pin P114 = IOB_E6_0;
	pin P115 = IOB_E6_1;
	pin P116 = IOB_E7_0;
	pin P117 = IOB_E7_1;
	pin P118 = GND;
	pin P119 = IOB_E8_0;
	pin P120 = IOB_E8_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E9_0;
	pin P123 = IOB_E9_1;
	pin P124 = IOB_E10_0;
	pin P125 = IOB_E10_1;
	pin P126 = IOB_E15_0;
	pin P127 = VCCO3;
	pin P128 = IOB_E15_1;
	pin P129 = GND;
	pin P130 = IOB_E16_0;
	pin P131 = IOB_E16_1;
	pin P132 = IOB_E17_0;
	pin P133 = IOB_E17_1;
	pin P134 = GND;
	pin P135 = IOB_E18_0;
	pin P136 = VCCO2;
	pin P137 = IOB_E18_1;
	pin P138 = IOB_E23_0;
	pin P139 = IOB_E23_1;
	pin P140 = IOB_E24_0;
	pin P141 = IOB_E24_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E25_0;
	pin P144 = IOB_E25_1;
	pin P145 = GND;
	pin P146 = IOB_E26_0;
	pin P147 = IOB_E26_1;
	pin P148 = IOB_E27_0;
	pin P149 = IOB_E27_1;
	pin P150 = IOB_E28_0;
	pin P151 = GND;
	pin P152 = IOB_E28_1;
	pin P153 = VCCO2;
	pin P154 = IOB_E29_0;
	pin P155 = IOB_E32_0;
	pin P156 = IOB_E32_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N30_0;
	pin P162 = IOB_N30_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N26_0;
	pin P166 = IOB_N26_1;
	pin P167 = IOB_N22_2;
	pin P168 = IOB_N21_0;
	pin P169 = IOB_N21_1;
	pin P170 = GND;
	pin P171 = IOB_N20_0;
	pin P172 = IOB_N20_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N18_2;
	pin P176 = IOB_N17_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N17_1;
	pin P179 = GND;
	pin P180 = IOB_N16_0;
	pin P181 = IOB_N16_1;
	pin P182 = IOB_N16_2;
	pin P183 = IOB_N15_0;
	pin P184 = IOB_N15_1;
	pin P185 = IOB_N14_0;
	pin P186 = GND;
	pin P187 = IOB_N14_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N14_2;
	pin P190 = IOB_N13_0;
	pin P191 = IOB_N13_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N10_0;
	pin P195 = GND;
	pin P196 = IOB_N10_1;
	pin P197 = IOB_N10_2;
	pin P198 = IOB_N9_0;
	pin P199 = IOB_N9_1;
	pin P200 = IOB_N8_2;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N26_1;
}

// xc3s400-tq144
bond BOND13 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W28_0;
	pin P5 = IOB_W27_1;
	pin P6 = IOB_W27_0;
	pin P7 = IOB_W26_1;
	pin P8 = IOB_W26_0;
	pin P9 = GND;
	pin P10 = IOB_W25_1;
	pin P11 = IOB_W25_0;
	pin P12 = IOB_W24_1;
	pin P13 = IOB_W24_0;
	pin P14 = IOB_W23_1;
	pin P15 = IOB_W23_0;
	pin P16 = GND;
	pin P17 = IOB_W17_1;
	pin P18 = IOB_W17_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W16_1;
	pin P21 = IOB_W16_0;
	pin P22 = GND;
	pin P23 = IOB_W10_1;
	pin P24 = IOB_W10_0;
	pin P25 = IOB_W9_1;
	pin P26 = IOB_W9_0;
	pin P27 = IOB_W8_1;
	pin P28 = IOB_W8_0;
	pin P29 = GND;
	pin P30 = IOB_W7_1;
	pin P31 = IOB_W7_0;
	pin P32 = IOB_W6_1;
	pin P33 = IOB_W6_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S10_1;
	pin P45 = GND;
	pin P46 = IOB_S11_0;
	pin P47 = IOB_S11_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S14_0;
	pin P51 = IOB_S14_1;
	pin P52 = IOB_S15_0;
	pin P53 = IOB_S15_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S16_0;
	pin P56 = IOB_S16_1;
	pin P57 = IOB_S17_0;
	pin P58 = IOB_S17_1;
	pin P59 = IOB_S18_0;
	pin P60 = IOB_S18_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S21_0;
	pin P64 = GND;
	pin P65 = IOB_S21_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S30_0;
	pin P69 = IOB_S30_1;
	pin P70 = IOB_S30_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E5_1;
	pin P77 = IOB_E6_0;
	pin P78 = IOB_E6_1;
	pin P79 = IOB_E7_0;
	pin P80 = IOB_E7_1;
	pin P81 = GND;
	pin P82 = IOB_E8_0;
	pin P83 = IOB_E8_1;
	pin P84 = IOB_E9_0;
	pin P85 = IOB_E9_1;
	pin P86 = IOB_E10_0;
	pin P87 = IOB_E10_1;
	pin P88 = GND;
	pin P89 = IOB_E16_0;
	pin P90 = IOB_E16_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E17_0;
	pin P93 = IOB_E17_1;
	pin P94 = GND;
	pin P95 = IOB_E23_0;
	pin P96 = IOB_E23_1;
	pin P97 = IOB_E24_0;
	pin P98 = IOB_E24_1;
	pin P99 = IOB_E25_0;
	pin P100 = IOB_E25_1;
	pin P101 = GND;
	pin P102 = IOB_E26_0;
	pin P103 = IOB_E26_1;
	pin P104 = IOB_E27_0;
	pin P105 = IOB_E27_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E32_0;
	pin P108 = IOB_E32_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N30_0;
	pin P113 = IOB_N30_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N21_1;
	pin P117 = GND;
	pin P118 = IOB_N20_0;
	pin P119 = IOB_N20_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N17_0;
	pin P123 = IOB_N17_1;
	pin P124 = IOB_N16_0;
	pin P125 = IOB_N16_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N15_0;
	pin P128 = IOB_N15_1;
	pin P129 = IOB_N14_0;
	pin P130 = IOB_N14_1;
	pin P131 = IOB_N13_0;
	pin P132 = IOB_N13_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N10_0;
	pin P136 = GND;
	pin P137 = IOB_N10_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_S10_1;
	vref IOB_S30_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
}

// xc3s1000-fg320 xc3s1000l-fg320
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N10_0;
	pin A6 = GND;
	pin A7 = IOB_N19_1;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N20_0;
	pin A10 = IOB_N23_1;
	pin A11 = IOB_N24_2;
	pin A12 = IOB_N26_2;
	pin A13 = GND;
	pin A14 = IOB_N32_1;
	pin A15 = IOB_N34_1;
	pin A16 = IOB_N42_1;
	pin A17 = IOB_N42_0;
	pin A18 = GND;
	pin B1 = IOB_W44_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N15_1;
	pin B6 = IOB_N15_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N20_1;
	pin B10 = IOB_N23_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N28_2;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N34_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E44_1;
	pin C1 = IOB_W44_0;
	pin C2 = IOB_W48_1;
	pin C3 = IOB_W48_0;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N16_1;
	pin C8 = IOB_N17_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N26_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N33_1;
	pin C15 = IOB_N33_0;
	pin C16 = IOB_E48_1;
	pin C17 = IOB_E48_0;
	pin C18 = IOB_E44_0;
	pin D1 = IOB_W43_0;
	pin D2 = IOB_W43_1;
	pin D3 = IOB_W42_1;
	pin D4 = TDI;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N12_2;
	pin D7 = IOB_N16_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N20_2;
	pin D10 = IOB_N22_2;
	pin D11 = IOB_N24_0;
	pin D12 = IOB_N26_0;
	pin D13 = IOB_N29_0;
	pin D14 = IOB_N29_1;
	pin D15 = TDO;
	pin D16 = IOB_E42_1;
	pin D17 = IOB_E43_1;
	pin D18 = IOB_E43_0;
	pin E1 = IOB_W41_1;
	pin E2 = IOB_W41_0;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W40_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N16_2;
	pin E8 = IOB_N18_1;
	pin E9 = IOB_N21_1;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N25_0;
	pin E12 = IOB_N27_0;
	pin E13 = IOB_N27_1;
	pin E14 = TCK;
	pin E15 = IOB_E40_0;
	pin E16 = IOB_E42_0;
	pin E17 = IOB_E41_1;
	pin E18 = IOB_E41_0;
	pin F1 = GND;
	pin F2 = IOB_W38_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W40_1;
	pin F5 = IOB_W39_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N18_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N22_0;
	pin F11 = IOB_N25_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E39_1;
	pin F15 = IOB_E40_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E38_0;
	pin F18 = GND;
	pin G1 = IOB_W38_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W37_1;
	pin G4 = IOB_W37_0;
	pin G5 = IOB_W39_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E39_0;
	pin G15 = IOB_E37_1;
	pin G16 = IOB_E37_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E38_1;
	pin H1 = IOB_W28_0;
	pin H2 = IOB_W28_1;
	pin H3 = IOB_W29_1;
	pin H4 = IOB_W29_0;
	pin H5 = IOB_W35_0;
	pin H6 = IOB_W35_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E35_1;
	pin H14 = IOB_E35_0;
	pin H15 = IOB_E29_0;
	pin H16 = IOB_E29_1;
	pin H17 = IOB_E28_1;
	pin H18 = IOB_E28_0;
	pin J1 = IOB_W26_0;
	pin J2 = IOB_W26_1;
	pin J3 = GND;
	pin J4 = IOB_W25_1;
	pin J5 = IOB_W25_0;
	pin J6 = IOB_W27_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E27_0;
	pin J14 = IOB_E25_0;
	pin J15 = IOB_E25_1;
	pin J16 = GND;
	pin J17 = IOB_E26_0;
	pin J18 = IOB_E26_1;
	pin K1 = IOB_W24_0;
	pin K2 = IOB_W24_1;
	pin K3 = GND;
	pin K4 = IOB_W23_1;
	pin K5 = IOB_W23_0;
	pin K6 = IOB_W22_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E23_1;
	pin K14 = IOB_E23_0;
	pin K15 = IOB_E22_1;
	pin K16 = GND;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E24_0;
	pin L1 = IOB_W21_1;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W20_0;
	pin L4 = IOB_W20_1;
	pin L5 = IOB_W14_1;
	pin L6 = IOB_W14_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E14_0;
	pin L14 = IOB_E14_1;
	pin L15 = IOB_E20_1;
	pin L16 = IOB_E20_0;
	pin L17 = IOB_E21_0;
	pin L18 = IOB_E21_1;
	pin M1 = IOB_W12_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W11_0;
	pin M4 = IOB_W11_1;
	pin M5 = IOB_W10_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E10_1;
	pin M15 = IOB_E11_1;
	pin M16 = IOB_E11_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E12_1;
	pin N1 = GND;
	pin N2 = IOB_W12_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W10_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S19_2;
	pin N9 = IOB_S21_1;
	pin N10 = IOB_S22_1;
	pin N11 = IOB_S24_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E9_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E12_0;
	pin N18 = GND;
	pin P1 = IOB_W8_1;
	pin P2 = IOB_W8_0;
	pin P3 = IOB_W7_1;
	pin P4 = IOB_W9_1;
	pin P5 = M0;
	pin P6 = IOB_S16_1;
	pin P7 = IOB_S16_0;
	pin P8 = IOB_S17_2;
	pin P9 = IOB_S21_0;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S24_0;
	pin P12 = IOB_S27_2;
	pin P13 = IOB_S28_0;
	pin P14 = IOB_S38_1;
	pin P15 = IOB_E9_1;
	pin P16 = IOB_E6_1;
	pin P17 = IOB_E8_0;
	pin P18 = IOB_E8_1;
	pin R1 = IOB_W6_1;
	pin R2 = IOB_W6_0;
	pin R3 = IOB_W7_0;
	pin R4 = M2;
	pin R5 = IOB_S10_0;
	pin R6 = IOB_S10_1;
	pin R7 = IOB_S17_1;
	pin R8 = IOB_S19_1;
	pin R9 = IOB_S21_2;
	pin R10 = IOB_S23_2;
	pin R11 = IOB_S25_1;
	pin R12 = IOB_S27_0;
	pin R13 = IOB_S28_1;
	pin R14 = IOB_S38_0;
	pin R15 = DONE;
	pin R16 = IOB_E6_0;
	pin R17 = IOB_E7_1;
	pin R18 = IOB_E7_0;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S17_0;
	pin T8 = IOB_S19_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S25_0;
	pin T12 = IOB_S27_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S34_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E5_1;
	pin U1 = IOB_W5_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S9_0;
	pin U5 = IOB_S11_0;
	pin U6 = IOB_S15_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S20_1;
	pin U10 = IOB_S23_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S31_2;
	pin U14 = IOB_S34_0;
	pin U15 = IOB_S35_1;
	pin U16 = IOB_S42_1;
	pin U17 = GND;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S9_1;
	pin V5 = IOB_S11_1;
	pin V6 = GND;
	pin V7 = IOB_S18_0;
	pin V8 = IOB_S18_1;
	pin V9 = IOB_S20_0;
	pin V10 = IOB_S23_0;
	pin V11 = IOB_S26_0;
	pin V12 = IOB_S26_1;
	pin V13 = GND;
	pin V14 = IOB_S32_1;
	pin V15 = IOB_S35_0;
	pin V16 = IOB_S42_0;
	pin V17 = IOB_S42_2;
	pin V18 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N34_1;
}

// xc3s1000-fg456 xa3s1000-fgg456 xc3s1000l-fg456
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N8_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N16_0;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N24_1;
	pin A14 = IOB_N26_1;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N30_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N34_1;
	pin A19 = IOB_N38_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N16_1;
	pin B10 = IOB_N18_0;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N22_1;
	pin B13 = IOB_N24_0;
	pin B14 = IOB_N26_0;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N30_0;
	pin B17 = IOB_N32_1;
	pin B18 = IOB_N34_0;
	pin B19 = IOB_N38_0;
	pin B20 = IOB_N42_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W44_1;
	pin C2 = IOB_W45_0;
	pin C3 = IOB_W48_0;
	pin C4 = IOB_W48_1;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N12_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N18_1;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N25_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N31_1;
	pin C17 = IOB_N32_0;
	pin C18 = IOB_N35_1;
	pin C19 = IOB_N42_1;
	pin C20 = IOB_E48_1;
	pin C21 = IOB_E48_0;
	pin C22 = IOB_E45_0;
	pin D1 = IOB_W44_0;
	pin D2 = IOB_W42_1;
	pin D3 = IOB_W42_0;
	pin D4 = IOB_W43_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N11_0;
	pin D8 = IOB_N13_0;
	pin D9 = IOB_N16_2;
	pin D10 = IOB_N18_2;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N25_0;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N31_0;
	pin D17 = IOB_N33_1;
	pin D18 = IOB_N35_0;
	pin D19 = IOB_E44_0;
	pin D20 = IOB_E44_1;
	pin D21 = IOB_E43_1;
	pin D22 = IOB_E43_0;
	pin E1 = IOB_W40_0;
	pin E2 = IOB_W40_1;
	pin E3 = IOB_W41_1;
	pin E4 = IOB_W43_0;
	pin E5 = IOB_N4_0;
	pin E6 = IOB_N9_1;
	pin E7 = IOB_N11_1;
	pin E8 = IOB_N13_1;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N17_0;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N23_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N27_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N32_2;
	pin E17 = IOB_N33_0;
	pin E18 = IOB_E42_1;
	pin E19 = IOB_E41_1;
	pin E20 = IOB_E41_0;
	pin E21 = IOB_E40_1;
	pin E22 = IOB_E40_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W38_0;
	pin F3 = IOB_W38_1;
	pin F4 = IOB_W41_0;
	pin F5 = IOB_W39_1;
	pin F6 = IOB_N8_2;
	pin F7 = IOB_N10_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N15_1;
	pin F10 = IOB_N17_1;
	pin F11 = IOB_N19_1;
	pin F12 = IOB_N24_2;
	pin F13 = IOB_N28_2;
	pin F14 = IOB_N30_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N34_2;
	pin F17 = IOB_N38_2;
	pin F18 = IOB_E42_0;
	pin F19 = IOB_E38_1;
	pin F20 = IOB_E37_1;
	pin F21 = IOB_E37_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W36_0;
	pin G4 = IOB_W36_1;
	pin G5 = IOB_W37_1;
	pin G6 = IOB_W39_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E39_1;
	pin G18 = IOB_E39_0;
	pin G19 = IOB_E38_0;
	pin G20 = IOB_E36_1;
	pin G21 = IOB_E35_1;
	pin G22 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W33_1;
	pin H5 = IOB_W37_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E34_1;
	pin H19 = IOB_E36_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E33_1;
	pin H22 = IOB_E33_0;
	pin J1 = IOB_W31_0;
	pin J2 = IOB_W31_1;
	pin J3 = GND;
	pin J4 = IOB_W33_0;
	pin J5 = IOB_W32_0;
	pin J6 = IOB_W32_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E34_0;
	pin J18 = IOB_E32_1;
	pin J19 = IOB_E32_0;
	pin J20 = GND;
	pin J21 = IOB_E31_1;
	pin J22 = IOB_E31_0;
	pin K1 = IOB_W28_0;
	pin K2 = IOB_W28_1;
	pin K3 = IOB_W29_0;
	pin K4 = IOB_W29_1;
	pin K5 = IOB_W30_0;
	pin K6 = IOB_W30_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E30_1;
	pin K18 = IOB_E30_0;
	pin K19 = IOB_E29_1;
	pin K20 = IOB_E29_0;
	pin K21 = IOB_E28_1;
	pin K22 = IOB_E28_0;
	pin L1 = IOB_W25_0;
	pin L2 = IOB_W25_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W27_0;
	pin L6 = IOB_W27_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E27_1;
	pin L18 = IOB_E27_0;
	pin L19 = IOB_E26_1;
	pin L20 = IOB_E26_0;
	pin L21 = IOB_E25_1;
	pin L22 = IOB_E25_0;
	pin M1 = IOB_W24_1;
	pin M2 = IOB_W24_0;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W22_1;
	pin M6 = IOB_W22_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E22_0;
	pin M18 = IOB_E22_1;
	pin M19 = IOB_E23_0;
	pin M20 = IOB_E23_1;
	pin M21 = IOB_E24_0;
	pin M22 = IOB_E24_1;
	pin N1 = IOB_W21_1;
	pin N2 = IOB_W21_0;
	pin N3 = IOB_W20_1;
	pin N4 = IOB_W20_0;
	pin N5 = IOB_W19_1;
	pin N6 = IOB_W19_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E19_0;
	pin N18 = IOB_E19_1;
	pin N19 = IOB_E20_0;
	pin N20 = IOB_E20_1;
	pin N21 = IOB_E21_0;
	pin N22 = IOB_E21_1;
	pin P1 = IOB_W18_1;
	pin P2 = IOB_W18_0;
	pin P3 = GND;
	pin P4 = IOB_W17_1;
	pin P5 = IOB_W17_0;
	pin P6 = IOB_W15_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E17_0;
	pin P18 = IOB_E17_1;
	pin P19 = IOB_E16_1;
	pin P20 = GND;
	pin P21 = IOB_E18_0;
	pin P22 = IOB_E18_1;
	pin R1 = IOB_W16_1;
	pin R2 = IOB_W16_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W13_1;
	pin R5 = IOB_W15_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_1;
	pin R19 = IOB_E16_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E15_0;
	pin R22 = IOB_E15_1;
	pin T1 = IOB_W14_1;
	pin T2 = IOB_W14_0;
	pin T3 = IOB_W13_0;
	pin T4 = IOB_W11_1;
	pin T5 = IOB_W10_1;
	pin T6 = IOB_W10_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E10_1;
	pin T18 = IOB_E12_0;
	pin T19 = IOB_E13_0;
	pin T20 = IOB_E13_1;
	pin T21 = IOB_E14_0;
	pin T22 = IOB_E14_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_W12_0;
	pin U4 = IOB_W11_0;
	pin U5 = IOB_W7_1;
	pin U6 = IOB_S5_2;
	pin U7 = IOB_S9_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S13_2;
	pin U10 = IOB_S15_2;
	pin U11 = IOB_S19_2;
	pin U12 = IOB_S24_1;
	pin U13 = IOB_S26_1;
	pin U14 = IOB_S28_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S33_2;
	pin U17 = IOB_S35_2;
	pin U18 = IOB_E10_0;
	pin U19 = IOB_E8_1;
	pin U20 = IOB_E11_0;
	pin U21 = IOB_E11_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W9_1;
	pin V2 = IOB_W9_0;
	pin V3 = IOB_W8_1;
	pin V4 = IOB_W8_0;
	pin V5 = IOB_W7_0;
	pin V6 = IOB_S10_0;
	pin V7 = IOB_S11_2;
	pin V8 = IOB_S14_0;
	pin V9 = IOB_S16_0;
	pin V10 = IOB_S17_2;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_0;
	pin V14 = IOB_S28_0;
	pin V15 = IOB_S30_1;
	pin V16 = IOB_S32_1;
	pin V17 = IOB_S34_1;
	pin V18 = IOB_S42_2;
	pin V19 = IOB_E6_1;
	pin V20 = IOB_E8_0;
	pin V21 = IOB_E9_0;
	pin V22 = IOB_E9_1;
	pin W1 = IOB_W6_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_W5_0;
	pin W5 = IOB_S8_0;
	pin W6 = IOB_S10_1;
	pin W7 = IOB_S12_0;
	pin W8 = IOB_S14_1;
	pin W9 = IOB_S16_1;
	pin W10 = IOB_S18_0;
	pin W11 = IOB_S20_1;
	pin W12 = IOB_S23_1;
	pin W13 = IOB_S25_2;
	pin W14 = IOB_S27_2;
	pin W15 = IOB_S30_0;
	pin W16 = IOB_S32_0;
	pin W17 = IOB_S34_0;
	pin W18 = IOB_S38_1;
	pin W19 = IOB_E6_0;
	pin W20 = IOB_E7_0;
	pin W21 = IOB_E7_1;
	pin W22 = IOB_E5_1;
	pin Y1 = IOB_W4_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S11_0;
	pin Y7 = IOB_S12_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S18_1;
	pin Y11 = IOB_S21_0;
	pin Y12 = IOB_S23_0;
	pin Y13 = IOB_S25_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S31_2;
	pin Y17 = IOB_S33_1;
	pin Y18 = IOB_S38_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E4_1;
	pin Y22 = IOB_E5_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S5_0;
	pin AA5 = IOB_S9_0;
	pin AA6 = IOB_S11_1;
	pin AA7 = IOB_S13_0;
	pin AA8 = IOB_S15_0;
	pin AA9 = IOB_S17_0;
	pin AA10 = IOB_S19_0;
	pin AA11 = IOB_S21_1;
	pin AA12 = IOB_S22_1;
	pin AA13 = IOB_S25_0;
	pin AA14 = IOB_S27_1;
	pin AA15 = IOB_S29_1;
	pin AA16 = IOB_S31_1;
	pin AA17 = IOB_S33_0;
	pin AA18 = IOB_S35_1;
	pin AA19 = IOB_S39_1;
	pin AA20 = IOB_S42_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S5_1;
	pin AB5 = IOB_S9_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S13_1;
	pin AB8 = IOB_S15_1;
	pin AB9 = IOB_S17_1;
	pin AB10 = IOB_S19_1;
	pin AB11 = IOB_S21_2;
	pin AB12 = IOB_S22_0;
	pin AB13 = IOB_S23_2;
	pin AB14 = IOB_S27_0;
	pin AB15 = IOB_S29_0;
	pin AB16 = IOB_S31_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S35_0;
	pin AB19 = IOB_S39_0;
	pin AB20 = IOB_S42_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S5_2;
	vref IOB_S12_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S30_1;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N30_2;
	vref IOB_N34_1;
	vref IOB_N38_1;
}

// xc3s1000-fg676
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N6_2;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N10_0;
	pin A9 = VCCAUX;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = IOB_N18_0;
	pin A13 = IOB_N21_0;
	pin A14 = IOB_N22_2;
	pin A15 = IOB_N25_1;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = VCCAUX;
	pin A19 = IOB_N33_1;
	pin A20 = IOB_N34_1;
	pin A21 = IOB_N36_1;
	pin A22 = IOB_N38_2;
	pin A23 = IOB_N41_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N10_1;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = IOB_N18_1;
	pin B13 = IOB_N21_1;
	pin B14 = IOB_N22_1;
	pin B15 = IOB_N25_0;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = IOB_N33_0;
	pin B20 = IOB_N34_0;
	pin B21 = IOB_N36_0;
	pin B22 = IOB_N38_1;
	pin B23 = IOB_N41_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = VCCO0;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N13_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N18_2;
	pin C13 = IOB_N20_0;
	pin C14 = IOB_N22_0;
	pin C15 = IOB_N26_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N30_2;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = VCCO1;
	pin C21 = IOB_N37_1;
	pin C22 = IOB_N38_0;
	pin C23 = IOB_N41_0;
	pin C24 = GND;
	pin C25 = IOB_E48_1;
	pin C26 = IOB_E48_0;
	pin D1 = IOB_W46_0;
	pin D2 = IOB_W46_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = IOB_N13_1;
	pin D11 = IOB_N15_0;
	pin D12 = GND;
	pin D13 = IOB_N20_1;
	pin D14 = IOB_N23_1;
	pin D15 = GND;
	pin D16 = IOB_N28_2;
	pin D17 = IOB_N30_1;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = IOB_N35_1;
	pin D21 = IOB_N37_0;
	pin D22 = IOB_N42_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E46_1;
	pin D26 = IOB_E46_0;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_W47_0;
	pin E4 = IOB_W47_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = IOB_N12_0;
	pin E11 = IOB_N15_1;
	pin E12 = IOB_N17_0;
	pin E13 = IOB_N20_2;
	pin E14 = IOB_N23_0;
	pin E15 = IOB_N26_1;
	pin E16 = IOB_N28_1;
	pin E17 = IOB_N30_0;
	pin E18 = IOB_N32_2;
	pin E19 = NC;
	pin E20 = IOB_N35_0;
	pin E21 = IOB_N39_1;
	pin E22 = IOB_N42_0;
	pin E23 = IOB_E47_1;
	pin E24 = IOB_E47_0;
	pin E25 = NC;
	pin E26 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W48_0;
	pin F6 = IOB_W48_1;
	pin F7 = IOB_N10_2;
	pin F8 = NC;
	pin F9 = IOB_N11_0;
	pin F10 = IOB_N12_1;
	pin F11 = IOB_N14_0;
	pin F12 = IOB_N17_1;
	pin F13 = IOB_N19_0;
	pin F14 = IOB_N24_2;
	pin F15 = IOB_N26_0;
	pin F16 = IOB_N28_0;
	pin F17 = IOB_N31_1;
	pin F18 = IOB_N32_1;
	pin F19 = NC;
	pin F20 = IOB_N36_2;
	pin F21 = IOB_N39_0;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = IOB_W45_0;
	pin G2 = IOB_W45_1;
	pin G3 = VCCO7;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = IOB_N11_1;
	pin G10 = IOB_N12_2;
	pin G11 = IOB_N14_1;
	pin G12 = IOB_N16_1;
	pin G13 = IOB_N19_1;
	pin G14 = IOB_N24_1;
	pin G15 = IOB_N27_1;
	pin G16 = IOB_N29_1;
	pin G17 = IOB_N31_0;
	pin G18 = IOB_N32_0;
	pin G19 = IOB_N34_2;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = VCCO2;
	pin G25 = NC;
	pin G26 = NC;
	pin H1 = IOB_W42_0;
	pin H2 = IOB_W42_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W44_1;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N16_2;
	pin H13 = IOB_N16_0;
	pin H14 = IOB_N24_0;
	pin H15 = IOB_N27_0;
	pin H16 = IOB_N29_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E45_1;
	pin H21 = IOB_E45_0;
	pin H22 = IOB_E44_1;
	pin H23 = IOB_E43_1;
	pin H24 = IOB_E43_0;
	pin H25 = IOB_E42_1;
	pin H26 = IOB_E42_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W39_0;
	pin J3 = IOB_W39_1;
	pin J4 = IOB_W40_0;
	pin J5 = IOB_W40_1;
	pin J6 = IOB_W44_0;
	pin J7 = IOB_W41_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E41_1;
	pin J21 = IOB_E44_0;
	pin J22 = IOB_E40_1;
	pin J23 = IOB_E40_0;
	pin J24 = IOB_E39_1;
	pin J25 = IOB_E39_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W36_0;
	pin K2 = IOB_W36_1;
	pin K3 = IOB_W37_0;
	pin K4 = IOB_W37_1;
	pin K5 = IOB_W38_0;
	pin K6 = IOB_W38_1;
	pin K7 = IOB_W41_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E41_0;
	pin K21 = IOB_E38_1;
	pin K22 = IOB_E38_0;
	pin K23 = IOB_E37_1;
	pin K24 = IOB_E37_0;
	pin K25 = IOB_E36_1;
	pin K26 = IOB_E36_0;
	pin L1 = IOB_W33_0;
	pin L2 = IOB_W33_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W30_1;
	pin L5 = IOB_W34_0;
	pin L6 = IOB_W34_1;
	pin L7 = IOB_W35_0;
	pin L8 = IOB_W35_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E35_1;
	pin L20 = IOB_E35_0;
	pin L21 = IOB_E34_1;
	pin L22 = IOB_E34_0;
	pin L23 = IOB_E30_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E33_1;
	pin L26 = IOB_E33_0;
	pin M1 = IOB_W29_0;
	pin M2 = IOB_W29_1;
	pin M3 = IOB_W30_0;
	pin M4 = GND;
	pin M5 = IOB_W31_1;
	pin M6 = IOB_W31_0;
	pin M7 = IOB_W32_0;
	pin M8 = IOB_W32_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E32_1;
	pin M20 = IOB_E32_0;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin M23 = GND;
	pin M24 = IOB_E30_0;
	pin M25 = IOB_E29_1;
	pin M26 = IOB_E29_0;
	pin N1 = IOB_W25_0;
	pin N2 = IOB_W25_1;
	pin N3 = IOB_W26_0;
	pin N4 = IOB_W26_1;
	pin N5 = IOB_W27_0;
	pin N6 = IOB_W27_1;
	pin N7 = IOB_W28_0;
	pin N8 = IOB_W28_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E28_1;
	pin N20 = IOB_E28_0;
	pin N21 = IOB_E27_1;
	pin N22 = IOB_E27_0;
	pin N23 = IOB_E26_1;
	pin N24 = IOB_E26_0;
	pin N25 = IOB_E25_1;
	pin N26 = IOB_E25_0;
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = IOB_W23_1;
	pin P4 = IOB_W23_0;
	pin P5 = IOB_W22_1;
	pin P6 = IOB_W22_0;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W21_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E21_0;
	pin P20 = IOB_E21_1;
	pin P21 = IOB_E22_0;
	pin P22 = IOB_E22_1;
	pin P23 = IOB_E23_0;
	pin P24 = IOB_E23_1;
	pin P25 = IOB_E24_0;
	pin P26 = IOB_E24_1;
	pin R1 = IOB_W20_1;
	pin R2 = IOB_W20_0;
	pin R3 = IOB_W19_1;
	pin R4 = GND;
	pin R5 = IOB_W18_1;
	pin R6 = IOB_W18_0;
	pin R7 = IOB_W17_1;
	pin R8 = IOB_W17_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E17_0;
	pin R20 = IOB_E17_1;
	pin R21 = IOB_E18_0;
	pin R22 = IOB_E18_1;
	pin R23 = GND;
	pin R24 = IOB_E19_1;
	pin R25 = IOB_E20_0;
	pin R26 = IOB_E20_1;
	pin T1 = IOB_W16_1;
	pin T2 = IOB_W16_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W19_0;
	pin T5 = IOB_W15_1;
	pin T6 = IOB_W15_0;
	pin T7 = IOB_W14_1;
	pin T8 = IOB_W14_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E14_0;
	pin T20 = IOB_E14_1;
	pin T21 = IOB_E15_0;
	pin T22 = IOB_E15_1;
	pin T23 = IOB_E19_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E16_0;
	pin T26 = IOB_E16_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W12_1;
	pin U4 = IOB_W12_0;
	pin U5 = IOB_W11_1;
	pin U6 = IOB_W11_0;
	pin U7 = IOB_W8_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E8_1;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_0;
	pin U24 = IOB_E12_1;
	pin U25 = IOB_E13_0;
	pin U26 = IOB_E13_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W10_1;
	pin V3 = IOB_W10_0;
	pin V4 = IOB_W9_1;
	pin V5 = IOB_W9_0;
	pin V6 = IOB_W5_0;
	pin V7 = IOB_W8_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E8_0;
	pin V21 = IOB_E5_1;
	pin V22 = IOB_E9_0;
	pin V23 = IOB_E9_1;
	pin V24 = IOB_E10_0;
	pin V25 = IOB_E10_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W7_0;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_W6_0;
	pin W5 = IOB_W5_1;
	pin W6 = IOB_W4_1;
	pin W7 = IOB_W4_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S16_0;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S27_0;
	pin W15 = IOB_S27_2;
	pin W16 = IOB_S29_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = NC;
	pin W21 = NC;
	pin W22 = IOB_E5_0;
	pin W23 = IOB_E6_0;
	pin W24 = IOB_E6_1;
	pin W25 = IOB_E7_0;
	pin W26 = IOB_E7_1;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = VCCO6;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = IOB_S9_2;
	pin Y9 = IOB_S11_0;
	pin Y10 = IOB_S12_0;
	pin Y11 = IOB_S14_1;
	pin Y12 = IOB_S16_1;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S24_1;
	pin Y15 = IOB_S27_1;
	pin Y16 = IOB_S29_1;
	pin Y17 = IOB_S31_2;
	pin Y18 = IOB_S32_1;
	pin Y19 = NC;
	pin Y20 = NC;
	pin Y21 = NC;
	pin Y22 = NC;
	pin Y23 = NC;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E4_0;
	pin Y26 = IOB_E4_1;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = IOB_S4_0;
	pin AA7 = IOB_S7_2;
	pin AA8 = NC;
	pin AA9 = IOB_S11_1;
	pin AA10 = IOB_S12_1;
	pin AA11 = IOB_S15_0;
	pin AA12 = IOB_S17_0;
	pin AA13 = IOB_S19_2;
	pin AA14 = IOB_S24_0;
	pin AA15 = IOB_S26_1;
	pin AA16 = IOB_S29_0;
	pin AA17 = IOB_S31_0;
	pin AA18 = IOB_S32_0;
	pin AA19 = NC;
	pin AA20 = IOB_S33_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S4_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = NC;
	pin AB9 = IOB_S11_2;
	pin AB10 = IOB_S13_0;
	pin AB11 = IOB_S15_1;
	pin AB12 = IOB_S17_1;
	pin AB13 = IOB_S20_0;
	pin AB14 = IOB_S23_2;
	pin AB15 = IOB_S26_0;
	pin AB16 = IOB_S28_1;
	pin AB17 = IOB_S30_0;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = IOB_S35_1;
	pin AB21 = IOB_S37_1;
	pin AB22 = IOB_S42_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S8_1;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S13_1;
	pin AC11 = IOB_S15_2;
	pin AC12 = GND;
	pin AC13 = IOB_S20_1;
	pin AC14 = IOB_S23_1;
	pin AC15 = GND;
	pin AC16 = IOB_S28_0;
	pin AC17 = IOB_S31_1;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = IOB_S35_0;
	pin AC21 = IOB_S37_0;
	pin AC22 = IOB_S42_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S2_0;
	pin AD5 = IOB_S5_0;
	pin AD6 = IOB_S6_1;
	pin AD7 = VCCO5;
	pin AD8 = NC;
	pin AD9 = NC;
	pin AD10 = IOB_S13_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S17_2;
	pin AD13 = IOB_S21_0;
	pin AD14 = IOB_S23_0;
	pin AD15 = IOB_S25_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S30_1;
	pin AD18 = NC;
	pin AD19 = NC;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S36_1;
	pin AD22 = IOB_S38_1;
	pin AD23 = IOB_S39_2;
	pin AD24 = GND;
	pin AD25 = IOB_S42_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S2_1;
	pin AE5 = IOB_S5_1;
	pin AE6 = IOB_S7_0;
	pin AE7 = IOB_S9_0;
	pin AE8 = IOB_S10_0;
	pin AE9 = NC;
	pin AE10 = NC;
	pin AE11 = NC;
	pin AE12 = IOB_S18_0;
	pin AE13 = IOB_S21_1;
	pin AE14 = IOB_S22_1;
	pin AE15 = IOB_S25_1;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S33_1;
	pin AE20 = IOB_S34_1;
	pin AE21 = IOB_S36_0;
	pin AE22 = IOB_S38_0;
	pin AE23 = IOB_S39_1;
	pin AE24 = IOB_S41_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S5_2;
	pin AF6 = IOB_S7_1;
	pin AF7 = IOB_S9_1;
	pin AF8 = IOB_S10_1;
	pin AF9 = VCCAUX;
	pin AF10 = NC;
	pin AF11 = NC;
	pin AF12 = IOB_S18_1;
	pin AF13 = IOB_S21_2;
	pin AF14 = IOB_S22_0;
	pin AF15 = IOB_S25_0;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S33_0;
	pin AF20 = IOB_S34_0;
	pin AF21 = IOB_S35_2;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S39_0;
	pin AF24 = IOB_S41_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_W46_0;
	vref IOB_E2_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_E46_1;
	vref IOB_S5_2;
	vref IOB_S12_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S30_1;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N30_2;
	vref IOB_N34_1;
	vref IOB_N38_1;
}

// xc3s1000-ft256 xa3s1000-ftg256 xc3s1000l-ft256
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N16_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N20_2;
	pin A8 = IOB_N21_0;
	pin A9 = IOB_N22_2;
	pin A10 = IOB_N23_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N34_1;
	pin A14 = IOB_N42_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W48_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N15_0;
	pin B6 = IOB_N17_0;
	pin B7 = IOB_N19_0;
	pin B8 = IOB_N21_1;
	pin B9 = GND;
	pin B10 = IOB_N23_0;
	pin B11 = IOB_N25_1;
	pin B12 = IOB_N27_1;
	pin B13 = IOB_N34_0;
	pin B14 = IOB_N42_0;
	pin B15 = GND;
	pin B16 = IOB_E48_1;
	pin C1 = IOB_W48_0;
	pin C2 = IOB_W44_0;
	pin C3 = IOB_W44_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N15_1;
	pin C6 = IOB_N17_1;
	pin C7 = IOB_N19_1;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N22_1;
	pin C10 = IOB_N24_2;
	pin C11 = IOB_N25_0;
	pin C12 = IOB_N27_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E44_1;
	pin C16 = IOB_E48_0;
	pin D1 = IOB_W43_0;
	pin D2 = IOB_W43_1;
	pin D3 = IOB_W42_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N12_2;
	pin D6 = IOB_N16_0;
	pin D7 = IOB_N18_0;
	pin D8 = IOB_N20_1;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N24_1;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_N26_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E44_0;
	pin D15 = IOB_E43_1;
	pin D16 = IOB_E43_0;
	pin E1 = IOB_W41_0;
	pin E2 = IOB_W41_1;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W40_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N16_1;
	pin E7 = IOB_N18_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N24_0;
	pin E11 = IOB_N26_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E42_1;
	pin E14 = IOB_E42_0;
	pin E15 = IOB_E41_1;
	pin E16 = IOB_E41_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W39_0;
	pin F3 = IOB_W39_1;
	pin F4 = IOB_W40_0;
	pin F5 = IOB_W38_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E40_1;
	pin F13 = IOB_E40_0;
	pin F14 = IOB_E39_1;
	pin F15 = IOB_E39_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W25_1;
	pin G2 = IOB_W27_0;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W38_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E38_1;
	pin G13 = IOB_E38_0;
	pin G14 = IOB_E37_1;
	pin G15 = IOB_E37_0;
	pin G16 = IOB_E27_0;
	pin H1 = IOB_W25_0;
	pin H2 = GND;
	pin H3 = IOB_W26_0;
	pin H4 = IOB_W26_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E26_1;
	pin H14 = IOB_E26_0;
	pin H15 = IOB_E25_1;
	pin H16 = IOB_E25_0;
	pin J1 = IOB_W24_1;
	pin J2 = IOB_W24_0;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W23_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E23_0;
	pin J14 = IOB_E23_1;
	pin J15 = GND;
	pin J16 = IOB_E24_1;
	pin K1 = IOB_W22_1;
	pin K2 = IOB_W12_1;
	pin K3 = IOB_W12_0;
	pin K4 = IOB_W11_1;
	pin K5 = IOB_W11_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E11_1;
	pin K13 = IOB_E12_0;
	pin K14 = IOB_E12_1;
	pin K15 = IOB_E22_1;
	pin K16 = IOB_E24_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W10_1;
	pin L3 = IOB_W10_0;
	pin L4 = IOB_W9_1;
	pin L5 = IOB_W9_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E11_0;
	pin L13 = IOB_E9_1;
	pin L14 = IOB_E10_0;
	pin L15 = IOB_E10_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W8_1;
	pin M2 = IOB_W8_0;
	pin M3 = IOB_W7_1;
	pin M4 = IOB_W7_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S17_0;
	pin M7 = IOB_S19_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S25_1;
	pin M11 = IOB_S27_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E9_0;
	pin M14 = IOB_E7_1;
	pin M15 = IOB_E8_0;
	pin M16 = IOB_E8_1;
	pin N1 = IOB_W6_1;
	pin N2 = IOB_W6_0;
	pin N3 = IOB_W5_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S17_2;
	pin N6 = IOB_S17_1;
	pin N7 = IOB_S19_1;
	pin N8 = IOB_S21_0;
	pin N9 = IOB_S23_1;
	pin N10 = IOB_S25_0;
	pin N11 = IOB_S27_0;
	pin N12 = IOB_S31_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E7_0;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E6_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W5_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S16_0;
	pin P6 = IOB_S18_0;
	pin P7 = IOB_S19_2;
	pin P8 = IOB_S21_1;
	pin P9 = IOB_S23_0;
	pin P10 = IOB_S24_1;
	pin P11 = IOB_S26_1;
	pin P12 = IOB_S28_1;
	pin P13 = IOB_S42_2;
	pin P14 = IOB_E5_0;
	pin P15 = IOB_E5_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S9_0;
	pin R5 = IOB_S16_1;
	pin R6 = IOB_S18_1;
	pin R7 = IOB_S20_0;
	pin R8 = GND;
	pin R9 = IOB_S22_1;
	pin R10 = IOB_S24_0;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S28_0;
	pin R13 = IOB_S42_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S9_1;
	pin T5 = IOB_S15_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S20_1;
	pin T8 = IOB_S21_2;
	pin T9 = IOB_S22_0;
	pin T10 = IOB_S23_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S27_2;
	pin T13 = IOB_S42_0;
	pin T14 = IOB_S32_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N34_1;
}

// xc3s1500-fg320 xc3s1500l-fg320
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N12_1;
	pin A5 = IOB_N12_0;
	pin A6 = GND;
	pin A7 = IOB_N25_1;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N26_0;
	pin A10 = IOB_N29_1;
	pin A11 = IOB_N30_2;
	pin A12 = IOB_N32_2;
	pin A13 = GND;
	pin A14 = IOB_N42_1;
	pin A15 = IOB_N46_1;
	pin A16 = IOB_N54_1;
	pin A17 = IOB_N54_0;
	pin A18 = GND;
	pin B1 = IOB_W54_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N20_1;
	pin B6 = IOB_N20_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N26_1;
	pin B10 = IOB_N29_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N34_2;
	pin B14 = IOB_N42_0;
	pin B15 = IOB_N46_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E54_1;
	pin C1 = IOB_W54_0;
	pin C2 = IOB_W64_1;
	pin C3 = IOB_W64_0;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N22_1;
	pin C8 = IOB_N23_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N30_1;
	pin C12 = IOB_N32_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N43_1;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_E64_1;
	pin C17 = IOB_E64_0;
	pin C18 = IOB_E54_0;
	pin D1 = IOB_W53_0;
	pin D2 = IOB_W53_1;
	pin D3 = IOB_W52_1;
	pin D4 = TDI;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N16_2;
	pin D7 = IOB_N22_0;
	pin D8 = IOB_N23_0;
	pin D9 = IOB_N26_2;
	pin D10 = IOB_N28_2;
	pin D11 = IOB_N30_0;
	pin D12 = IOB_N32_0;
	pin D13 = IOB_N36_0;
	pin D14 = IOB_N36_1;
	pin D15 = TDO;
	pin D16 = IOB_E52_1;
	pin D17 = IOB_E53_1;
	pin D18 = IOB_E53_0;
	pin E1 = IOB_W51_1;
	pin E2 = IOB_W51_0;
	pin E3 = IOB_W52_0;
	pin E4 = IOB_W50_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N22_2;
	pin E8 = IOB_N24_1;
	pin E9 = IOB_N27_1;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N31_0;
	pin E12 = IOB_N33_0;
	pin E13 = IOB_N33_1;
	pin E14 = TCK;
	pin E15 = IOB_E50_0;
	pin E16 = IOB_E52_0;
	pin E17 = IOB_E51_1;
	pin E18 = IOB_E51_0;
	pin F1 = GND;
	pin F2 = IOB_W48_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W50_1;
	pin F5 = IOB_W49_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N24_0;
	pin F9 = IOB_N27_0;
	pin F10 = IOB_N28_0;
	pin F11 = IOB_N31_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E49_1;
	pin F15 = IOB_E50_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E48_0;
	pin F18 = GND;
	pin G1 = IOB_W48_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W47_1;
	pin G4 = IOB_W47_0;
	pin G5 = IOB_W49_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E49_0;
	pin G15 = IOB_E47_1;
	pin G16 = IOB_E47_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E48_1;
	pin H1 = IOB_W37_0;
	pin H2 = IOB_W37_1;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W45_0;
	pin H6 = IOB_W45_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E45_1;
	pin H14 = IOB_E45_0;
	pin H15 = IOB_E38_0;
	pin H16 = IOB_E38_1;
	pin H17 = IOB_E37_1;
	pin H18 = IOB_E37_0;
	pin J1 = IOB_W34_0;
	pin J2 = IOB_W34_1;
	pin J3 = GND;
	pin J4 = IOB_W33_1;
	pin J5 = IOB_W33_0;
	pin J6 = IOB_W35_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E35_0;
	pin J14 = IOB_E33_0;
	pin J15 = IOB_E33_1;
	pin J16 = GND;
	pin J17 = IOB_E34_0;
	pin J18 = IOB_E34_1;
	pin K1 = IOB_W32_0;
	pin K2 = IOB_W32_1;
	pin K3 = GND;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W31_0;
	pin K6 = IOB_W30_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E31_1;
	pin K14 = IOB_E31_0;
	pin K15 = IOB_E30_1;
	pin K16 = GND;
	pin K17 = IOB_E32_1;
	pin K18 = IOB_E32_0;
	pin L1 = IOB_W28_1;
	pin L2 = IOB_W28_0;
	pin L3 = IOB_W27_0;
	pin L4 = IOB_W27_1;
	pin L5 = IOB_W20_1;
	pin L6 = IOB_W20_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E20_0;
	pin L14 = IOB_E20_1;
	pin L15 = IOB_E27_1;
	pin L16 = IOB_E27_0;
	pin L17 = IOB_E28_0;
	pin L18 = IOB_E28_1;
	pin M1 = IOB_W18_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W17_0;
	pin M4 = IOB_W17_1;
	pin M5 = IOB_W16_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E16_1;
	pin M15 = IOB_E17_1;
	pin M16 = IOB_E17_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E18_1;
	pin N1 = GND;
	pin N2 = IOB_W18_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W15_0;
	pin N5 = IOB_W16_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S25_2;
	pin N9 = IOB_S27_1;
	pin N10 = IOB_S28_1;
	pin N11 = IOB_S30_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E16_0;
	pin N15 = IOB_E15_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_0;
	pin N18 = GND;
	pin P1 = IOB_W14_1;
	pin P2 = IOB_W14_0;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W15_1;
	pin P5 = M0;
	pin P6 = IOB_S22_1;
	pin P7 = IOB_S22_0;
	pin P8 = IOB_S23_2;
	pin P9 = IOB_S27_0;
	pin P10 = IOB_S28_0;
	pin P11 = IOB_S30_0;
	pin P12 = IOB_S33_2;
	pin P13 = IOB_S35_0;
	pin P14 = IOB_S50_1;
	pin P15 = IOB_E15_1;
	pin P16 = IOB_E12_1;
	pin P17 = IOB_E14_0;
	pin P18 = IOB_E14_1;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W13_0;
	pin R4 = M2;
	pin R5 = IOB_S12_0;
	pin R6 = IOB_S12_1;
	pin R7 = IOB_S23_1;
	pin R8 = IOB_S25_1;
	pin R9 = IOB_S27_2;
	pin R10 = IOB_S29_2;
	pin R11 = IOB_S31_1;
	pin R12 = IOB_S33_0;
	pin R13 = IOB_S35_1;
	pin R14 = IOB_S50_0;
	pin R15 = DONE;
	pin R16 = IOB_E12_0;
	pin R17 = IOB_E13_1;
	pin R18 = IOB_E13_0;
	pin T1 = IOB_W11_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S23_0;
	pin T8 = IOB_S25_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S31_0;
	pin T12 = IOB_S33_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S46_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E11_1;
	pin U1 = IOB_W11_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S9_0;
	pin U5 = IOB_S13_0;
	pin U6 = IOB_S21_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S26_1;
	pin U10 = IOB_S29_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S39_2;
	pin U14 = IOB_S46_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S54_1;
	pin U17 = GND;
	pin U18 = IOB_E11_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S9_1;
	pin V5 = IOB_S13_1;
	pin V6 = GND;
	pin V7 = IOB_S24_0;
	pin V8 = IOB_S24_1;
	pin V9 = IOB_S26_0;
	pin V10 = IOB_S29_0;
	pin V11 = IOB_S32_0;
	pin V12 = IOB_S32_1;
	pin V13 = GND;
	pin V14 = IOB_S42_1;
	pin V15 = IOB_S47_0;
	pin V16 = IOB_S54_0;
	pin V17 = IOB_S54_2;
	pin V18 = GND;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N16_2;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N46_1;
}

// xc3s1500-fg456 xa3s1500-fgg456 xc3s1500l-fg456
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N8_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N16_0;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N22_0;
	pin A10 = IOB_N26_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N30_1;
	pin A14 = IOB_N32_1;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N38_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N50_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N22_1;
	pin B10 = IOB_N24_0;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N28_1;
	pin B13 = IOB_N30_0;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N35_1;
	pin B16 = IOB_N38_0;
	pin B17 = IOB_N42_1;
	pin B18 = IOB_N46_0;
	pin B19 = IOB_N50_0;
	pin B20 = IOB_N54_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W54_1;
	pin C2 = IOB_W55_0;
	pin C3 = IOB_W64_0;
	pin C4 = IOB_W64_1;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N12_1;
	pin C7 = IOB_N16_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N24_1;
	pin C11 = IOB_N26_0;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N31_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N39_1;
	pin C17 = IOB_N42_0;
	pin C18 = IOB_N47_1;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_E64_1;
	pin C21 = IOB_E64_0;
	pin C22 = IOB_E55_0;
	pin D1 = IOB_W54_0;
	pin D2 = IOB_W52_1;
	pin D3 = IOB_W52_0;
	pin D4 = IOB_W53_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N13_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N22_2;
	pin D10 = IOB_N24_2;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_N29_1;
	pin D13 = IOB_N31_0;
	pin D14 = IOB_N33_1;
	pin D15 = IOB_N36_1;
	pin D16 = IOB_N39_0;
	pin D17 = IOB_N43_1;
	pin D18 = IOB_N47_0;
	pin D19 = IOB_E54_0;
	pin D20 = IOB_E54_1;
	pin D21 = IOB_E53_1;
	pin D22 = IOB_E53_0;
	pin E1 = IOB_W50_0;
	pin E2 = IOB_W50_1;
	pin E3 = IOB_W51_1;
	pin E4 = IOB_W53_0;
	pin E5 = IOB_N4_0;
	pin E6 = IOB_N9_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N17_1;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N23_0;
	pin E11 = IOB_N25_0;
	pin E12 = IOB_N29_0;
	pin E13 = IOB_N32_2;
	pin E14 = IOB_N33_0;
	pin E15 = IOB_N36_0;
	pin E16 = IOB_N42_2;
	pin E17 = IOB_N43_0;
	pin E18 = IOB_E52_1;
	pin E19 = IOB_E51_1;
	pin E20 = IOB_E51_0;
	pin E21 = IOB_E50_1;
	pin E22 = IOB_E50_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W48_0;
	pin F3 = IOB_W48_1;
	pin F4 = IOB_W51_0;
	pin F5 = IOB_W49_1;
	pin F6 = IOB_N8_2;
	pin F7 = IOB_N10_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N20_1;
	pin F10 = IOB_N23_1;
	pin F11 = IOB_N25_1;
	pin F12 = IOB_N30_2;
	pin F13 = IOB_N34_2;
	pin F14 = IOB_N38_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N46_2;
	pin F17 = IOB_N50_2;
	pin F18 = IOB_E52_0;
	pin F19 = IOB_E48_1;
	pin F20 = IOB_E47_1;
	pin F21 = IOB_E47_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W45_0;
	pin G2 = IOB_W45_1;
	pin G3 = IOB_W46_0;
	pin G4 = IOB_W46_1;
	pin G5 = IOB_W47_1;
	pin G6 = IOB_W49_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E49_1;
	pin G18 = IOB_E49_0;
	pin G19 = IOB_E48_0;
	pin G20 = IOB_E46_1;
	pin G21 = IOB_E45_1;
	pin G22 = IOB_E45_0;
	pin H1 = IOB_W44_0;
	pin H2 = IOB_W44_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W47_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E44_1;
	pin H19 = IOB_E46_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E43_1;
	pin H22 = IOB_E43_0;
	pin J1 = IOB_W40_0;
	pin J2 = IOB_W40_1;
	pin J3 = GND;
	pin J4 = IOB_W43_0;
	pin J5 = IOB_W41_0;
	pin J6 = IOB_W41_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E44_0;
	pin J18 = IOB_E41_1;
	pin J19 = IOB_E41_0;
	pin J20 = GND;
	pin J21 = IOB_E40_1;
	pin J22 = IOB_E40_0;
	pin K1 = IOB_W37_0;
	pin K2 = IOB_W37_1;
	pin K3 = IOB_W38_0;
	pin K4 = IOB_W38_1;
	pin K5 = IOB_W39_0;
	pin K6 = IOB_W39_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E39_1;
	pin K18 = IOB_E39_0;
	pin K19 = IOB_E38_1;
	pin K20 = IOB_E38_0;
	pin K21 = IOB_E37_1;
	pin K22 = IOB_E37_0;
	pin L1 = IOB_W33_0;
	pin L2 = IOB_W33_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W35_0;
	pin L6 = IOB_W35_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E35_1;
	pin L18 = IOB_E35_0;
	pin L19 = IOB_E34_1;
	pin L20 = IOB_E34_0;
	pin L21 = IOB_E33_1;
	pin L22 = IOB_E33_0;
	pin M1 = IOB_W32_1;
	pin M2 = IOB_W32_0;
	pin M3 = IOB_W31_1;
	pin M4 = IOB_W31_0;
	pin M5 = IOB_W30_1;
	pin M6 = IOB_W30_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E30_0;
	pin M18 = IOB_E30_1;
	pin M19 = IOB_E31_0;
	pin M20 = IOB_E31_1;
	pin M21 = IOB_E32_0;
	pin M22 = IOB_E32_1;
	pin N1 = IOB_W28_1;
	pin N2 = IOB_W28_0;
	pin N3 = IOB_W27_1;
	pin N4 = IOB_W27_0;
	pin N5 = IOB_W26_1;
	pin N6 = IOB_W26_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E26_0;
	pin N18 = IOB_E26_1;
	pin N19 = IOB_E27_0;
	pin N20 = IOB_E27_1;
	pin N21 = IOB_E28_0;
	pin N22 = IOB_E28_1;
	pin P1 = IOB_W25_1;
	pin P2 = IOB_W25_0;
	pin P3 = GND;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W24_0;
	pin P6 = IOB_W21_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E24_0;
	pin P18 = IOB_E24_1;
	pin P19 = IOB_E22_1;
	pin P20 = GND;
	pin P21 = IOB_E25_0;
	pin P22 = IOB_E25_1;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W22_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W19_1;
	pin R5 = IOB_W21_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E18_1;
	pin R19 = IOB_E22_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E21_0;
	pin R22 = IOB_E21_1;
	pin T1 = IOB_W20_1;
	pin T2 = IOB_W20_0;
	pin T3 = IOB_W19_0;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W16_1;
	pin T6 = IOB_W16_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E16_1;
	pin T18 = IOB_E18_0;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E20_0;
	pin T22 = IOB_E20_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W18_1;
	pin U3 = IOB_W18_0;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W13_1;
	pin U6 = IOB_S5_2;
	pin U7 = IOB_S9_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S17_2;
	pin U10 = IOB_S21_2;
	pin U11 = IOB_S25_2;
	pin U12 = IOB_S30_1;
	pin U13 = IOB_S32_1;
	pin U14 = IOB_S35_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S45_2;
	pin U17 = IOB_S47_2;
	pin U18 = IOB_E16_0;
	pin U19 = IOB_E14_1;
	pin U20 = IOB_E17_0;
	pin U21 = IOB_E17_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W15_1;
	pin V2 = IOB_W15_0;
	pin V3 = IOB_W14_1;
	pin V4 = IOB_W14_0;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_S12_0;
	pin V7 = IOB_S13_2;
	pin V8 = IOB_S19_0;
	pin V9 = IOB_S22_0;
	pin V10 = IOB_S23_2;
	pin V11 = IOB_S26_0;
	pin V12 = IOB_S30_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S35_0;
	pin V15 = IOB_S38_1;
	pin V16 = IOB_S42_1;
	pin V17 = IOB_S46_1;
	pin V18 = IOB_S54_2;
	pin V19 = IOB_E12_1;
	pin V20 = IOB_E14_0;
	pin V21 = IOB_E15_0;
	pin V22 = IOB_E15_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W12_0;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W11_0;
	pin W5 = IOB_S8_0;
	pin W6 = IOB_S12_1;
	pin W7 = IOB_S16_0;
	pin W8 = IOB_S19_1;
	pin W9 = IOB_S22_1;
	pin W10 = IOB_S24_0;
	pin W11 = IOB_S26_1;
	pin W12 = IOB_S29_1;
	pin W13 = IOB_S31_2;
	pin W14 = IOB_S33_2;
	pin W15 = IOB_S38_0;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S46_0;
	pin W18 = IOB_S50_1;
	pin W19 = IOB_E12_0;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E11_1;
	pin Y1 = IOB_W10_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S13_0;
	pin Y7 = IOB_S16_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S24_1;
	pin Y11 = IOB_S27_0;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S31_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S39_2;
	pin Y17 = IOB_S43_1;
	pin Y18 = IOB_S50_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E10_1;
	pin Y22 = IOB_E11_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S5_0;
	pin AA5 = IOB_S9_0;
	pin AA6 = IOB_S13_1;
	pin AA7 = IOB_S17_0;
	pin AA8 = IOB_S20_0;
	pin AA9 = IOB_S23_0;
	pin AA10 = IOB_S25_0;
	pin AA11 = IOB_S27_1;
	pin AA12 = IOB_S28_1;
	pin AA13 = IOB_S31_0;
	pin AA14 = IOB_S33_1;
	pin AA15 = IOB_S36_1;
	pin AA16 = IOB_S39_1;
	pin AA17 = IOB_S43_0;
	pin AA18 = IOB_S47_1;
	pin AA19 = IOB_S51_1;
	pin AA20 = IOB_S54_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S5_1;
	pin AB5 = IOB_S9_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S17_1;
	pin AB8 = IOB_S20_1;
	pin AB9 = IOB_S23_1;
	pin AB10 = IOB_S25_1;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S29_2;
	pin AB14 = IOB_S33_0;
	pin AB15 = IOB_S36_0;
	pin AB16 = IOB_S39_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S47_0;
	pin AB19 = IOB_S51_0;
	pin AB20 = IOB_S54_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_S5_2;
	vref IOB_S16_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S38_1;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N16_2;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N38_2;
	vref IOB_N46_1;
	vref IOB_N50_1;
}

// xc3s1500-fg676 xa3s1500-fgg676 xc3s1500l-fg676
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N6_2;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N12_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N24_0;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N28_2;
	pin A15 = IOB_N31_1;
	pin A16 = IOB_N34_1;
	pin A17 = IOB_N37_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N43_1;
	pin A20 = IOB_N46_1;
	pin A21 = IOB_N48_1;
	pin A22 = IOB_N50_2;
	pin A23 = IOB_N53_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N27_1;
	pin B14 = IOB_N28_1;
	pin B15 = IOB_N31_0;
	pin B16 = IOB_N34_0;
	pin B17 = IOB_N37_0;
	pin B18 = IOB_N40_1;
	pin B19 = IOB_N43_0;
	pin B20 = IOB_N46_0;
	pin B21 = IOB_N48_0;
	pin B22 = IOB_N50_1;
	pin B23 = IOB_N53_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N17_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N24_2;
	pin C13 = IOB_N26_0;
	pin C14 = IOB_N28_0;
	pin C15 = IOB_N32_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N38_2;
	pin C18 = IOB_N40_0;
	pin C19 = IOB_N44_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N49_1;
	pin C22 = IOB_N50_0;
	pin C23 = IOB_N53_0;
	pin C24 = GND;
	pin C25 = IOB_E64_1;
	pin C26 = IOB_E64_0;
	pin D1 = IOB_W62_0;
	pin D2 = IOB_W62_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N20_0;
	pin D12 = GND;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N29_1;
	pin D15 = GND;
	pin D16 = IOB_N34_2;
	pin D17 = IOB_N38_1;
	pin D18 = IOB_N41_1;
	pin D19 = IOB_N44_0;
	pin D20 = IOB_N47_1;
	pin D21 = IOB_N49_0;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E62_1;
	pin D26 = IOB_E62_0;
	pin E1 = IOB_W60_0;
	pin E2 = IOB_W60_1;
	pin E3 = IOB_W63_0;
	pin E4 = IOB_W63_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = IOB_N11_1;
	pin E9 = IOB_N14_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N20_1;
	pin E12 = IOB_N23_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N29_0;
	pin E15 = IOB_N32_1;
	pin E16 = IOB_N35_1;
	pin E17 = IOB_N38_0;
	pin E18 = IOB_N42_2;
	pin E19 = IOB_N45_1;
	pin E20 = IOB_N47_0;
	pin E21 = IOB_N51_1;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E63_1;
	pin E24 = IOB_E63_0;
	pin E25 = IOB_E61_1;
	pin E26 = IOB_E61_0;
	pin F1 = IOB_W57_0;
	pin F2 = IOB_W57_1;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W59_1;
	pin F5 = IOB_W64_0;
	pin F6 = IOB_W64_1;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N13_0;
	pin F10 = IOB_N16_1;
	pin F11 = IOB_N19_0;
	pin F12 = IOB_N23_1;
	pin F13 = IOB_N25_0;
	pin F14 = IOB_N30_2;
	pin F15 = IOB_N32_0;
	pin F16 = IOB_N35_0;
	pin F17 = IOB_N39_1;
	pin F18 = IOB_N42_1;
	pin F19 = IOB_N45_0;
	pin F20 = IOB_N48_2;
	pin F21 = IOB_N51_0;
	pin F22 = NC;
	pin F23 = IOB_E59_1;
	pin F24 = IOB_E59_0;
	pin F25 = IOB_E57_1;
	pin F26 = IOB_E57_0;
	pin G1 = IOB_W55_0;
	pin G2 = IOB_W55_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W58_0;
	pin G5 = IOB_W58_1;
	pin G6 = IOB_W61_0;
	pin G7 = IOB_W61_1;
	pin G8 = IOB_N10_1;
	pin G9 = IOB_N13_1;
	pin G10 = IOB_N16_2;
	pin G11 = IOB_N19_1;
	pin G12 = IOB_N22_1;
	pin G13 = IOB_N25_1;
	pin G14 = IOB_N30_1;
	pin G15 = IOB_N33_1;
	pin G16 = IOB_N36_1;
	pin G17 = IOB_N39_0;
	pin G18 = IOB_N42_0;
	pin G19 = IOB_N46_2;
	pin G20 = IOB_E60_1;
	pin G21 = IOB_E60_0;
	pin G22 = IOB_E58_1;
	pin G23 = IOB_E58_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E56_1;
	pin G26 = IOB_E56_0;
	pin H1 = IOB_W52_0;
	pin H2 = IOB_W52_1;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W54_1;
	pin H6 = IOB_W56_0;
	pin H7 = IOB_W56_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N18_2;
	pin H12 = IOB_N22_2;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N30_0;
	pin H15 = IOB_N33_0;
	pin H16 = IOB_N36_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E55_1;
	pin H21 = IOB_E55_0;
	pin H22 = IOB_E54_1;
	pin H23 = IOB_E53_1;
	pin H24 = IOB_E53_0;
	pin H25 = IOB_E52_1;
	pin H26 = IOB_E52_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W49_0;
	pin J3 = IOB_W49_1;
	pin J4 = IOB_W50_0;
	pin J5 = IOB_W50_1;
	pin J6 = IOB_W54_0;
	pin J7 = IOB_W51_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E51_1;
	pin J21 = IOB_E54_0;
	pin J22 = IOB_E50_1;
	pin J23 = IOB_E50_0;
	pin J24 = IOB_E49_1;
	pin J25 = IOB_E49_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W46_0;
	pin K2 = IOB_W46_1;
	pin K3 = IOB_W47_0;
	pin K4 = IOB_W47_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W48_1;
	pin K7 = IOB_W51_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E51_0;
	pin K21 = IOB_E48_1;
	pin K22 = IOB_E48_0;
	pin K23 = IOB_E47_1;
	pin K24 = IOB_E47_0;
	pin K25 = IOB_E46_1;
	pin K26 = IOB_E46_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W44_0;
	pin L6 = IOB_W44_1;
	pin L7 = IOB_W45_0;
	pin L8 = IOB_W45_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E45_1;
	pin L20 = IOB_E45_0;
	pin L21 = IOB_E44_1;
	pin L22 = IOB_E44_0;
	pin L23 = IOB_E39_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E43_1;
	pin L26 = IOB_E43_0;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W38_1;
	pin M3 = IOB_W39_0;
	pin M4 = GND;
	pin M5 = IOB_W40_1;
	pin M6 = IOB_W40_0;
	pin M7 = IOB_W41_0;
	pin M8 = IOB_W41_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E41_1;
	pin M20 = IOB_E41_0;
	pin M21 = IOB_E40_1;
	pin M22 = IOB_E40_0;
	pin M23 = GND;
	pin M24 = IOB_E39_0;
	pin M25 = IOB_E38_1;
	pin M26 = IOB_E38_0;
	pin N1 = IOB_W33_0;
	pin N2 = IOB_W33_1;
	pin N3 = IOB_W34_0;
	pin N4 = IOB_W34_1;
	pin N5 = IOB_W35_0;
	pin N6 = IOB_W35_1;
	pin N7 = IOB_W37_0;
	pin N8 = IOB_W37_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E37_1;
	pin N20 = IOB_E37_0;
	pin N21 = IOB_E35_1;
	pin N22 = IOB_E35_0;
	pin N23 = IOB_E34_1;
	pin N24 = IOB_E34_0;
	pin N25 = IOB_E33_1;
	pin N26 = IOB_E33_0;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = IOB_W31_1;
	pin P4 = IOB_W31_0;
	pin P5 = IOB_W30_1;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W28_1;
	pin P8 = IOB_W28_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E28_0;
	pin P20 = IOB_E28_1;
	pin P21 = IOB_E30_0;
	pin P22 = IOB_E30_1;
	pin P23 = IOB_E31_0;
	pin P24 = IOB_E31_1;
	pin P25 = IOB_E32_0;
	pin P26 = IOB_E32_1;
	pin R1 = IOB_W27_1;
	pin R2 = IOB_W27_0;
	pin R3 = IOB_W26_1;
	pin R4 = GND;
	pin R5 = IOB_W25_1;
	pin R6 = IOB_W25_0;
	pin R7 = IOB_W24_1;
	pin R8 = IOB_W24_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E24_0;
	pin R20 = IOB_E24_1;
	pin R21 = IOB_E25_0;
	pin R22 = IOB_E25_1;
	pin R23 = GND;
	pin R24 = IOB_E26_1;
	pin R25 = IOB_E27_0;
	pin R26 = IOB_E27_1;
	pin T1 = IOB_W22_1;
	pin T2 = IOB_W22_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W26_0;
	pin T5 = IOB_W21_1;
	pin T6 = IOB_W21_0;
	pin T7 = IOB_W20_1;
	pin T8 = IOB_W20_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E20_0;
	pin T20 = IOB_E20_1;
	pin T21 = IOB_E21_0;
	pin T22 = IOB_E21_1;
	pin T23 = IOB_E26_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E22_0;
	pin T26 = IOB_E22_1;
	pin U1 = IOB_W19_1;
	pin U2 = IOB_W19_0;
	pin U3 = IOB_W18_1;
	pin U4 = IOB_W18_0;
	pin U5 = IOB_W17_1;
	pin U6 = IOB_W17_0;
	pin U7 = IOB_W14_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E14_1;
	pin U21 = IOB_E17_0;
	pin U22 = IOB_E17_1;
	pin U23 = IOB_E18_0;
	pin U24 = IOB_E18_1;
	pin U25 = IOB_E19_0;
	pin U26 = IOB_E19_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W16_1;
	pin V3 = IOB_W16_0;
	pin V4 = IOB_W15_1;
	pin V5 = IOB_W15_0;
	pin V6 = IOB_W11_0;
	pin V7 = IOB_W14_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E14_0;
	pin V21 = IOB_E11_1;
	pin V22 = IOB_E15_0;
	pin V23 = IOB_E15_1;
	pin V24 = IOB_E16_0;
	pin V25 = IOB_E16_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W13_1;
	pin W2 = IOB_W13_0;
	pin W3 = IOB_W12_1;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W11_1;
	pin W6 = IOB_W10_1;
	pin W7 = IOB_W10_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S19_0;
	pin W12 = IOB_S22_0;
	pin W13 = IOB_S25_0;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S33_2;
	pin W16 = IOB_S37_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E9_0;
	pin W21 = IOB_E9_1;
	pin W22 = IOB_E11_0;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E12_1;
	pin W25 = IOB_E13_0;
	pin W26 = IOB_E13_1;
	pin Y1 = IOB_W9_1;
	pin Y2 = IOB_W9_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W7_1;
	pin Y5 = IOB_W7_0;
	pin Y6 = IOB_W5_1;
	pin Y7 = IOB_W5_0;
	pin Y8 = IOB_S9_2;
	pin Y9 = IOB_S13_0;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S19_1;
	pin Y12 = IOB_S22_1;
	pin Y13 = IOB_S25_1;
	pin Y14 = IOB_S30_1;
	pin Y15 = IOB_S33_1;
	pin Y16 = IOB_S36_1;
	pin Y17 = IOB_S39_2;
	pin Y18 = IOB_S42_1;
	pin Y19 = IOB_S45_1;
	pin Y20 = IOB_E4_0;
	pin Y21 = IOB_E4_1;
	pin Y22 = IOB_E7_0;
	pin Y23 = IOB_E7_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E10_0;
	pin Y26 = IOB_E10_1;
	pin AA1 = IOB_W8_1;
	pin AA2 = IOB_W8_0;
	pin AA3 = IOB_W6_1;
	pin AA4 = IOB_W6_0;
	pin AA5 = NC;
	pin AA6 = IOB_S4_0;
	pin AA7 = IOB_S7_2;
	pin AA8 = IOB_S10_0;
	pin AA9 = IOB_S13_1;
	pin AA10 = IOB_S16_1;
	pin AA11 = IOB_S20_0;
	pin AA12 = IOB_S23_0;
	pin AA13 = IOB_S25_2;
	pin AA14 = IOB_S30_0;
	pin AA15 = IOB_S32_1;
	pin AA16 = IOB_S36_0;
	pin AA17 = IOB_S39_0;
	pin AA18 = IOB_S42_0;
	pin AA19 = IOB_S45_0;
	pin AA20 = IOB_S45_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E6_0;
	pin AA24 = IOB_E6_1;
	pin AA25 = IOB_E8_0;
	pin AA26 = IOB_E8_1;
	pin AB1 = IOB_W4_1;
	pin AB2 = IOB_W4_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S4_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = IOB_S10_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S20_1;
	pin AB12 = IOB_S23_1;
	pin AB13 = IOB_S26_0;
	pin AB14 = IOB_S29_2;
	pin AB15 = IOB_S32_0;
	pin AB16 = IOB_S35_1;
	pin AB17 = IOB_S38_0;
	pin AB18 = IOB_S41_1;
	pin AB19 = IOB_S44_1;
	pin AB20 = IOB_S47_1;
	pin AB21 = IOB_S49_1;
	pin AB22 = IOB_S54_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S8_1;
	pin AC8 = IOB_S11_0;
	pin AC9 = IOB_S14_1;
	pin AC10 = IOB_S17_1;
	pin AC11 = IOB_S21_2;
	pin AC12 = GND;
	pin AC13 = IOB_S26_1;
	pin AC14 = IOB_S29_1;
	pin AC15 = GND;
	pin AC16 = IOB_S35_0;
	pin AC17 = IOB_S39_1;
	pin AC18 = IOB_S41_0;
	pin AC19 = IOB_S44_0;
	pin AC20 = IOB_S47_0;
	pin AC21 = IOB_S49_0;
	pin AC22 = IOB_S54_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S2_0;
	pin AD5 = IOB_S5_0;
	pin AD6 = IOB_S6_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S11_1;
	pin AD9 = IOB_S15_0;
	pin AD10 = IOB_S17_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S23_2;
	pin AD13 = IOB_S27_0;
	pin AD14 = IOB_S29_0;
	pin AD15 = IOB_S31_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S38_1;
	pin AD18 = IOB_S40_1;
	pin AD19 = IOB_S43_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S48_1;
	pin AD22 = IOB_S50_1;
	pin AD23 = IOB_S51_2;
	pin AD24 = GND;
	pin AD25 = IOB_S54_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S2_1;
	pin AE5 = IOB_S5_1;
	pin AE6 = IOB_S7_0;
	pin AE7 = IOB_S9_0;
	pin AE8 = IOB_S12_0;
	pin AE9 = IOB_S15_1;
	pin AE10 = IOB_S18_0;
	pin AE11 = IOB_S21_0;
	pin AE12 = IOB_S24_0;
	pin AE13 = IOB_S27_1;
	pin AE14 = IOB_S28_1;
	pin AE15 = IOB_S31_1;
	pin AE16 = IOB_S34_1;
	pin AE17 = IOB_S37_1;
	pin AE18 = IOB_S40_0;
	pin AE19 = IOB_S43_1;
	pin AE20 = IOB_S46_1;
	pin AE21 = IOB_S48_0;
	pin AE22 = IOB_S50_0;
	pin AE23 = IOB_S51_1;
	pin AE24 = IOB_S53_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S5_2;
	pin AF6 = IOB_S7_1;
	pin AF7 = IOB_S9_1;
	pin AF8 = IOB_S12_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S18_1;
	pin AF11 = IOB_S21_1;
	pin AF12 = IOB_S24_1;
	pin AF13 = IOB_S27_2;
	pin AF14 = IOB_S28_0;
	pin AF15 = IOB_S31_0;
	pin AF16 = IOB_S34_0;
	pin AF17 = IOB_S37_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S43_0;
	pin AF20 = IOB_S46_0;
	pin AF21 = IOB_S47_2;
	pin AF22 = IOB_S49_2;
	pin AF23 = IOB_S51_0;
	pin AF24 = IOB_S53_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W8_0;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_W56_1;
	vref IOB_W62_0;
	vref IOB_E2_1;
	vref IOB_E8_0;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_E57_1;
	vref IOB_E62_1;
	vref IOB_S5_2;
	vref IOB_S10_1;
	vref IOB_S16_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S34_0;
	vref IOB_S38_1;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N16_2;
	vref IOB_N21_0;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N38_2;
	vref IOB_N41_1;
	vref IOB_N46_1;
	vref IOB_N50_1;
}

// xc3s2000-fg456
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N10_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N20_0;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N28_0;
	pin A10 = IOB_N32_2;
	pin A11 = IOB_N33_0;
	pin A12 = IOB_N34_2;
	pin A13 = IOB_N36_1;
	pin A14 = IOB_N38_1;
	pin A15 = IOB_N41_0;
	pin A16 = IOB_N44_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N56_1;
	pin A19 = IOB_N60_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N10_1;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N20_1;
	pin B8 = IOB_N25_1;
	pin B9 = IOB_N28_1;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N33_1;
	pin B12 = IOB_N34_1;
	pin B13 = IOB_N36_0;
	pin B14 = IOB_N38_0;
	pin B15 = IOB_N41_1;
	pin B16 = IOB_N44_0;
	pin B17 = IOB_N50_1;
	pin B18 = IOB_N56_0;
	pin B19 = IOB_N60_0;
	pin B20 = IOB_N66_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W65_1;
	pin C2 = IOB_W67_0;
	pin C3 = IOB_W80_0;
	pin C4 = IOB_W80_1;
	pin C5 = IOB_N7_0;
	pin C6 = IOB_N16_1;
	pin C7 = IOB_N20_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N30_1;
	pin C11 = IOB_N32_0;
	pin C12 = IOB_N34_0;
	pin C13 = IOB_N37_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N47_1;
	pin C17 = IOB_N50_0;
	pin C18 = IOB_N57_1;
	pin C19 = IOB_N66_1;
	pin C20 = IOB_E80_1;
	pin C21 = IOB_E80_0;
	pin C22 = IOB_E67_0;
	pin D1 = IOB_W65_0;
	pin D2 = IOB_W62_1;
	pin D3 = IOB_W62_0;
	pin D4 = IOB_W64_1;
	pin D5 = IOB_N7_1;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N17_0;
	pin D8 = IOB_N23_0;
	pin D9 = IOB_N28_2;
	pin D10 = IOB_N30_2;
	pin D11 = IOB_N32_1;
	pin D12 = IOB_N35_1;
	pin D13 = IOB_N37_0;
	pin D14 = IOB_N39_1;
	pin D15 = IOB_N42_1;
	pin D16 = IOB_N47_0;
	pin D17 = IOB_N51_1;
	pin D18 = IOB_N57_0;
	pin D19 = IOB_E65_0;
	pin D20 = IOB_E65_1;
	pin D21 = IOB_E64_1;
	pin D22 = IOB_E64_0;
	pin E1 = IOB_W60_0;
	pin E2 = IOB_W60_1;
	pin E3 = IOB_W61_1;
	pin E4 = IOB_W64_0;
	pin E5 = IOB_N6_0;
	pin E6 = IOB_N11_1;
	pin E7 = IOB_N17_1;
	pin E8 = IOB_N23_1;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N31_0;
	pin E12 = IOB_N35_0;
	pin E13 = IOB_N38_2;
	pin E14 = IOB_N39_0;
	pin E15 = IOB_N42_0;
	pin E16 = IOB_N50_2;
	pin E17 = IOB_N51_0;
	pin E18 = IOB_E62_1;
	pin E19 = IOB_E61_1;
	pin E20 = IOB_E61_0;
	pin E21 = IOB_E60_1;
	pin E22 = IOB_E60_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W58_0;
	pin F3 = IOB_W58_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W59_1;
	pin F6 = IOB_N10_2;
	pin F7 = IOB_N12_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N26_1;
	pin F10 = IOB_N29_1;
	pin F11 = IOB_N31_1;
	pin F12 = IOB_N36_2;
	pin F13 = IOB_N40_2;
	pin F14 = IOB_N44_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N56_2;
	pin F17 = IOB_N60_2;
	pin F18 = IOB_E62_0;
	pin F19 = IOB_E58_1;
	pin F20 = IOB_E57_1;
	pin F21 = IOB_E57_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W54_0;
	pin G2 = IOB_W54_1;
	pin G3 = IOB_W55_0;
	pin G4 = IOB_W55_1;
	pin G5 = IOB_W57_1;
	pin G6 = IOB_W59_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E59_1;
	pin G18 = IOB_E59_0;
	pin G19 = IOB_E58_0;
	pin G20 = IOB_E55_1;
	pin G21 = IOB_E54_1;
	pin G22 = IOB_E54_0;
	pin H1 = IOB_W53_0;
	pin H2 = IOB_W53_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W52_1;
	pin H5 = IOB_W57_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E55_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E52_1;
	pin H22 = IOB_E52_0;
	pin J1 = IOB_W49_0;
	pin J2 = IOB_W49_1;
	pin J3 = GND;
	pin J4 = IOB_W52_0;
	pin J5 = IOB_W50_0;
	pin J6 = IOB_W50_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E53_0;
	pin J18 = IOB_E50_1;
	pin J19 = IOB_E50_0;
	pin J20 = GND;
	pin J21 = IOB_E49_1;
	pin J22 = IOB_E49_0;
	pin K1 = IOB_W46_0;
	pin K2 = IOB_W46_1;
	pin K3 = IOB_W47_0;
	pin K4 = IOB_W47_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W48_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E48_1;
	pin K18 = IOB_E48_0;
	pin K19 = IOB_E47_1;
	pin K20 = IOB_E47_0;
	pin K21 = IOB_E46_1;
	pin K22 = IOB_E46_0;
	pin L1 = IOB_W41_0;
	pin L2 = IOB_W41_1;
	pin L3 = IOB_W42_0;
	pin L4 = IOB_W42_1;
	pin L5 = IOB_W43_0;
	pin L6 = IOB_W43_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E43_1;
	pin L18 = IOB_E43_0;
	pin L19 = IOB_E42_1;
	pin L20 = IOB_E42_0;
	pin L21 = IOB_E41_1;
	pin L22 = IOB_E41_0;
	pin M1 = IOB_W40_1;
	pin M2 = IOB_W40_0;
	pin M3 = IOB_W39_1;
	pin M4 = IOB_W39_0;
	pin M5 = IOB_W38_1;
	pin M6 = IOB_W38_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E38_0;
	pin M18 = IOB_E38_1;
	pin M19 = IOB_E39_0;
	pin M20 = IOB_E39_1;
	pin M21 = IOB_E40_0;
	pin M22 = IOB_E40_1;
	pin N1 = IOB_W35_1;
	pin N2 = IOB_W35_0;
	pin N3 = IOB_W34_1;
	pin N4 = IOB_W34_0;
	pin N5 = IOB_W33_1;
	pin N6 = IOB_W33_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E33_0;
	pin N18 = IOB_E33_1;
	pin N19 = IOB_E34_0;
	pin N20 = IOB_E34_1;
	pin N21 = IOB_E35_0;
	pin N22 = IOB_E35_1;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = GND;
	pin P4 = IOB_W31_1;
	pin P5 = IOB_W31_0;
	pin P6 = IOB_W28_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E31_0;
	pin P18 = IOB_E31_1;
	pin P19 = IOB_E29_1;
	pin P20 = GND;
	pin P21 = IOB_E32_0;
	pin P22 = IOB_E32_1;
	pin R1 = IOB_W29_1;
	pin R2 = IOB_W29_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W26_1;
	pin R5 = IOB_W28_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E24_1;
	pin R19 = IOB_E29_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E28_0;
	pin R22 = IOB_E28_1;
	pin T1 = IOB_W27_1;
	pin T2 = IOB_W27_0;
	pin T3 = IOB_W26_0;
	pin T4 = IOB_W23_1;
	pin T5 = IOB_W22_1;
	pin T6 = IOB_W22_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E22_1;
	pin T18 = IOB_E24_0;
	pin T19 = IOB_E26_0;
	pin T20 = IOB_E26_1;
	pin T21 = IOB_E27_0;
	pin T22 = IOB_E27_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W24_1;
	pin U3 = IOB_W24_0;
	pin U4 = IOB_W23_0;
	pin U5 = IOB_W19_1;
	pin U6 = IOB_S7_2;
	pin U7 = IOB_S11_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S23_2;
	pin U10 = IOB_S27_2;
	pin U11 = IOB_S31_2;
	pin U12 = IOB_S36_1;
	pin U13 = IOB_S38_1;
	pin U14 = IOB_S41_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S55_2;
	pin U17 = IOB_S57_2;
	pin U18 = IOB_E22_0;
	pin U19 = IOB_E20_1;
	pin U20 = IOB_E23_0;
	pin U21 = IOB_E23_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W21_1;
	pin V2 = IOB_W21_0;
	pin V3 = IOB_W20_1;
	pin V4 = IOB_W20_0;
	pin V5 = IOB_W19_0;
	pin V6 = IOB_S16_0;
	pin V7 = IOB_S17_2;
	pin V8 = IOB_S25_0;
	pin V9 = IOB_S28_0;
	pin V10 = IOB_S29_2;
	pin V11 = IOB_S32_0;
	pin V12 = IOB_S36_0;
	pin V13 = IOB_S38_0;
	pin V14 = IOB_S41_0;
	pin V15 = IOB_S44_1;
	pin V16 = IOB_S50_1;
	pin V17 = IOB_S56_1;
	pin V18 = IOB_S66_2;
	pin V19 = IOB_E17_1;
	pin V20 = IOB_E20_0;
	pin V21 = IOB_E21_0;
	pin V22 = IOB_E21_1;
	pin W1 = IOB_W17_1;
	pin W2 = IOB_W17_0;
	pin W3 = IOB_W16_1;
	pin W4 = IOB_W16_0;
	pin W5 = IOB_S10_0;
	pin W6 = IOB_S16_1;
	pin W7 = IOB_S20_0;
	pin W8 = IOB_S25_1;
	pin W9 = IOB_S28_1;
	pin W10 = IOB_S30_0;
	pin W11 = IOB_S32_1;
	pin W12 = IOB_S35_1;
	pin W13 = IOB_S37_2;
	pin W14 = IOB_S39_2;
	pin W15 = IOB_S44_0;
	pin W16 = IOB_S50_0;
	pin W17 = IOB_S56_0;
	pin W18 = IOB_S60_1;
	pin W19 = IOB_E17_0;
	pin W20 = IOB_E19_0;
	pin W21 = IOB_E19_1;
	pin W22 = IOB_E16_1;
	pin Y1 = IOB_W14_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S10_1;
	pin Y6 = IOB_S17_0;
	pin Y7 = IOB_S20_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S30_1;
	pin Y11 = IOB_S33_0;
	pin Y12 = IOB_S35_0;
	pin Y13 = IOB_S37_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S47_2;
	pin Y17 = IOB_S51_1;
	pin Y18 = IOB_S60_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E14_1;
	pin Y22 = IOB_E16_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S7_0;
	pin AA5 = IOB_S11_0;
	pin AA6 = IOB_S17_1;
	pin AA7 = IOB_S23_0;
	pin AA8 = IOB_S26_0;
	pin AA9 = IOB_S29_0;
	pin AA10 = IOB_S31_0;
	pin AA11 = IOB_S33_1;
	pin AA12 = IOB_S34_1;
	pin AA13 = IOB_S37_0;
	pin AA14 = IOB_S39_1;
	pin AA15 = IOB_S42_1;
	pin AA16 = IOB_S47_1;
	pin AA17 = IOB_S51_0;
	pin AA18 = IOB_S57_1;
	pin AA19 = IOB_S61_1;
	pin AA20 = IOB_S66_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S7_1;
	pin AB5 = IOB_S11_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S23_1;
	pin AB8 = IOB_S26_1;
	pin AB9 = IOB_S29_1;
	pin AB10 = IOB_S31_1;
	pin AB11 = IOB_S33_2;
	pin AB12 = IOB_S34_0;
	pin AB13 = IOB_S35_2;
	pin AB14 = IOB_S39_0;
	pin AB15 = IOB_S42_0;
	pin AB16 = IOB_S47_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S57_0;
	pin AB19 = IOB_S61_0;
	pin AB20 = IOB_S66_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E64_0;
	vref IOB_S7_2;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S44_1;
	vref IOB_S47_2;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N20_2;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N44_2;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s2000-fg676
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N8_2;
	pin A6 = IOB_N10_2;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N16_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N24_0;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N30_0;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N34_2;
	pin A15 = IOB_N37_1;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N43_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N51_1;
	pin A20 = IOB_N56_1;
	pin A21 = IOB_N58_1;
	pin A22 = IOB_N60_2;
	pin A23 = IOB_N62_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N19_0;
	pin B10 = IOB_N24_1;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N30_1;
	pin B13 = IOB_N33_1;
	pin B14 = IOB_N34_1;
	pin B15 = IOB_N37_0;
	pin B16 = IOB_N40_0;
	pin B17 = IOB_N43_0;
	pin B18 = IOB_N48_1;
	pin B19 = IOB_N51_0;
	pin B20 = IOB_N56_0;
	pin B21 = IOB_N58_0;
	pin B22 = IOB_N60_1;
	pin B23 = IOB_N62_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N6_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N16_2;
	pin C9 = IOB_N19_1;
	pin C10 = IOB_N23_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N30_2;
	pin C13 = IOB_N32_0;
	pin C14 = IOB_N34_0;
	pin C15 = IOB_N38_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N44_2;
	pin C18 = IOB_N48_0;
	pin C19 = IOB_N54_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N59_1;
	pin C22 = IOB_N60_0;
	pin C23 = IOB_N62_0;
	pin C24 = GND;
	pin C25 = IOB_E80_1;
	pin C26 = IOB_E80_0;
	pin D1 = IOB_W78_0;
	pin D2 = IOB_W78_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N8_0;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N13_0;
	pin D9 = IOB_N18_0;
	pin D10 = IOB_N23_1;
	pin D11 = IOB_N26_0;
	pin D12 = GND;
	pin D13 = IOB_N32_1;
	pin D14 = IOB_N35_1;
	pin D15 = GND;
	pin D16 = IOB_N40_2;
	pin D17 = IOB_N44_1;
	pin D18 = IOB_N49_1;
	pin D19 = IOB_N54_0;
	pin D20 = IOB_N57_1;
	pin D21 = IOB_N59_0;
	pin D22 = IOB_N66_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E78_1;
	pin D26 = IOB_E78_0;
	pin E1 = IOB_W75_0;
	pin E2 = IOB_W75_1;
	pin E3 = IOB_W79_0;
	pin E4 = IOB_W79_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N8_1;
	pin E7 = IOB_N10_1;
	pin E8 = IOB_N13_1;
	pin E9 = IOB_N18_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N26_1;
	pin E12 = IOB_N29_0;
	pin E13 = IOB_N32_2;
	pin E14 = IOB_N35_0;
	pin E15 = IOB_N38_1;
	pin E16 = IOB_N41_1;
	pin E17 = IOB_N44_0;
	pin E18 = IOB_N50_2;
	pin E19 = IOB_N55_1;
	pin E20 = IOB_N57_0;
	pin E21 = IOB_N61_1;
	pin E22 = IOB_N66_0;
	pin E23 = IOB_E79_1;
	pin E24 = IOB_E79_0;
	pin E25 = IOB_E76_1;
	pin E26 = IOB_E76_0;
	pin F1 = IOB_W72_0;
	pin F2 = IOB_W72_1;
	pin F3 = IOB_W74_0;
	pin F4 = IOB_W74_1;
	pin F5 = IOB_W80_0;
	pin F6 = IOB_W80_1;
	pin F7 = IOB_N12_2;
	pin F8 = IOB_N12_0;
	pin F9 = IOB_N17_0;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N25_0;
	pin F12 = IOB_N29_1;
	pin F13 = IOB_N31_0;
	pin F14 = IOB_N36_2;
	pin F15 = IOB_N38_0;
	pin F16 = IOB_N41_0;
	pin F17 = IOB_N47_1;
	pin F18 = IOB_N50_1;
	pin F19 = IOB_N55_0;
	pin F20 = IOB_N58_2;
	pin F21 = IOB_N61_0;
	pin F22 = IOB_E77_1;
	pin F23 = IOB_E74_1;
	pin F24 = IOB_E74_0;
	pin F25 = IOB_E72_1;
	pin F26 = IOB_E72_0;
	pin G1 = IOB_W67_0;
	pin G2 = IOB_W67_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W73_0;
	pin G5 = IOB_W73_1;
	pin G6 = IOB_W76_0;
	pin G7 = IOB_W76_1;
	pin G8 = IOB_N12_1;
	pin G9 = IOB_N17_1;
	pin G10 = IOB_N20_2;
	pin G11 = IOB_N25_1;
	pin G12 = IOB_N28_1;
	pin G13 = IOB_N31_1;
	pin G14 = IOB_N36_1;
	pin G15 = IOB_N39_1;
	pin G16 = IOB_N42_1;
	pin G17 = IOB_N47_0;
	pin G18 = IOB_N50_0;
	pin G19 = IOB_N56_2;
	pin G20 = IOB_E75_1;
	pin G21 = IOB_E75_0;
	pin G22 = IOB_E73_1;
	pin G23 = IOB_E73_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E71_1;
	pin G26 = IOB_E71_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W64_0;
	pin H4 = IOB_W64_1;
	pin H5 = IOB_W65_1;
	pin H6 = IOB_W71_0;
	pin H7 = IOB_W71_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N24_2;
	pin H12 = IOB_N28_2;
	pin H13 = IOB_N28_0;
	pin H14 = IOB_N36_0;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N42_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E67_1;
	pin H21 = IOB_E67_0;
	pin H22 = IOB_E65_1;
	pin H23 = IOB_E64_1;
	pin H24 = IOB_E64_0;
	pin H25 = IOB_E62_1;
	pin H26 = IOB_E62_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W59_0;
	pin J3 = IOB_W59_1;
	pin J4 = IOB_W60_0;
	pin J5 = IOB_W60_1;
	pin J6 = IOB_W65_0;
	pin J7 = IOB_W61_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E61_1;
	pin J21 = IOB_E65_0;
	pin J22 = IOB_E60_1;
	pin J23 = IOB_E60_0;
	pin J24 = IOB_E59_1;
	pin J25 = IOB_E59_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W57_0;
	pin K4 = IOB_W57_1;
	pin K5 = IOB_W58_0;
	pin K6 = IOB_W58_1;
	pin K7 = IOB_W61_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E61_0;
	pin K21 = IOB_E58_1;
	pin K22 = IOB_E58_0;
	pin K23 = IOB_E57_1;
	pin K24 = IOB_E57_0;
	pin K25 = IOB_E55_1;
	pin K26 = IOB_E55_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W48_1;
	pin L5 = IOB_W53_0;
	pin L6 = IOB_W53_1;
	pin L7 = IOB_W54_0;
	pin L8 = IOB_W54_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E54_1;
	pin L20 = IOB_E54_0;
	pin L21 = IOB_E53_1;
	pin L22 = IOB_E53_0;
	pin L23 = IOB_E48_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E52_1;
	pin L26 = IOB_E52_0;
	pin M1 = IOB_W47_0;
	pin M2 = IOB_W47_1;
	pin M3 = IOB_W48_0;
	pin M4 = GND;
	pin M5 = IOB_W49_1;
	pin M6 = IOB_W49_0;
	pin M7 = IOB_W50_0;
	pin M8 = IOB_W50_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E50_1;
	pin M20 = IOB_E50_0;
	pin M21 = IOB_E49_1;
	pin M22 = IOB_E49_0;
	pin M23 = GND;
	pin M24 = IOB_E48_0;
	pin M25 = IOB_E47_1;
	pin M26 = IOB_E47_0;
	pin N1 = IOB_W41_0;
	pin N2 = IOB_W41_1;
	pin N3 = IOB_W42_0;
	pin N4 = IOB_W42_1;
	pin N5 = IOB_W43_0;
	pin N6 = IOB_W43_1;
	pin N7 = IOB_W46_0;
	pin N8 = IOB_W46_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E46_1;
	pin N20 = IOB_E46_0;
	pin N21 = IOB_E43_1;
	pin N22 = IOB_E43_0;
	pin N23 = IOB_E42_1;
	pin N24 = IOB_E42_0;
	pin N25 = IOB_E41_1;
	pin N26 = IOB_E41_0;
	pin P1 = IOB_W40_1;
	pin P2 = IOB_W40_0;
	pin P3 = IOB_W39_1;
	pin P4 = IOB_W39_0;
	pin P5 = IOB_W38_1;
	pin P6 = IOB_W38_0;
	pin P7 = IOB_W35_1;
	pin P8 = IOB_W35_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E35_0;
	pin P20 = IOB_E35_1;
	pin P21 = IOB_E38_0;
	pin P22 = IOB_E38_1;
	pin P23 = IOB_E39_0;
	pin P24 = IOB_E39_1;
	pin P25 = IOB_E40_0;
	pin P26 = IOB_E40_1;
	pin R1 = IOB_W34_1;
	pin R2 = IOB_W34_0;
	pin R3 = IOB_W33_1;
	pin R4 = GND;
	pin R5 = IOB_W32_1;
	pin R6 = IOB_W32_0;
	pin R7 = IOB_W31_1;
	pin R8 = IOB_W31_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E31_0;
	pin R20 = IOB_E31_1;
	pin R21 = IOB_E32_0;
	pin R22 = IOB_E32_1;
	pin R23 = GND;
	pin R24 = IOB_E33_1;
	pin R25 = IOB_E34_0;
	pin R26 = IOB_E34_1;
	pin T1 = IOB_W29_1;
	pin T2 = IOB_W29_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W33_0;
	pin T5 = IOB_W28_1;
	pin T6 = IOB_W28_0;
	pin T7 = IOB_W27_1;
	pin T8 = IOB_W27_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E27_0;
	pin T20 = IOB_E27_1;
	pin T21 = IOB_E28_0;
	pin T22 = IOB_E28_1;
	pin T23 = IOB_E33_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E29_0;
	pin T26 = IOB_E29_1;
	pin U1 = IOB_W26_1;
	pin U2 = IOB_W26_0;
	pin U3 = IOB_W24_1;
	pin U4 = IOB_W24_0;
	pin U5 = IOB_W23_1;
	pin U6 = IOB_W23_0;
	pin U7 = IOB_W20_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E20_1;
	pin U21 = IOB_E23_0;
	pin U22 = IOB_E23_1;
	pin U23 = IOB_E24_0;
	pin U24 = IOB_E24_1;
	pin U25 = IOB_E26_0;
	pin U26 = IOB_E26_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W22_1;
	pin V3 = IOB_W22_0;
	pin V4 = IOB_W21_1;
	pin V5 = IOB_W21_0;
	pin V6 = IOB_W16_0;
	pin V7 = IOB_W20_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E20_0;
	pin V21 = IOB_E16_1;
	pin V22 = IOB_E21_0;
	pin V23 = IOB_E21_1;
	pin V24 = IOB_E22_0;
	pin V25 = IOB_E22_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W19_1;
	pin W2 = IOB_W19_0;
	pin W3 = IOB_W17_1;
	pin W4 = IOB_W17_0;
	pin W5 = IOB_W16_1;
	pin W6 = IOB_W14_1;
	pin W7 = IOB_W14_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S25_0;
	pin W12 = IOB_S28_0;
	pin W13 = IOB_S31_0;
	pin W14 = IOB_S39_0;
	pin W15 = IOB_S39_2;
	pin W16 = IOB_S43_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E10_0;
	pin W21 = IOB_E10_1;
	pin W22 = IOB_E16_0;
	pin W23 = IOB_E17_0;
	pin W24 = IOB_E17_1;
	pin W25 = IOB_E19_0;
	pin W26 = IOB_E19_1;
	pin Y1 = IOB_W10_1;
	pin Y2 = IOB_W10_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W8_1;
	pin Y5 = IOB_W8_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S17_0;
	pin Y10 = IOB_S20_0;
	pin Y11 = IOB_S25_1;
	pin Y12 = IOB_S28_1;
	pin Y13 = IOB_S31_1;
	pin Y14 = IOB_S36_1;
	pin Y15 = IOB_S39_1;
	pin Y16 = IOB_S42_1;
	pin Y17 = IOB_S47_2;
	pin Y18 = IOB_S50_1;
	pin Y19 = IOB_S55_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E8_0;
	pin Y23 = IOB_E8_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E14_0;
	pin Y26 = IOB_E14_1;
	pin AA1 = IOB_W9_1;
	pin AA2 = IOB_W9_0;
	pin AA3 = IOB_W7_1;
	pin AA4 = IOB_W7_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S9_2;
	pin AA8 = IOB_S12_0;
	pin AA9 = IOB_S17_1;
	pin AA10 = IOB_S20_1;
	pin AA11 = IOB_S26_0;
	pin AA12 = IOB_S29_0;
	pin AA13 = IOB_S31_2;
	pin AA14 = IOB_S36_0;
	pin AA15 = IOB_S38_1;
	pin AA16 = IOB_S42_0;
	pin AA17 = IOB_S47_0;
	pin AA18 = IOB_S50_0;
	pin AA19 = IOB_S55_0;
	pin AA20 = IOB_S55_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E7_0;
	pin AA24 = IOB_E7_1;
	pin AA25 = IOB_E9_0;
	pin AA26 = IOB_E9_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S10_0;
	pin AB8 = IOB_S12_1;
	pin AB9 = IOB_S17_2;
	pin AB10 = IOB_S23_0;
	pin AB11 = IOB_S26_1;
	pin AB12 = IOB_S29_1;
	pin AB13 = IOB_S32_0;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_0;
	pin AB16 = IOB_S41_1;
	pin AB17 = IOB_S44_0;
	pin AB18 = IOB_S49_1;
	pin AB19 = IOB_S54_1;
	pin AB20 = IOB_S57_1;
	pin AB21 = IOB_S59_1;
	pin AB22 = IOB_S66_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S8_0;
	pin AC7 = IOB_S10_1;
	pin AC8 = IOB_S13_0;
	pin AC9 = IOB_S18_1;
	pin AC10 = IOB_S23_1;
	pin AC11 = IOB_S27_2;
	pin AC12 = GND;
	pin AC13 = IOB_S32_1;
	pin AC14 = IOB_S35_1;
	pin AC15 = GND;
	pin AC16 = IOB_S41_0;
	pin AC17 = IOB_S47_1;
	pin AC18 = IOB_S49_0;
	pin AC19 = IOB_S54_0;
	pin AC20 = IOB_S57_0;
	pin AC21 = IOB_S59_0;
	pin AC22 = IOB_S66_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S8_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S13_1;
	pin AD9 = IOB_S19_0;
	pin AD10 = IOB_S23_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S29_2;
	pin AD13 = IOB_S33_0;
	pin AD14 = IOB_S35_0;
	pin AD15 = IOB_S37_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S44_1;
	pin AD18 = IOB_S48_1;
	pin AD19 = IOB_S51_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S58_1;
	pin AD22 = IOB_S60_1;
	pin AD23 = IOB_S61_2;
	pin AD24 = GND;
	pin AD25 = IOB_S66_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S9_0;
	pin AE7 = IOB_S11_0;
	pin AE8 = IOB_S16_0;
	pin AE9 = IOB_S19_1;
	pin AE10 = IOB_S24_0;
	pin AE11 = IOB_S27_0;
	pin AE12 = IOB_S30_0;
	pin AE13 = IOB_S33_1;
	pin AE14 = IOB_S34_1;
	pin AE15 = IOB_S37_1;
	pin AE16 = IOB_S40_1;
	pin AE17 = IOB_S43_1;
	pin AE18 = IOB_S48_0;
	pin AE19 = IOB_S51_1;
	pin AE20 = IOB_S56_1;
	pin AE21 = IOB_S58_0;
	pin AE22 = IOB_S60_0;
	pin AE23 = IOB_S61_1;
	pin AE24 = IOB_S62_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S9_1;
	pin AF7 = IOB_S11_1;
	pin AF8 = IOB_S16_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S24_1;
	pin AF11 = IOB_S27_1;
	pin AF12 = IOB_S30_1;
	pin AF13 = IOB_S33_2;
	pin AF14 = IOB_S34_0;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S40_0;
	pin AF17 = IOB_S43_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S51_0;
	pin AF20 = IOB_S56_0;
	pin AF21 = IOB_S57_2;
	pin AF22 = IOB_S59_2;
	pin AF23 = IOB_S61_0;
	pin AF24 = IOB_S62_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W9_0;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_W71_1;
	vref IOB_W78_0;
	vref IOB_E2_1;
	vref IOB_E9_0;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E64_0;
	vref IOB_E72_1;
	vref IOB_E78_1;
	vref IOB_S7_2;
	vref IOB_S12_1;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S40_0;
	vref IOB_S44_1;
	vref IOB_S47_2;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N20_2;
	vref IOB_N27_0;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N44_2;
	vref IOB_N49_1;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s2000-fg900
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = NC;
	pin A8 = IOB_N10_0;
	pin A9 = NC;
	pin A10 = GND;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N23_0;
	pin A13 = IOB_N26_0;
	pin A14 = GND;
	pin A15 = IOB_N33_0;
	pin A16 = IOB_N34_2;
	pin A17 = GND;
	pin A18 = NC;
	pin A19 = IOB_N40_1;
	pin A20 = IOB_N45_1;
	pin A21 = GND;
	pin A22 = IOB_N51_1;
	pin A23 = IOB_N55_1;
	pin A24 = IOB_N59_1;
	pin A25 = GND;
	pin A26 = IOB_N63_1;
	pin A27 = IOB_N66_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = NC;
	pin B8 = IOB_N10_1;
	pin B9 = NC;
	pin B10 = IOB_N13_0;
	pin B11 = IOB_N18_1;
	pin B12 = IOB_N23_1;
	pin B13 = IOB_N26_1;
	pin B14 = IOB_N29_0;
	pin B15 = IOB_N33_1;
	pin B16 = IOB_N34_1;
	pin B17 = IOB_N38_1;
	pin B18 = NC;
	pin B19 = IOB_N40_0;
	pin B20 = IOB_N45_0;
	pin B21 = IOB_N49_1;
	pin B22 = IOB_N51_0;
	pin B23 = IOB_N55_0;
	pin B24 = IOB_N59_0;
	pin B25 = IOB_N62_1;
	pin B26 = IOB_N63_0;
	pin B27 = IOB_N66_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W80_0;
	pin C2 = IOB_W80_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N9_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N13_1;
	pin C11 = IOB_N17_0;
	pin C12 = IOB_N22_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N29_1;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N34_0;
	pin C17 = IOB_N38_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N41_1;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N49_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N56_1;
	pin C24 = IOB_N60_1;
	pin C25 = IOB_N62_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N65_0;
	pin C28 = TDO;
	pin C29 = IOB_E80_1;
	pin C30 = IOB_E80_0;
	pin D1 = IOB_W78_0;
	pin D2 = IOB_W78_1;
	pin D3 = IOB_W79_0;
	pin D4 = IOB_W79_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N9_1;
	pin D9 = NC;
	pin D10 = VCCAUX;
	pin D11 = IOB_N17_1;
	pin D12 = IOB_N22_1;
	pin D13 = IOB_N26_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N32_1;
	pin D16 = IOB_N35_1;
	pin D17 = VCCAUX;
	pin D18 = NC;
	pin D19 = IOB_N41_0;
	pin D20 = IOB_N46_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N52_1;
	pin D23 = IOB_N56_0;
	pin D24 = IOB_N60_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N65_1;
	pin D27 = IOB_E79_1;
	pin D28 = IOB_E79_0;
	pin D29 = IOB_E78_1;
	pin D30 = IOB_E78_0;
	pin E1 = IOB_W77_0;
	pin E2 = IOB_W77_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W76_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N8_0;
	pin E9 = NC;
	pin E10 = GND;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N21_0;
	pin E13 = IOB_N25_0;
	pin E14 = GND;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N35_0;
	pin E17 = GND;
	pin E18 = NC;
	pin E19 = IOB_N42_1;
	pin E20 = IOB_N47_1;
	pin E21 = GND;
	pin E22 = IOB_N52_0;
	pin E23 = IOB_N53_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N62_2;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = VCCO2;
	pin E29 = IOB_E77_1;
	pin E30 = IOB_E77_0;
	pin F1 = GND;
	pin F2 = IOB_W75_0;
	pin F3 = IOB_W75_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W76_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N8_1;
	pin F9 = IOB_N12_2;
	pin F10 = IOB_N12_0;
	pin F11 = IOB_N16_1;
	pin F12 = IOB_N21_1;
	pin F13 = IOB_N25_1;
	pin F14 = IOB_N28_0;
	pin F15 = IOB_N31_0;
	pin F16 = IOB_N36_2;
	pin F17 = IOB_N39_1;
	pin F18 = IOB_N40_2;
	pin F19 = IOB_N42_0;
	pin F20 = IOB_N47_0;
	pin F21 = IOB_N50_1;
	pin F22 = IOB_N53_1;
	pin F23 = IOB_N57_1;
	pin F24 = IOB_N61_1;
	pin F25 = IOB_N61_0;
	pin F26 = NC;
	pin F27 = VCCAUX;
	pin F28 = IOB_E76_1;
	pin F29 = IOB_E76_0;
	pin F30 = GND;
	pin G1 = IOB_W73_0;
	pin G2 = IOB_W73_1;
	pin G3 = IOB_W74_0;
	pin G4 = IOB_W74_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W72_1;
	pin G7 = NC;
	pin G8 = IOB_N8_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N12_1;
	pin G11 = IOB_N15_0;
	pin G12 = IOB_N20_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N28_1;
	pin G15 = IOB_N31_1;
	pin G16 = IOB_N36_1;
	pin G17 = IOB_N39_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N43_1;
	pin G20 = IOB_N48_1;
	pin G21 = IOB_N50_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N57_0;
	pin G24 = IOB_N58_0;
	pin G25 = IOB_E73_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E75_1;
	pin G28 = IOB_E75_0;
	pin G29 = IOB_E74_1;
	pin G30 = IOB_E74_0;
	pin H1 = IOB_W68_0;
	pin H2 = IOB_W68_1;
	pin H3 = IOB_W70_0;
	pin H4 = IOB_W70_1;
	pin H5 = IOB_W71_0;
	pin H6 = IOB_W71_1;
	pin H7 = IOB_W72_0;
	pin H8 = NC;
	pin H9 = IOB_N11_0;
	pin H10 = GND;
	pin H11 = IOB_N15_1;
	pin H12 = IOB_N20_1;
	pin H13 = IOB_N24_0;
	pin H14 = GND;
	pin H15 = IOB_N30_0;
	pin H16 = IOB_N36_0;
	pin H17 = GND;
	pin H18 = NC;
	pin H19 = IOB_N43_0;
	pin H20 = IOB_N48_0;
	pin H21 = GND;
	pin H22 = IOB_N54_1;
	pin H23 = IOB_N58_1;
	pin H24 = IOB_E73_0;
	pin H25 = IOB_E72_1;
	pin H26 = IOB_E72_0;
	pin H27 = IOB_E71_1;
	pin H28 = IOB_E71_0;
	pin H29 = IOB_E69_1;
	pin H30 = IOB_E69_0;
	pin J1 = IOB_W66_0;
	pin J2 = IOB_W66_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W67_0;
	pin J5 = IOB_W67_1;
	pin J6 = IOB_W69_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W65_1;
	pin J9 = IOB_N11_1;
	pin J10 = IOB_N14_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N19_0;
	pin J13 = IOB_N24_1;
	pin J14 = IOB_N27_0;
	pin J15 = IOB_N30_1;
	pin J16 = IOB_N37_1;
	pin J17 = IOB_N38_2;
	pin J18 = NC;
	pin J19 = IOB_N44_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N52_2;
	pin J22 = IOB_N54_0;
	pin J23 = IOB_E66_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E70_0;
	pin J26 = IOB_E68_1;
	pin J27 = IOB_E68_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E67_1;
	pin J30 = IOB_E67_0;
	pin K1 = GND;
	pin K2 = IOB_W62_0;
	pin K3 = IOB_W62_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W64_0;
	pin K7 = IOB_W64_1;
	pin K8 = GND;
	pin K9 = IOB_W65_0;
	pin K10 = IOB_W61_1;
	pin K11 = IOB_N14_0;
	pin K12 = IOB_N19_1;
	pin K13 = IOB_N24_2;
	pin K14 = IOB_N27_1;
	pin K15 = IOB_N28_2;
	pin K16 = IOB_N37_0;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = IOB_N44_0;
	pin K20 = IOB_N50_2;
	pin K21 = NC;
	pin K22 = IOB_E66_0;
	pin K23 = GND;
	pin K24 = IOB_E65_1;
	pin K25 = IOB_E65_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = GND;
	pin L1 = IOB_W57_0;
	pin L2 = IOB_W57_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W59_0;
	pin L6 = IOB_W59_1;
	pin L7 = IOB_W60_0;
	pin L8 = IOB_W60_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W61_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = NC;
	pin L22 = VCCO2;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = IOB_E62_1;
	pin L26 = IOB_E62_0;
	pin L27 = IOB_E61_1;
	pin L28 = IOB_E61_0;
	pin L29 = IOB_E60_1;
	pin L30 = IOB_E60_0;
	pin M1 = IOB_W54_0;
	pin M2 = IOB_W54_1;
	pin M3 = IOB_W55_0;
	pin M4 = IOB_W55_1;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = NC;
	pin M10 = IOB_W53_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E55_1;
	pin M22 = IOB_E59_1;
	pin M23 = IOB_E59_0;
	pin M24 = IOB_E58_1;
	pin M25 = IOB_E58_0;
	pin M26 = IOB_E53_1;
	pin M27 = IOB_E57_1;
	pin M28 = IOB_E57_0;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = IOB_W50_0;
	pin N2 = IOB_W50_1;
	pin N3 = VCCO7;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO7;
	pin N8 = IOB_W52_0;
	pin N9 = IOB_W52_1;
	pin N10 = IOB_W53_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E55_0;
	pin N22 = IOB_E54_1;
	pin N23 = IOB_E54_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E53_0;
	pin N26 = IOB_E52_1;
	pin N27 = IOB_E52_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E50_1;
	pin N30 = IOB_E50_0;
	pin P1 = GND;
	pin P2 = IOB_W47_0;
	pin P3 = IOB_W47_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W48_0;
	pin P7 = IOB_W48_1;
	pin P8 = GND;
	pin P9 = IOB_W49_0;
	pin P10 = IOB_W49_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin P23 = GND;
	pin P24 = IOB_E48_1;
	pin P25 = IOB_E48_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E47_1;
	pin P29 = IOB_E47_0;
	pin P30 = GND;
	pin R1 = IOB_W41_0;
	pin R2 = IOB_W41_1;
	pin R3 = IOB_W42_0;
	pin R4 = IOB_W42_1;
	pin R5 = IOB_W43_0;
	pin R6 = IOB_W43_1;
	pin R7 = IOB_W44_0;
	pin R8 = IOB_W44_1;
	pin R9 = IOB_W46_0;
	pin R10 = IOB_W46_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E46_1;
	pin R22 = IOB_E46_0;
	pin R23 = IOB_E44_1;
	pin R24 = IOB_E44_0;
	pin R25 = IOB_E43_1;
	pin R26 = IOB_E43_0;
	pin R27 = IOB_E42_1;
	pin R28 = IOB_E42_0;
	pin R29 = IOB_E41_1;
	pin R30 = IOB_E41_0;
	pin T1 = IOB_W40_1;
	pin T2 = IOB_W40_0;
	pin T3 = IOB_W39_1;
	pin T4 = IOB_W39_0;
	pin T5 = IOB_W38_1;
	pin T6 = IOB_W38_0;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = IOB_W37_1;
	pin T10 = IOB_W37_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E35_0;
	pin T22 = IOB_E35_1;
	pin T23 = IOB_E37_0;
	pin T24 = IOB_E37_1;
	pin T25 = IOB_E38_0;
	pin T26 = IOB_E38_1;
	pin T27 = IOB_E39_0;
	pin T28 = IOB_E39_1;
	pin T29 = IOB_E40_0;
	pin T30 = IOB_E40_1;
	pin U1 = GND;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W35_1;
	pin U7 = IOB_W35_0;
	pin U8 = GND;
	pin U9 = IOB_W34_1;
	pin U10 = IOB_W34_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E32_0;
	pin U22 = IOB_E32_1;
	pin U23 = GND;
	pin U24 = IOB_E33_0;
	pin U25 = IOB_E33_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E34_0;
	pin U29 = IOB_E34_1;
	pin U30 = GND;
	pin V1 = IOB_W33_1;
	pin V2 = IOB_W33_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W32_1;
	pin V5 = IOB_W32_0;
	pin V6 = IOB_W31_1;
	pin V7 = VCCO6;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_W29_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E27_1;
	pin V22 = IOB_E28_0;
	pin V23 = IOB_E28_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E29_1;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO3;
	pin V29 = IOB_E31_0;
	pin V30 = IOB_E31_1;
	pin W1 = IOB_W28_1;
	pin W2 = IOB_W28_0;
	pin W3 = IOB_W27_1;
	pin W4 = IOB_W27_0;
	pin W5 = IOB_W31_0;
	pin W6 = IOB_W26_1;
	pin W7 = IOB_W26_0;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = IOB_W29_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E27_0;
	pin W22 = NC;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = IOB_E29_0;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = IOB_E26_0;
	pin W30 = IOB_E26_1;
	pin Y1 = IOB_W24_1;
	pin Y2 = IOB_W24_0;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W22_1;
	pin Y6 = IOB_W22_0;
	pin Y7 = IOB_W21_1;
	pin Y8 = IOB_W21_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W20_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E20_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E21_0;
	pin Y24 = IOB_E21_1;
	pin Y25 = IOB_E22_0;
	pin Y26 = IOB_E22_1;
	pin Y27 = IOB_E23_0;
	pin Y28 = IOB_E23_1;
	pin Y29 = IOB_E24_0;
	pin Y30 = IOB_E24_1;
	pin AA1 = GND;
	pin AA2 = IOB_W19_1;
	pin AA3 = IOB_W19_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W17_1;
	pin AA7 = IOB_W17_0;
	pin AA8 = GND;
	pin AA9 = IOB_W16_1;
	pin AA10 = IOB_W20_0;
	pin AA11 = IOB_S13_2;
	pin AA12 = IOB_S23_0;
	pin AA13 = IOB_S23_1;
	pin AA14 = IOB_S27_0;
	pin AA15 = IOB_S29_2;
	pin AA16 = IOB_S39_2;
	pin AA17 = IOB_S40_1;
	pin AA18 = IOB_S43_2;
	pin AA19 = IOB_S48_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = IOB_E20_0;
	pin AA22 = IOB_E16_1;
	pin AA23 = GND;
	pin AA24 = IOB_E17_0;
	pin AA25 = IOB_E17_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E19_0;
	pin AA29 = IOB_E19_1;
	pin AA30 = GND;
	pin AB1 = IOB_W15_1;
	pin AB2 = IOB_W15_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W14_1;
	pin AB5 = IOB_W14_0;
	pin AB6 = IOB_W12_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W16_0;
	pin AB9 = IOB_S9_0;
	pin AB10 = IOB_S11_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S18_1;
	pin AB13 = IOB_S24_0;
	pin AB14 = IOB_S27_1;
	pin AB15 = IOB_S30_0;
	pin AB16 = IOB_S37_1;
	pin AB17 = IOB_S40_0;
	pin AB18 = IOB_S43_1;
	pin AB19 = IOB_S48_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S53_1;
	pin AB22 = IOB_S58_1;
	pin AB23 = IOB_E16_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E12_1;
	pin AB26 = IOB_E14_0;
	pin AB27 = IOB_E14_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E15_0;
	pin AB30 = IOB_E15_1;
	pin AC1 = IOB_W13_1;
	pin AC2 = IOB_W13_0;
	pin AC3 = IOB_W11_1;
	pin AC4 = IOB_W11_0;
	pin AC5 = IOB_W10_1;
	pin AC6 = IOB_W10_0;
	pin AC7 = IOB_W9_1;
	pin AC8 = NC;
	pin AC9 = IOB_S9_1;
	pin AC10 = GND;
	pin AC11 = IOB_S18_0;
	pin AC12 = IOB_S19_0;
	pin AC13 = IOB_S24_1;
	pin AC14 = GND;
	pin AC15 = IOB_S30_1;
	pin AC16 = IOB_S37_0;
	pin AC17 = GND;
	pin AC18 = IOB_S43_0;
	pin AC19 = IOB_S47_1;
	pin AC20 = IOB_S52_1;
	pin AC21 = GND;
	pin AC22 = IOB_S58_0;
	pin AC23 = IOB_S62_0;
	pin AC24 = IOB_E9_1;
	pin AC25 = IOB_E10_0;
	pin AC26 = IOB_E10_1;
	pin AC27 = IOB_E11_0;
	pin AC28 = IOB_E11_1;
	pin AC29 = IOB_E13_0;
	pin AC30 = IOB_E13_1;
	pin AD1 = IOB_W8_1;
	pin AD2 = IOB_W8_0;
	pin AD3 = IOB_W7_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W9_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = NC;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S14_0;
	pin AD11 = IOB_S14_1;
	pin AD12 = IOB_S19_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S31_0;
	pin AD15 = IOB_S31_1;
	pin AD16 = IOB_S36_1;
	pin AD17 = IOB_S39_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S47_0;
	pin AD20 = IOB_S52_0;
	pin AD21 = IOB_S55_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S61_2;
	pin AD24 = IOB_S62_1;
	pin AD25 = IOB_E9_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E7_0;
	pin AD28 = IOB_E7_1;
	pin AD29 = IOB_E8_0;
	pin AD30 = IOB_E8_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = NC;
	pin AE9 = IOB_S12_0;
	pin AE10 = IOB_S12_1;
	pin AE11 = IOB_S15_0;
	pin AE12 = IOB_S20_0;
	pin AE13 = IOB_S28_0;
	pin AE14 = IOB_S28_1;
	pin AE15 = IOB_S31_2;
	pin AE16 = IOB_S36_0;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S42_1;
	pin AE19 = IOB_S46_1;
	pin AE20 = IOB_S51_1;
	pin AE21 = IOB_S55_0;
	pin AE22 = IOB_S57_2;
	pin AE23 = IOB_S61_1;
	pin AE24 = NC;
	pin AE25 = NC;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = NC;
	pin AF9 = IOB_S10_0;
	pin AF10 = GND;
	pin AF11 = IOB_S15_1;
	pin AF12 = IOB_S20_1;
	pin AF13 = IOB_S25_0;
	pin AF14 = GND;
	pin AF15 = IOB_S32_0;
	pin AF16 = IOB_S35_2;
	pin AF17 = GND;
	pin AF18 = IOB_S42_0;
	pin AF19 = IOB_S46_0;
	pin AF20 = IOB_S51_0;
	pin AF21 = GND;
	pin AF22 = IOB_S57_1;
	pin AF23 = IOB_S61_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S63_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = NC;
	pin AG9 = IOB_S10_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S16_0;
	pin AG12 = IOB_S21_0;
	pin AG13 = IOB_S25_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S32_1;
	pin AG16 = IOB_S35_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S41_2;
	pin AG19 = IOB_S45_1;
	pin AG20 = IOB_S50_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S57_0;
	pin AG23 = IOB_S60_1;
	pin AG24 = NC;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S63_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = NC;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S13_0;
	pin AH11 = IOB_S16_1;
	pin AH12 = IOB_S21_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S29_0;
	pin AH15 = IOB_S33_0;
	pin AH16 = IOB_S35_0;
	pin AH17 = IOB_S38_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S45_0;
	pin AH20 = IOB_S50_0;
	pin AH21 = IOB_S54_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S60_0;
	pin AH24 = NC;
	pin AH25 = NC;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S63_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = NC;
	pin AJ8 = IOB_S8_0;
	pin AJ9 = IOB_S11_0;
	pin AJ10 = IOB_S13_1;
	pin AJ11 = IOB_S17_0;
	pin AJ12 = IOB_S22_0;
	pin AJ13 = IOB_S26_0;
	pin AJ14 = IOB_S29_1;
	pin AJ15 = IOB_S33_1;
	pin AJ16 = IOB_S34_1;
	pin AJ17 = IOB_S38_0;
	pin AJ18 = IOB_S41_1;
	pin AJ19 = IOB_S44_1;
	pin AJ20 = IOB_S49_1;
	pin AJ21 = IOB_S54_0;
	pin AJ22 = IOB_S56_1;
	pin AJ23 = IOB_S59_1;
	pin AJ24 = NC;
	pin AJ25 = NC;
	pin AJ26 = IOB_S65_1;
	pin AJ27 = IOB_S66_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = NC;
	pin AK8 = IOB_S8_1;
	pin AK9 = IOB_S11_1;
	pin AK10 = GND;
	pin AK11 = IOB_S17_1;
	pin AK12 = IOB_S22_1;
	pin AK13 = IOB_S26_1;
	pin AK14 = GND;
	pin AK15 = IOB_S33_2;
	pin AK16 = IOB_S34_0;
	pin AK17 = GND;
	pin AK18 = IOB_S41_0;
	pin AK19 = IOB_S44_0;
	pin AK20 = IOB_S49_0;
	pin AK21 = GND;
	pin AK22 = IOB_S56_0;
	pin AK23 = IOB_S59_0;
	pin AK24 = NC;
	pin AK25 = GND;
	pin AK26 = IOB_S65_0;
	pin AK27 = IOB_S66_0;
	pin AK28 = IOB_S66_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W9_0;
	vref IOB_W13_1;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W44_1;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_W71_1;
	vref IOB_W78_0;
	vref IOB_E2_1;
	vref IOB_E9_0;
	vref IOB_E13_1;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E68_0;
	vref IOB_E72_1;
	vref IOB_E78_1;
	vref IOB_S2_2;
	vref IOB_S12_1;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S40_0;
	vref IOB_S44_1;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N27_0;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N49_1;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s4000-fg1156
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = GND;
	pin A6 = IOB_N6_0;
	pin A7 = NC;
	pin A8 = IOB_N9_0;
	pin A9 = GND;
	pin A10 = IOB_N15_0;
	pin A11 = NC;
	pin A12 = IOB_N20_0;
	pin A13 = GND;
	pin A14 = IOB_N28_0;
	pin A15 = IOB_N32_0;
	pin A16 = GND;
	pin A17 = IOB_N38_0;
	pin A18 = IOB_N39_2;
	pin A19 = GND;
	pin A20 = IOB_N45_1;
	pin A21 = IOB_N49_1;
	pin A22 = GND;
	pin A23 = IOB_N57_1;
	pin A24 = IOB_N61_1;
	pin A25 = IOB_N62_1;
	pin A26 = GND;
	pin A27 = IOB_N68_1;
	pin A28 = NC;
	pin A29 = IOB_N71_1;
	pin A30 = GND;
	pin A31 = IOB_N75_1;
	pin A32 = IOB_N76_1;
	pin A33 = GND;
	pin A34 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N6_1;
	pin B7 = NC;
	pin B8 = IOB_N9_1;
	pin B9 = IOB_N12_2;
	pin B10 = IOB_N15_1;
	pin B11 = NC;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N28_1;
	pin B15 = IOB_N32_1;
	pin B16 = IOB_N34_0;
	pin B17 = IOB_N38_1;
	pin B18 = IOB_N39_1;
	pin B19 = IOB_N43_1;
	pin B20 = IOB_N45_0;
	pin B21 = IOB_N49_0;
	pin B22 = VCCO1;
	pin B23 = IOB_N57_0;
	pin B24 = IOB_N61_0;
	pin B25 = IOB_N62_0;
	pin B26 = IOB_N66_2;
	pin B27 = IOB_N68_0;
	pin B28 = NC;
	pin B29 = IOB_N71_0;
	pin B30 = IOB_N73_1;
	pin B31 = IOB_N75_0;
	pin B32 = IOB_N76_0;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = IOB_W96_0;
	pin C2 = IOB_W96_1;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N5_0;
	pin C7 = NC;
	pin C8 = VCCO0;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N14_0;
	pin C11 = GND;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N22_0;
	pin C14 = IOB_N27_0;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N34_1;
	pin C17 = IOB_N37_0;
	pin C18 = IOB_N39_0;
	pin C19 = IOB_N43_0;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N50_1;
	pin C22 = IOB_N54_1;
	pin C23 = IOB_N58_2;
	pin C24 = GND;
	pin C25 = IOB_N63_1;
	pin C26 = IOB_N66_1;
	pin C27 = VCCO1;
	pin C28 = NC;
	pin C29 = IOB_N72_1;
	pin C30 = IOB_N73_0;
	pin C31 = VCCO1;
	pin C32 = GND;
	pin C33 = IOB_E96_1;
	pin C34 = IOB_E96_0;
	pin D1 = IOB_W95_0;
	pin D2 = IOB_W95_1;
	pin D3 = VCCO7;
	pin D4 = PROG_B;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N5_1;
	pin D7 = NC;
	pin D8 = IOB_N8_0;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N14_1;
	pin D11 = VCCO0;
	pin D12 = IOB_N19_1;
	pin D13 = IOB_N22_1;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N31_1;
	pin D16 = VCCO0;
	pin D17 = IOB_N37_1;
	pin D18 = IOB_N40_1;
	pin D19 = VCCO1;
	pin D20 = IOB_N46_0;
	pin D21 = IOB_N50_0;
	pin D22 = IOB_N54_0;
	pin D23 = IOB_N58_1;
	pin D24 = VCCO1;
	pin D25 = IOB_N63_0;
	pin D26 = IOB_N66_0;
	pin D27 = IOB_N69_1;
	pin D28 = NC;
	pin D29 = IOB_N72_0;
	pin D30 = IOB_N75_2;
	pin D31 = TCK;
	pin D32 = VCCO2;
	pin D33 = IOB_E95_1;
	pin D34 = IOB_E95_0;
	pin E1 = GND;
	pin E2 = IOB_W94_0;
	pin E3 = IOB_W94_1;
	pin E4 = TDI;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = IOB_N7_0;
	pin E8 = IOB_N8_1;
	pin E9 = GND;
	pin E10 = IOB_N14_2;
	pin E11 = VCCAUX;
	pin E12 = IOB_N18_0;
	pin E13 = GND;
	pin E14 = IOB_N25_0;
	pin E15 = VCCAUX;
	pin E16 = GND;
	pin E17 = IOB_N37_2;
	pin E18 = IOB_N40_0;
	pin E19 = GND;
	pin E20 = VCCAUX;
	pin E21 = IOB_N52_2;
	pin E22 = GND;
	pin E23 = IOB_N58_0;
	pin E24 = VCCAUX;
	pin E25 = IOB_N64_2;
	pin E26 = GND;
	pin E27 = IOB_N69_0;
	pin E28 = IOB_N70_1;
	pin E29 = VCCAUX;
	pin E30 = GND;
	pin E31 = TDO;
	pin E32 = IOB_E94_1;
	pin E33 = IOB_E94_0;
	pin E34 = GND;
	pin F1 = IOB_W92_0;
	pin F2 = IOB_W92_1;
	pin F3 = IOB_W93_0;
	pin F4 = IOB_W93_1;
	pin F5 = VCCAUX;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N7_1;
	pin F8 = IOB_N8_2;
	pin F9 = IOB_N10_0;
	pin F10 = IOB_N13_0;
	pin F11 = NC;
	pin F12 = IOB_N18_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N25_1;
	pin F15 = IOB_N30_0;
	pin F16 = IOB_N33_0;
	pin F17 = IOB_N36_0;
	pin F18 = IOB_N41_2;
	pin F19 = IOB_N44_1;
	pin F20 = IOB_N47_1;
	pin F21 = IOB_N52_1;
	pin F22 = VCCO1;
	pin F23 = IOB_N59_1;
	pin F24 = NC;
	pin F25 = IOB_N64_1;
	pin F26 = IOB_N67_1;
	pin F27 = IOB_N70_2;
	pin F28 = IOB_N70_0;
	pin F29 = IOB_N72_2;
	pin F30 = VCCAUX;
	pin F31 = IOB_E93_1;
	pin F32 = IOB_E93_0;
	pin F33 = IOB_E92_1;
	pin F34 = IOB_E92_0;
	pin G1 = IOB_W89_0;
	pin G2 = IOB_W90_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_W91_0;
	pin G6 = IOB_W91_1;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N10_1;
	pin G10 = IOB_N13_1;
	pin G11 = NC;
	pin G12 = IOB_N18_2;
	pin G13 = IOB_N21_0;
	pin G14 = IOB_N24_0;
	pin G15 = IOB_N30_1;
	pin G16 = IOB_N33_1;
	pin G17 = IOB_N36_1;
	pin G18 = IOB_N41_1;
	pin G19 = IOB_N44_0;
	pin G20 = IOB_N47_0;
	pin G21 = IOB_N52_0;
	pin G22 = IOB_N55_1;
	pin G23 = IOB_N59_0;
	pin G24 = NC;
	pin G25 = IOB_N64_0;
	pin G26 = IOB_N67_0;
	pin G27 = VCCO1;
	pin G28 = GND;
	pin G29 = IOB_E91_1;
	pin G30 = IOB_E91_0;
	pin G31 = NC;
	pin G32 = NC;
	pin G33 = IOB_E90_1;
	pin G34 = IOB_E89_0;
	pin H1 = IOB_W87_0;
	pin H2 = IOB_W87_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W85_1;
	pin H5 = IOB_W88_0;
	pin H6 = IOB_W88_1;
	pin H7 = VCCO7;
	pin H8 = IOB_N6_2;
	pin H9 = IOB_N10_2;
	pin H10 = IOB_N12_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N17_0;
	pin H13 = IOB_N21_1;
	pin H14 = IOB_N24_1;
	pin H15 = VCCO0;
	pin H16 = VCCAUX;
	pin H17 = IOB_N35_0;
	pin H18 = IOB_N41_0;
	pin H19 = VCCAUX;
	pin H20 = VCCO1;
	pin H21 = IOB_N53_1;
	pin H22 = IOB_N55_0;
	pin H23 = IOB_N60_2;
	pin H24 = VCCO1;
	pin H25 = IOB_N65_1;
	pin H26 = IOB_N68_2;
	pin H27 = TMS;
	pin H28 = VCCO2;
	pin H29 = IOB_E88_1;
	pin H30 = IOB_E88_0;
	pin H31 = IOB_E85_1;
	pin H32 = VCCO2;
	pin H33 = IOB_E87_1;
	pin H34 = IOB_E87_0;
	pin J1 = GND;
	pin J2 = IOB_W84_0;
	pin J3 = IOB_W84_1;
	pin J4 = IOB_W85_0;
	pin J5 = GND;
	pin J6 = IOB_W86_0;
	pin J7 = IOB_W86_1;
	pin J8 = IOB_W83_1;
	pin J9 = NC;
	pin J10 = IOB_N12_1;
	pin J11 = IOB_N16_2;
	pin J12 = IOB_N17_1;
	pin J13 = GND;
	pin J14 = IOB_N24_2;
	pin J15 = IOB_N29_0;
	pin J16 = GND;
	pin J17 = IOB_N35_1;
	pin J18 = IOB_N42_1;
	pin J19 = GND;
	pin J20 = IOB_N48_1;
	pin J21 = IOB_N53_0;
	pin J22 = GND;
	pin J23 = IOB_N60_1;
	pin J24 = NC;
	pin J25 = IOB_N65_0;
	pin J26 = NC;
	pin J27 = IOB_E83_1;
	pin J28 = IOB_E86_1;
	pin J29 = IOB_E86_0;
	pin J30 = GND;
	pin J31 = IOB_E85_0;
	pin J32 = IOB_E84_1;
	pin J33 = IOB_E84_0;
	pin J34 = GND;
	pin K1 = IOB_W79_0;
	pin K2 = IOB_W79_1;
	pin K3 = IOB_W80_0;
	pin K4 = IOB_W80_1;
	pin K5 = IOB_W81_0;
	pin K6 = IOB_W81_1;
	pin K7 = IOB_W82_0;
	pin K8 = IOB_W82_1;
	pin K9 = IOB_W83_0;
	pin K10 = GND;
	pin K11 = NC;
	pin K12 = IOB_N16_0;
	pin K13 = IOB_N22_2;
	pin K14 = IOB_N23_0;
	pin K15 = IOB_N29_1;
	pin K16 = IOB_N31_2;
	pin K17 = IOB_N35_2;
	pin K18 = IOB_N42_0;
	pin K19 = IOB_N45_2;
	pin K20 = IOB_N48_0;
	pin K21 = IOB_N54_2;
	pin K22 = IOB_N56_1;
	pin K23 = IOB_N60_0;
	pin K24 = NC;
	pin K25 = GND;
	pin K26 = IOB_E83_0;
	pin K27 = IOB_E82_1;
	pin K28 = IOB_E82_0;
	pin K29 = IOB_E81_1;
	pin K30 = IOB_E81_0;
	pin K31 = IOB_E80_1;
	pin K32 = IOB_E80_0;
	pin K33 = IOB_E79_1;
	pin K34 = IOB_E79_0;
	pin L1 = IOB_W76_0;
	pin L2 = IOB_W76_1;
	pin L3 = GND;
	pin L4 = VCCO7;
	pin L5 = VCCAUX;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = VCCO7;
	pin L9 = IOB_W78_0;
	pin L10 = IOB_W78_1;
	pin L11 = HSWAP_EN;
	pin L12 = IOB_N16_1;
	pin L13 = IOB_N20_2;
	pin L14 = IOB_N23_1;
	pin L15 = IOB_N27_2;
	pin L16 = IOB_N29_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N43_2;
	pin L19 = IOB_N47_2;
	pin L20 = IOB_N49_2;
	pin L21 = IOB_N56_2;
	pin L22 = IOB_N56_0;
	pin L23 = NC;
	pin L24 = IOB_N62_2;
	pin L25 = IOB_E78_1;
	pin L26 = IOB_E78_0;
	pin L27 = VCCO2;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = VCCAUX;
	pin L31 = VCCO2;
	pin L32 = GND;
	pin L33 = IOB_E76_1;
	pin L34 = IOB_E76_0;
	pin M1 = IOB_W71_0;
	pin M2 = IOB_W71_1;
	pin M3 = IOB_W72_0;
	pin M4 = IOB_W72_1;
	pin M5 = IOB_W73_0;
	pin M6 = IOB_W73_1;
	pin M7 = IOB_W74_0;
	pin M8 = IOB_W74_1;
	pin M9 = IOB_W70_1;
	pin M10 = IOB_W75_0;
	pin M11 = IOB_W75_1;
	pin M12 = VCCINT;
	pin M13 = VCCO0;
	pin M14 = VCCO0;
	pin M15 = VCCO0;
	pin M16 = VCCO0;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCO1;
	pin M20 = VCCO1;
	pin M21 = VCCO1;
	pin M22 = VCCO1;
	pin M23 = VCCINT;
	pin M24 = IOB_E75_1;
	pin M25 = IOB_E75_0;
	pin M26 = IOB_E70_1;
	pin M27 = IOB_E74_1;
	pin M28 = IOB_E74_0;
	pin M29 = IOB_E73_1;
	pin M30 = IOB_E73_0;
	pin M31 = IOB_E72_1;
	pin M32 = IOB_E72_0;
	pin M33 = IOB_E71_1;
	pin M34 = IOB_E71_0;
	pin N1 = GND;
	pin N2 = VCCO7;
	pin N3 = IOB_W68_0;
	pin N4 = IOB_W68_1;
	pin N5 = GND;
	pin N6 = VCCO7;
	pin N7 = IOB_W69_0;
	pin N8 = IOB_W69_1;
	pin N9 = GND;
	pin N10 = IOB_W70_0;
	pin N11 = IOB_W67_1;
	pin N12 = VCCO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO2;
	pin N24 = IOB_E67_1;
	pin N25 = IOB_E70_0;
	pin N26 = GND;
	pin N27 = IOB_E69_1;
	pin N28 = IOB_E69_0;
	pin N29 = VCCO2;
	pin N30 = GND;
	pin N31 = IOB_E68_1;
	pin N32 = IOB_E68_0;
	pin N33 = VCCO2;
	pin N34 = GND;
	pin P1 = IOB_W62_0;
	pin P2 = IOB_W62_1;
	pin P3 = IOB_W63_0;
	pin P4 = IOB_W63_1;
	pin P5 = IOB_W64_0;
	pin P6 = IOB_W64_1;
	pin P7 = IOB_W65_0;
	pin P8 = IOB_W65_1;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = IOB_W67_0;
	pin P12 = VCCO7;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO2;
	pin P24 = IOB_E67_0;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_E65_1;
	pin P28 = IOB_E65_0;
	pin P29 = IOB_E64_1;
	pin P30 = IOB_E64_0;
	pin P31 = IOB_E63_1;
	pin P32 = IOB_E63_0;
	pin P33 = IOB_E62_1;
	pin P34 = IOB_E62_0;
	pin R1 = IOB_W58_0;
	pin R2 = IOB_W58_1;
	pin R3 = IOB_W59_0;
	pin R4 = IOB_W59_1;
	pin R5 = VCCAUX;
	pin R6 = IOB_W60_0;
	pin R7 = IOB_W60_1;
	pin R8 = VCCO7;
	pin R9 = IOB_W57_1;
	pin R10 = IOB_W61_0;
	pin R11 = IOB_W61_1;
	pin R12 = VCCO7;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO2;
	pin R24 = IOB_E61_1;
	pin R25 = IOB_E61_0;
	pin R26 = IOB_E57_1;
	pin R27 = VCCO2;
	pin R28 = IOB_E60_1;
	pin R29 = IOB_E60_0;
	pin R30 = VCCAUX;
	pin R31 = IOB_E59_1;
	pin R32 = IOB_E59_0;
	pin R33 = IOB_E58_1;
	pin R34 = IOB_E58_0;
	pin T1 = GND;
	pin T2 = IOB_W55_0;
	pin T3 = IOB_W55_1;
	pin T4 = VCCO7;
	pin T5 = GND;
	pin T6 = IOB_W56_0;
	pin T7 = IOB_W56_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = IOB_W57_0;
	pin T11 = NC;
	pin T12 = VCCO7;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO2;
	pin T24 = NC;
	pin T25 = IOB_E57_0;
	pin T26 = GND;
	pin T27 = VCCAUX;
	pin T28 = IOB_E56_1;
	pin T29 = IOB_E56_0;
	pin T30 = GND;
	pin T31 = VCCO2;
	pin T32 = IOB_E55_1;
	pin T33 = IOB_E55_0;
	pin T34 = GND;
	pin U1 = IOB_W49_0;
	pin U2 = IOB_W49_1;
	pin U3 = IOB_W50_0;
	pin U4 = IOB_W50_1;
	pin U5 = IOB_W51_0;
	pin U6 = IOB_W51_1;
	pin U7 = IOB_W52_0;
	pin U8 = IOB_W52_1;
	pin U9 = IOB_W53_0;
	pin U10 = IOB_W54_1;
	pin U11 = NC;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = NC;
	pin U25 = IOB_E54_1;
	pin U26 = IOB_E53_0;
	pin U27 = IOB_E52_1;
	pin U28 = IOB_E52_0;
	pin U29 = IOB_E51_1;
	pin U30 = IOB_E51_0;
	pin U31 = IOB_E50_1;
	pin U32 = IOB_E50_0;
	pin U33 = IOB_E49_1;
	pin U34 = IOB_E49_0;
	pin V1 = IOB_W48_1;
	pin V2 = IOB_W48_0;
	pin V3 = IOB_W47_1;
	pin V4 = IOB_W47_0;
	pin V5 = IOB_W46_1;
	pin V6 = IOB_W46_0;
	pin V7 = IOB_W45_1;
	pin V8 = IOB_W45_0;
	pin V9 = IOB_W44_1;
	pin V10 = IOB_W43_0;
	pin V11 = NC;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = NC;
	pin V25 = IOB_E43_0;
	pin V26 = IOB_E44_1;
	pin V27 = IOB_E45_0;
	pin V28 = IOB_E45_1;
	pin V29 = IOB_E46_0;
	pin V30 = IOB_E46_1;
	pin V31 = IOB_E47_0;
	pin V32 = IOB_E47_1;
	pin V33 = IOB_E48_0;
	pin V34 = IOB_E48_1;
	pin W1 = GND;
	pin W2 = IOB_W42_1;
	pin W3 = IOB_W42_0;
	pin W4 = VCCO6;
	pin W5 = GND;
	pin W6 = IOB_W41_1;
	pin W7 = IOB_W41_0;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = IOB_W40_1;
	pin W11 = NC;
	pin W12 = VCCO6;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO3;
	pin W24 = NC;
	pin W25 = IOB_E40_1;
	pin W26 = GND;
	pin W27 = VCCAUX;
	pin W28 = IOB_E41_0;
	pin W29 = IOB_E41_1;
	pin W30 = GND;
	pin W31 = VCCO3;
	pin W32 = IOB_E42_0;
	pin W33 = IOB_E42_1;
	pin W34 = GND;
	pin Y1 = IOB_W39_1;
	pin Y2 = IOB_W39_0;
	pin Y3 = IOB_W38_1;
	pin Y4 = IOB_W38_0;
	pin Y5 = VCCAUX;
	pin Y6 = IOB_W37_1;
	pin Y7 = IOB_W37_0;
	pin Y8 = VCCO6;
	pin Y9 = IOB_W40_0;
	pin Y10 = IOB_W36_1;
	pin Y11 = IOB_W36_0;
	pin Y12 = VCCO6;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO3;
	pin Y24 = IOB_E36_0;
	pin Y25 = IOB_E36_1;
	pin Y26 = IOB_E40_0;
	pin Y27 = VCCO3;
	pin Y28 = IOB_E37_0;
	pin Y29 = IOB_E37_1;
	pin Y30 = VCCAUX;
	pin Y31 = IOB_E38_0;
	pin Y32 = IOB_E38_1;
	pin Y33 = IOB_E39_0;
	pin Y34 = IOB_E39_1;
	pin AA1 = IOB_W35_1;
	pin AA2 = IOB_W35_0;
	pin AA3 = IOB_W34_1;
	pin AA4 = IOB_W34_0;
	pin AA5 = IOB_W33_1;
	pin AA6 = IOB_W33_0;
	pin AA7 = IOB_W32_1;
	pin AA8 = IOB_W32_0;
	pin AA9 = NC;
	pin AA10 = NC;
	pin AA11 = IOB_W30_1;
	pin AA12 = VCCO6;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO3;
	pin AA24 = IOB_E30_1;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AA27 = IOB_E32_0;
	pin AA28 = IOB_E32_1;
	pin AA29 = IOB_E33_0;
	pin AA30 = IOB_E33_1;
	pin AA31 = IOB_E34_0;
	pin AA32 = IOB_E34_1;
	pin AA33 = IOB_E35_0;
	pin AA34 = IOB_E35_1;
	pin AB1 = GND;
	pin AB2 = VCCO6;
	pin AB3 = IOB_W29_1;
	pin AB4 = IOB_W29_0;
	pin AB5 = GND;
	pin AB6 = VCCO6;
	pin AB7 = IOB_W28_1;
	pin AB8 = IOB_W28_0;
	pin AB9 = GND;
	pin AB10 = IOB_W27_1;
	pin AB11 = IOB_W30_0;
	pin AB12 = VCCO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO3;
	pin AB24 = IOB_E30_0;
	pin AB25 = IOB_E27_1;
	pin AB26 = GND;
	pin AB27 = IOB_E28_0;
	pin AB28 = IOB_E28_1;
	pin AB29 = VCCO3;
	pin AB30 = GND;
	pin AB31 = IOB_E29_0;
	pin AB32 = IOB_E29_1;
	pin AB33 = VCCO3;
	pin AB34 = GND;
	pin AC1 = IOB_W26_1;
	pin AC2 = IOB_W26_0;
	pin AC3 = IOB_W25_1;
	pin AC4 = IOB_W25_0;
	pin AC5 = IOB_W24_1;
	pin AC6 = IOB_W24_0;
	pin AC7 = IOB_W23_1;
	pin AC8 = IOB_W23_0;
	pin AC9 = IOB_W27_0;
	pin AC10 = IOB_W22_1;
	pin AC11 = IOB_W22_0;
	pin AC12 = VCCINT;
	pin AC13 = VCCO5;
	pin AC14 = VCCO5;
	pin AC15 = VCCO5;
	pin AC16 = VCCO5;
	pin AC17 = VCCINT;
	pin AC18 = VCCINT;
	pin AC19 = VCCO4;
	pin AC20 = VCCO4;
	pin AC21 = VCCO4;
	pin AC22 = VCCO4;
	pin AC23 = VCCINT;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E22_1;
	pin AC26 = IOB_E27_0;
	pin AC27 = IOB_E23_0;
	pin AC28 = IOB_E23_1;
	pin AC29 = IOB_E24_0;
	pin AC30 = IOB_E24_1;
	pin AC31 = IOB_E25_0;
	pin AC32 = IOB_E25_1;
	pin AC33 = IOB_E26_0;
	pin AC34 = IOB_E26_1;
	pin AD1 = IOB_W21_1;
	pin AD2 = IOB_W21_0;
	pin AD3 = GND;
	pin AD4 = VCCO6;
	pin AD5 = VCCAUX;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = VCCO6;
	pin AD9 = IOB_W19_1;
	pin AD10 = IOB_W19_0;
	pin AD11 = IOB_S15_2;
	pin AD12 = NC;
	pin AD13 = IOB_S21_0;
	pin AD14 = IOB_S21_2;
	pin AD15 = IOB_S28_2;
	pin AD16 = IOB_S30_2;
	pin AD17 = IOB_S34_2;
	pin AD18 = IOB_S44_2;
	pin AD19 = IOB_S48_2;
	pin AD20 = IOB_S50_2;
	pin AD21 = IOB_S54_1;
	pin AD22 = IOB_S57_2;
	pin AD23 = IOB_S61_1;
	pin AD24 = DONE;
	pin AD25 = IOB_E19_0;
	pin AD26 = IOB_E19_1;
	pin AD27 = VCCO3;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = VCCAUX;
	pin AD31 = VCCO3;
	pin AD32 = GND;
	pin AD33 = IOB_E21_0;
	pin AD34 = IOB_E21_1;
	pin AE1 = IOB_W18_1;
	pin AE2 = IOB_W18_0;
	pin AE3 = IOB_W17_1;
	pin AE4 = IOB_W17_0;
	pin AE5 = IOB_W16_1;
	pin AE6 = IOB_W16_0;
	pin AE7 = IOB_W15_1;
	pin AE8 = IOB_W15_0;
	pin AE9 = IOB_W14_1;
	pin AE10 = GND;
	pin AE11 = NC;
	pin AE12 = IOB_S17_0;
	pin AE13 = IOB_S21_1;
	pin AE14 = IOB_S23_2;
	pin AE15 = IOB_S29_0;
	pin AE16 = IOB_S32_2;
	pin AE17 = IOB_S35_0;
	pin AE18 = IOB_S42_2;
	pin AE19 = IOB_S46_2;
	pin AE20 = IOB_S48_1;
	pin AE21 = IOB_S54_0;
	pin AE22 = IOB_S55_2;
	pin AE23 = IOB_S61_0;
	pin AE24 = NC;
	pin AE25 = GND;
	pin AE26 = IOB_E14_1;
	pin AE27 = IOB_E15_0;
	pin AE28 = IOB_E15_1;
	pin AE29 = IOB_E16_0;
	pin AE30 = IOB_E16_1;
	pin AE31 = IOB_E17_0;
	pin AE32 = IOB_E17_1;
	pin AE33 = IOB_E18_0;
	pin AE34 = IOB_E18_1;
	pin AF1 = GND;
	pin AF2 = IOB_W13_1;
	pin AF3 = IOB_W13_0;
	pin AF4 = IOB_W12_1;
	pin AF5 = GND;
	pin AF6 = IOB_W11_1;
	pin AF7 = IOB_W11_0;
	pin AF8 = IOB_W14_0;
	pin AF9 = NC;
	pin AF10 = IOB_S12_0;
	pin AF11 = NC;
	pin AF12 = IOB_S17_1;
	pin AF13 = GND;
	pin AF14 = IOB_S24_0;
	pin AF15 = IOB_S29_1;
	pin AF16 = GND;
	pin AF17 = IOB_S35_1;
	pin AF18 = IOB_S42_1;
	pin AF19 = GND;
	pin AF20 = IOB_S48_0;
	pin AF21 = IOB_S53_2;
	pin AF22 = GND;
	pin AF23 = IOB_S60_1;
	pin AF24 = IOB_S61_2;
	pin AF25 = IOB_S65_1;
	pin AF26 = NC;
	pin AF27 = IOB_E14_0;
	pin AF28 = IOB_E11_0;
	pin AF29 = IOB_E11_1;
	pin AF30 = GND;
	pin AF31 = IOB_E12_1;
	pin AF32 = IOB_E13_0;
	pin AF33 = IOB_E13_1;
	pin AF34 = GND;
	pin AG1 = IOB_W10_1;
	pin AG2 = IOB_W10_0;
	pin AG3 = VCCO6;
	pin AG4 = IOB_W12_0;
	pin AG5 = IOB_W9_1;
	pin AG6 = IOB_W9_0;
	pin AG7 = VCCO6;
	pin AG8 = M2;
	pin AG9 = IOB_S9_2;
	pin AG10 = IOB_S12_1;
	pin AG11 = VCCO5;
	pin AG12 = IOB_S17_2;
	pin AG13 = IOB_S22_0;
	pin AG14 = IOB_S24_1;
	pin AG15 = VCCO5;
	pin AG16 = VCCAUX;
	pin AG17 = IOB_S36_0;
	pin AG18 = IOB_S42_0;
	pin AG19 = VCCAUX;
	pin AG20 = VCCO4;
	pin AG21 = IOB_S53_1;
	pin AG22 = IOB_S56_1;
	pin AG23 = IOB_S60_0;
	pin AG24 = VCCO4;
	pin AG25 = IOB_S65_0;
	pin AG26 = IOB_S67_2;
	pin AG27 = IOB_S71_2;
	pin AG28 = VCCO3;
	pin AG29 = IOB_E9_0;
	pin AG30 = IOB_E9_1;
	pin AG31 = IOB_E12_0;
	pin AG32 = VCCO3;
	pin AG33 = IOB_E10_0;
	pin AG34 = IOB_E10_1;
	pin AH1 = IOB_W8_1;
	pin AH2 = IOB_W7_0;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = IOB_W6_1;
	pin AH6 = IOB_W6_0;
	pin AH7 = GND;
	pin AH8 = VCCO5;
	pin AH9 = IOB_S10_0;
	pin AH10 = IOB_S13_0;
	pin AH11 = NC;
	pin AH12 = IOB_S18_0;
	pin AH13 = IOB_S22_1;
	pin AH14 = IOB_S25_0;
	pin AH15 = IOB_S30_0;
	pin AH16 = IOB_S33_0;
	pin AH17 = IOB_S36_1;
	pin AH18 = IOB_S41_1;
	pin AH19 = IOB_S44_1;
	pin AH20 = IOB_S47_1;
	pin AH21 = IOB_S53_0;
	pin AH22 = IOB_S56_0;
	pin AH23 = IOB_S59_2;
	pin AH24 = NC;
	pin AH25 = IOB_S64_1;
	pin AH26 = IOB_S67_1;
	pin AH27 = VCCO4;
	pin AH28 = GND;
	pin AH29 = IOB_E6_0;
	pin AH30 = IOB_E6_1;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = IOB_E7_0;
	pin AH34 = IOB_E8_1;
	pin AJ1 = IOB_W5_1;
	pin AJ2 = IOB_W5_0;
	pin AJ3 = IOB_W4_1;
	pin AJ4 = IOB_W4_0;
	pin AJ5 = VCCAUX;
	pin AJ6 = IOB_S5_2;
	pin AJ7 = IOB_S7_0;
	pin AJ8 = IOB_S7_2;
	pin AJ9 = IOB_S10_1;
	pin AJ10 = IOB_S13_1;
	pin AJ11 = NC;
	pin AJ12 = IOB_S18_1;
	pin AJ13 = VCCO5;
	pin AJ14 = IOB_S25_1;
	pin AJ15 = IOB_S30_1;
	pin AJ16 = IOB_S33_1;
	pin AJ17 = IOB_S36_2;
	pin AJ18 = IOB_S41_0;
	pin AJ19 = IOB_S44_0;
	pin AJ20 = IOB_S47_0;
	pin AJ21 = IOB_S52_1;
	pin AJ22 = VCCO4;
	pin AJ23 = IOB_S59_1;
	pin AJ24 = NC;
	pin AJ25 = IOB_S64_0;
	pin AJ26 = IOB_S67_0;
	pin AJ27 = IOB_S69_2;
	pin AJ28 = IOB_S70_1;
	pin AJ29 = IOB_S73_2;
	pin AJ30 = VCCAUX;
	pin AJ31 = IOB_E4_0;
	pin AJ32 = IOB_E4_1;
	pin AJ33 = IOB_E5_0;
	pin AJ34 = IOB_E5_1;
	pin AK1 = GND;
	pin AK2 = IOB_W3_1;
	pin AK3 = IOB_W3_0;
	pin AK4 = M1;
	pin AK5 = GND;
	pin AK6 = VCCAUX;
	pin AK7 = IOB_S7_1;
	pin AK8 = IOB_S8_0;
	pin AK9 = GND;
	pin AK10 = IOB_S13_2;
	pin AK11 = VCCAUX;
	pin AK12 = IOB_S19_0;
	pin AK13 = GND;
	pin AK14 = IOB_S25_2;
	pin AK15 = VCCAUX;
	pin AK16 = GND;
	pin AK17 = IOB_S37_0;
	pin AK18 = IOB_S40_2;
	pin AK19 = GND;
	pin AK20 = VCCAUX;
	pin AK21 = IOB_S52_0;
	pin AK22 = GND;
	pin AK23 = IOB_S59_0;
	pin AK24 = VCCAUX;
	pin AK25 = IOB_S63_2;
	pin AK26 = GND;
	pin AK27 = IOB_S69_1;
	pin AK28 = IOB_S70_0;
	pin AK29 = VCCAUX;
	pin AK30 = GND;
	pin AK31 = NC;
	pin AK32 = IOB_E3_0;
	pin AK33 = IOB_E3_1;
	pin AK34 = GND;
	pin AL1 = IOB_W2_1;
	pin AL2 = IOB_W2_0;
	pin AL3 = VCCO6;
	pin AL4 = M0;
	pin AL5 = IOB_S2_2;
	pin AL6 = IOB_S5_0;
	pin AL7 = NC;
	pin AL8 = IOB_S8_1;
	pin AL9 = IOB_S11_0;
	pin AL10 = IOB_S14_0;
	pin AL11 = VCCO5;
	pin AL12 = IOB_S19_1;
	pin AL13 = IOB_S23_0;
	pin AL14 = IOB_S27_0;
	pin AL15 = IOB_S31_0;
	pin AL16 = VCCO5;
	pin AL17 = IOB_S37_1;
	pin AL18 = IOB_S40_1;
	pin AL19 = VCCO4;
	pin AL20 = IOB_S46_1;
	pin AL21 = IOB_S50_1;
	pin AL22 = IOB_S55_1;
	pin AL23 = IOB_S58_1;
	pin AL24 = VCCO4;
	pin AL25 = IOB_S63_1;
	pin AL26 = IOB_S66_1;
	pin AL27 = IOB_S69_0;
	pin AL28 = NC;
	pin AL29 = IOB_S72_1;
	pin AL30 = IOB_S76_2;
	pin AL31 = CCLK;
	pin AL32 = VCCO3;
	pin AL33 = IOB_E2_0;
	pin AL34 = IOB_E2_1;
	pin AM1 = IOB_W1_1;
	pin AM2 = IOB_W1_0;
	pin AM3 = GND;
	pin AM4 = VCCO5;
	pin AM5 = IOB_S4_0;
	pin AM6 = IOB_S5_1;
	pin AM7 = NC;
	pin AM8 = VCCO5;
	pin AM9 = IOB_S11_1;
	pin AM10 = IOB_S14_1;
	pin AM11 = GND;
	pin AM12 = IOB_S19_2;
	pin AM13 = IOB_S23_1;
	pin AM14 = IOB_S27_1;
	pin AM15 = IOB_S31_1;
	pin AM16 = IOB_S34_0;
	pin AM17 = IOB_S38_0;
	pin AM18 = IOB_S40_0;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S46_0;
	pin AM21 = IOB_S50_0;
	pin AM22 = IOB_S55_0;
	pin AM23 = IOB_S58_0;
	pin AM24 = GND;
	pin AM25 = IOB_S63_0;
	pin AM26 = IOB_S66_0;
	pin AM27 = VCCO4;
	pin AM28 = NC;
	pin AM29 = IOB_S72_0;
	pin AM30 = IOB_S73_1;
	pin AM31 = VCCO4;
	pin AM32 = GND;
	pin AM33 = IOB_E1_0;
	pin AM34 = IOB_E1_1;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S1_0;
	pin AN4 = IOB_S2_0;
	pin AN5 = IOB_S4_1;
	pin AN6 = IOB_S6_0;
	pin AN7 = NC;
	pin AN8 = IOB_S9_0;
	pin AN9 = IOB_S11_2;
	pin AN10 = IOB_S15_0;
	pin AN11 = IOB_S16_0;
	pin AN12 = IOB_S20_0;
	pin AN13 = VCCO5;
	pin AN14 = IOB_S28_0;
	pin AN15 = IOB_S32_0;
	pin AN16 = IOB_S34_1;
	pin AN17 = IOB_S38_1;
	pin AN18 = IOB_S39_1;
	pin AN19 = IOB_S43_0;
	pin AN20 = IOB_S45_1;
	pin AN21 = IOB_S49_1;
	pin AN22 = VCCO4;
	pin AN23 = IOB_S57_1;
	pin AN24 = NC;
	pin AN25 = IOB_S62_1;
	pin AN26 = IOB_S65_2;
	pin AN27 = IOB_S68_1;
	pin AN28 = NC;
	pin AN29 = IOB_S71_1;
	pin AN30 = IOB_S73_0;
	pin AN31 = IOB_S75_1;
	pin AN32 = IOB_S76_1;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP1 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S1_1;
	pin AP4 = IOB_S2_1;
	pin AP5 = GND;
	pin AP6 = IOB_S6_1;
	pin AP7 = NC;
	pin AP8 = IOB_S9_1;
	pin AP9 = GND;
	pin AP10 = IOB_S15_1;
	pin AP11 = IOB_S16_1;
	pin AP12 = IOB_S20_1;
	pin AP13 = GND;
	pin AP14 = IOB_S28_1;
	pin AP15 = IOB_S32_1;
	pin AP16 = GND;
	pin AP17 = IOB_S38_2;
	pin AP18 = IOB_S39_0;
	pin AP19 = GND;
	pin AP20 = IOB_S45_0;
	pin AP21 = IOB_S49_0;
	pin AP22 = GND;
	pin AP23 = IOB_S57_0;
	pin AP24 = NC;
	pin AP25 = IOB_S62_0;
	pin AP26 = GND;
	pin AP27 = IOB_S68_0;
	pin AP28 = NC;
	pin AP29 = IOB_S71_0;
	pin AP30 = GND;
	pin AP31 = IOB_S75_0;
	pin AP32 = IOB_S76_0;
	pin AP33 = GND;
	pin AP34 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W15_1;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W52_1;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E15_1;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S2_2;
	vref IOB_S7_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S53_2;
	vref IOB_S59_2;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N24_2;
	vref IOB_N27_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N54_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
	vref IOB_N75_2;
}

// xc3s4000-fg676
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N9_0;
	pin A6 = IOB_N12_2;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N20_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N29_0;
	pin A11 = IOB_N32_0;
	pin A12 = IOB_N35_0;
	pin A13 = IOB_N38_0;
	pin A14 = IOB_N39_2;
	pin A15 = IOB_N42_1;
	pin A16 = IOB_N49_1;
	pin A17 = IOB_N53_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N61_1;
	pin A20 = IOB_N66_1;
	pin A21 = IOB_N68_1;
	pin A22 = IOB_N70_2;
	pin A23 = IOB_N72_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N20_1;
	pin B9 = IOB_N23_0;
	pin B10 = IOB_N29_1;
	pin B11 = IOB_N32_1;
	pin B12 = IOB_N35_1;
	pin B13 = IOB_N38_1;
	pin B14 = IOB_N39_1;
	pin B15 = IOB_N42_0;
	pin B16 = IOB_N49_0;
	pin B17 = IOB_N53_0;
	pin B18 = IOB_N58_1;
	pin B19 = IOB_N61_0;
	pin B20 = IOB_N66_0;
	pin B21 = IOB_N68_0;
	pin B22 = IOB_N70_1;
	pin B23 = IOB_N72_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N6_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N11_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N20_2;
	pin C9 = IOB_N23_1;
	pin C10 = IOB_N28_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N35_2;
	pin C13 = IOB_N37_0;
	pin C14 = IOB_N39_0;
	pin C15 = IOB_N43_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N54_2;
	pin C18 = IOB_N58_0;
	pin C19 = IOB_N64_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N69_1;
	pin C22 = IOB_N70_0;
	pin C23 = IOB_N72_0;
	pin C24 = GND;
	pin C25 = IOB_E96_1;
	pin C26 = IOB_E96_0;
	pin D1 = IOB_W94_0;
	pin D2 = IOB_W94_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N28_1;
	pin D11 = IOB_N31_0;
	pin D12 = GND;
	pin D13 = IOB_N37_1;
	pin D14 = IOB_N40_1;
	pin D15 = GND;
	pin D16 = IOB_N49_2;
	pin D17 = IOB_N54_1;
	pin D18 = IOB_N59_1;
	pin D19 = IOB_N64_0;
	pin D20 = IOB_N67_1;
	pin D21 = IOB_N69_0;
	pin D22 = IOB_N76_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E94_1;
	pin D26 = IOB_E94_0;
	pin E1 = IOB_W91_0;
	pin E2 = IOB_W91_1;
	pin E3 = IOB_W95_0;
	pin E4 = IOB_W95_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N12_1;
	pin E8 = IOB_N17_1;
	pin E9 = IOB_N22_1;
	pin E10 = IOB_N24_0;
	pin E11 = IOB_N31_1;
	pin E12 = IOB_N34_0;
	pin E13 = IOB_N37_2;
	pin E14 = IOB_N40_0;
	pin E15 = IOB_N43_1;
	pin E16 = IOB_N50_1;
	pin E17 = IOB_N54_0;
	pin E18 = IOB_N60_2;
	pin E19 = IOB_N65_1;
	pin E20 = IOB_N67_0;
	pin E21 = IOB_N71_1;
	pin E22 = IOB_N76_0;
	pin E23 = IOB_E95_1;
	pin E24 = IOB_E95_0;
	pin E25 = IOB_E91_1;
	pin E26 = IOB_E91_0;
	pin F1 = IOB_W86_0;
	pin F2 = IOB_W86_1;
	pin F3 = IOB_W88_0;
	pin F4 = IOB_W88_1;
	pin F5 = IOB_W96_0;
	pin F6 = IOB_W96_1;
	pin F7 = IOB_N14_2;
	pin F8 = IOB_N16_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N24_1;
	pin F11 = IOB_N30_0;
	pin F12 = IOB_N34_1;
	pin F13 = IOB_N36_0;
	pin F14 = IOB_N41_2;
	pin F15 = IOB_N43_0;
	pin F16 = IOB_N50_0;
	pin F17 = IOB_N57_1;
	pin F18 = IOB_N60_1;
	pin F19 = IOB_N65_0;
	pin F20 = IOB_N68_2;
	pin F21 = IOB_N71_0;
	pin F22 = IOB_E93_1;
	pin F23 = IOB_E87_1;
	pin F24 = IOB_E87_0;
	pin F25 = IOB_E85_1;
	pin F26 = IOB_E85_0;
	pin G1 = IOB_W81_0;
	pin G2 = IOB_W81_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W87_0;
	pin G5 = IOB_W87_1;
	pin G6 = IOB_W92_0;
	pin G7 = IOB_W92_1;
	pin G8 = IOB_N16_1;
	pin G9 = IOB_N21_1;
	pin G10 = IOB_N24_2;
	pin G11 = IOB_N30_1;
	pin G12 = IOB_N33_1;
	pin G13 = IOB_N36_1;
	pin G14 = IOB_N41_1;
	pin G15 = IOB_N44_1;
	pin G16 = IOB_N52_1;
	pin G17 = IOB_N57_0;
	pin G18 = IOB_N60_0;
	pin G19 = IOB_N66_2;
	pin G20 = IOB_E88_1;
	pin G21 = IOB_E88_0;
	pin G22 = IOB_E86_1;
	pin G23 = IOB_E86_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E84_1;
	pin G26 = IOB_E84_0;
	pin H1 = IOB_W76_0;
	pin H2 = IOB_W76_1;
	pin H3 = IOB_W78_0;
	pin H4 = IOB_W78_1;
	pin H5 = IOB_W79_1;
	pin H6 = IOB_W85_0;
	pin H7 = IOB_W85_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N29_2;
	pin H12 = IOB_N33_2;
	pin H13 = IOB_N33_0;
	pin H14 = IOB_N41_0;
	pin H15 = IOB_N44_0;
	pin H16 = IOB_N52_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E83_1;
	pin H21 = IOB_E83_0;
	pin H22 = IOB_E82_1;
	pin H23 = IOB_E81_1;
	pin H24 = IOB_E81_0;
	pin H25 = IOB_E73_1;
	pin H26 = IOB_E73_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W73_0;
	pin J3 = IOB_W73_1;
	pin J4 = IOB_W74_0;
	pin J5 = IOB_W74_1;
	pin J6 = IOB_W79_0;
	pin J7 = IOB_W75_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E72_1;
	pin J21 = IOB_E82_0;
	pin J22 = IOB_E70_1;
	pin J23 = IOB_E70_0;
	pin J24 = IOB_E69_1;
	pin J25 = IOB_E69_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W67_0;
	pin K2 = IOB_W67_1;
	pin K3 = IOB_W70_0;
	pin K4 = IOB_W70_1;
	pin K5 = IOB_W72_0;
	pin K6 = IOB_W72_1;
	pin K7 = IOB_W75_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E72_0;
	pin K21 = IOB_E68_1;
	pin K22 = IOB_E68_0;
	pin K23 = IOB_E67_1;
	pin K24 = IOB_E67_0;
	pin K25 = IOB_E64_1;
	pin K26 = IOB_E64_0;
	pin L1 = IOB_W63_0;
	pin L2 = IOB_W63_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W57_1;
	pin L5 = IOB_W64_0;
	pin L6 = IOB_W64_1;
	pin L7 = IOB_W65_0;
	pin L8 = IOB_W65_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E63_0;
	pin L21 = IOB_E62_1;
	pin L22 = IOB_E62_0;
	pin L23 = IOB_E57_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E61_1;
	pin L26 = IOB_E61_0;
	pin M1 = IOB_W56_0;
	pin M2 = IOB_W56_1;
	pin M3 = IOB_W57_0;
	pin M4 = GND;
	pin M5 = IOB_W58_1;
	pin M6 = IOB_W58_0;
	pin M7 = IOB_W59_0;
	pin M8 = IOB_W59_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E59_1;
	pin M20 = IOB_E59_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin M23 = GND;
	pin M24 = IOB_E57_0;
	pin M25 = IOB_E56_1;
	pin M26 = IOB_E56_0;
	pin N1 = IOB_W49_0;
	pin N2 = IOB_W49_1;
	pin N3 = IOB_W50_0;
	pin N4 = IOB_W50_1;
	pin N5 = IOB_W51_0;
	pin N6 = IOB_W51_1;
	pin N7 = IOB_W55_0;
	pin N8 = IOB_W55_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E55_0;
	pin N21 = IOB_E51_1;
	pin N22 = IOB_E51_0;
	pin N23 = IOB_E50_1;
	pin N24 = IOB_E50_0;
	pin N25 = IOB_E49_1;
	pin N26 = IOB_E49_0;
	pin P1 = IOB_W48_1;
	pin P2 = IOB_W48_0;
	pin P3 = IOB_W47_1;
	pin P4 = IOB_W47_0;
	pin P5 = IOB_W46_1;
	pin P6 = IOB_W46_0;
	pin P7 = IOB_W40_1;
	pin P8 = IOB_W40_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E42_0;
	pin P20 = IOB_E42_1;
	pin P21 = IOB_E46_0;
	pin P22 = IOB_E46_1;
	pin P23 = IOB_E47_0;
	pin P24 = IOB_E47_1;
	pin P25 = IOB_E48_0;
	pin P26 = IOB_E48_1;
	pin R1 = IOB_W39_1;
	pin R2 = IOB_W39_0;
	pin R3 = IOB_W38_1;
	pin R4 = GND;
	pin R5 = IOB_W36_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W35_1;
	pin R8 = IOB_W35_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E38_0;
	pin R20 = IOB_E38_1;
	pin R21 = IOB_E39_0;
	pin R22 = IOB_E39_1;
	pin R23 = GND;
	pin R24 = IOB_E40_1;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = IOB_W33_1;
	pin T2 = IOB_W33_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W38_0;
	pin T5 = IOB_W32_1;
	pin T6 = IOB_W32_0;
	pin T7 = IOB_W30_1;
	pin T8 = IOB_W30_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E33_0;
	pin T20 = IOB_E33_1;
	pin T21 = IOB_E34_0;
	pin T22 = IOB_E34_1;
	pin T23 = IOB_E40_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E35_0;
	pin T26 = IOB_E35_1;
	pin U1 = IOB_W29_1;
	pin U2 = IOB_W29_0;
	pin U3 = IOB_W27_1;
	pin U4 = IOB_W27_0;
	pin U5 = IOB_W26_1;
	pin U6 = IOB_W26_0;
	pin U7 = IOB_W22_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E22_1;
	pin U21 = IOB_E25_0;
	pin U22 = IOB_E25_1;
	pin U23 = IOB_E27_0;
	pin U24 = IOB_E27_1;
	pin U25 = IOB_E32_0;
	pin U26 = IOB_E32_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W24_1;
	pin V3 = IOB_W24_0;
	pin V4 = IOB_W23_1;
	pin V5 = IOB_W23_0;
	pin V6 = IOB_W18_0;
	pin V7 = IOB_W22_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E18_1;
	pin V22 = IOB_E23_0;
	pin V23 = IOB_E23_1;
	pin V24 = IOB_E24_0;
	pin V25 = IOB_E24_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W21_1;
	pin W2 = IOB_W21_0;
	pin W3 = IOB_W19_1;
	pin W4 = IOB_W19_0;
	pin W5 = IOB_W18_1;
	pin W6 = IOB_W16_1;
	pin W7 = IOB_W16_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S30_0;
	pin W12 = IOB_S33_0;
	pin W13 = IOB_S36_0;
	pin W14 = IOB_S44_0;
	pin W15 = IOB_S44_2;
	pin W16 = IOB_S48_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E12_0;
	pin W21 = IOB_E12_1;
	pin W22 = IOB_E18_0;
	pin W23 = IOB_E19_0;
	pin W24 = IOB_E19_1;
	pin W25 = IOB_E21_0;
	pin W26 = IOB_E21_1;
	pin Y1 = IOB_W12_1;
	pin Y2 = IOB_W12_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W10_1;
	pin Y5 = IOB_W10_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S15_2;
	pin Y9 = IOB_S21_0;
	pin Y10 = IOB_S24_0;
	pin Y11 = IOB_S30_1;
	pin Y12 = IOB_S33_1;
	pin Y13 = IOB_S36_1;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S44_1;
	pin Y16 = IOB_S47_1;
	pin Y17 = IOB_S53_2;
	pin Y18 = IOB_S56_1;
	pin Y19 = IOB_S61_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E10_0;
	pin Y23 = IOB_E10_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E16_0;
	pin Y26 = IOB_E16_1;
	pin AA1 = IOB_W11_1;
	pin AA2 = IOB_W11_0;
	pin AA3 = IOB_W9_1;
	pin AA4 = IOB_W9_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S13_2;
	pin AA8 = IOB_S16_0;
	pin AA9 = IOB_S21_1;
	pin AA10 = IOB_S24_1;
	pin AA11 = IOB_S31_0;
	pin AA12 = IOB_S34_0;
	pin AA13 = IOB_S36_2;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S43_1;
	pin AA16 = IOB_S47_0;
	pin AA17 = IOB_S53_0;
	pin AA18 = IOB_S56_0;
	pin AA19 = IOB_S61_0;
	pin AA20 = IOB_S61_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E9_0;
	pin AA24 = IOB_E9_1;
	pin AA25 = IOB_E11_0;
	pin AA26 = IOB_E11_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S14_0;
	pin AB8 = IOB_S16_1;
	pin AB9 = IOB_S21_2;
	pin AB10 = IOB_S28_0;
	pin AB11 = IOB_S31_1;
	pin AB12 = IOB_S34_1;
	pin AB13 = IOB_S37_0;
	pin AB14 = IOB_S40_2;
	pin AB15 = IOB_S43_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S49_0;
	pin AB18 = IOB_S55_1;
	pin AB19 = IOB_S60_1;
	pin AB20 = IOB_S63_1;
	pin AB21 = IOB_S65_1;
	pin AB22 = IOB_S76_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S12_0;
	pin AC7 = IOB_S14_1;
	pin AC8 = IOB_S17_0;
	pin AC9 = IOB_S22_1;
	pin AC10 = IOB_S28_1;
	pin AC11 = IOB_S32_2;
	pin AC12 = GND;
	pin AC13 = IOB_S37_1;
	pin AC14 = IOB_S40_1;
	pin AC15 = GND;
	pin AC16 = IOB_S46_0;
	pin AC17 = IOB_S53_1;
	pin AC18 = IOB_S55_0;
	pin AC19 = IOB_S60_0;
	pin AC20 = IOB_S63_0;
	pin AC21 = IOB_S65_0;
	pin AC22 = IOB_S76_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S12_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S17_1;
	pin AD9 = IOB_S23_0;
	pin AD10 = IOB_S28_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S34_2;
	pin AD13 = IOB_S38_0;
	pin AD14 = IOB_S40_0;
	pin AD15 = IOB_S42_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S49_1;
	pin AD18 = IOB_S54_1;
	pin AD19 = IOB_S57_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S64_1;
	pin AD22 = IOB_S66_1;
	pin AD23 = IOB_S67_2;
	pin AD24 = GND;
	pin AD25 = IOB_S76_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S13_0;
	pin AE7 = IOB_S15_0;
	pin AE8 = IOB_S20_0;
	pin AE9 = IOB_S23_1;
	pin AE10 = IOB_S29_0;
	pin AE11 = IOB_S32_0;
	pin AE12 = IOB_S35_0;
	pin AE13 = IOB_S38_1;
	pin AE14 = IOB_S39_1;
	pin AE15 = IOB_S42_1;
	pin AE16 = IOB_S45_1;
	pin AE17 = IOB_S48_1;
	pin AE18 = IOB_S54_0;
	pin AE19 = IOB_S57_1;
	pin AE20 = IOB_S62_1;
	pin AE21 = IOB_S64_0;
	pin AE22 = IOB_S66_0;
	pin AE23 = IOB_S67_1;
	pin AE24 = IOB_S68_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S13_1;
	pin AF7 = IOB_S15_1;
	pin AF8 = IOB_S20_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S29_1;
	pin AF11 = IOB_S32_1;
	pin AF12 = IOB_S35_1;
	pin AF13 = IOB_S38_2;
	pin AF14 = IOB_S39_0;
	pin AF15 = IOB_S42_0;
	pin AF16 = IOB_S45_0;
	pin AF17 = IOB_S48_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S57_0;
	pin AF20 = IOB_S62_0;
	pin AF21 = IOB_S63_2;
	pin AF22 = IOB_S65_2;
	pin AF23 = IOB_S67_0;
	pin AF24 = IOB_S68_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S7_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S53_2;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N24_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N54_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
}

// xc3s4000-fg900 xc3s4000l-fg900
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N12_0;
	pin A9 = IOB_N15_0;
	pin A10 = GND;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N31_0;
	pin A14 = GND;
	pin A15 = IOB_N38_0;
	pin A16 = IOB_N39_2;
	pin A17 = GND;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N55_1;
	pin A21 = GND;
	pin A22 = IOB_N61_1;
	pin A23 = IOB_N65_1;
	pin A24 = IOB_N69_1;
	pin A25 = GND;
	pin A26 = IOB_N73_1;
	pin A27 = IOB_N76_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N8_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N15_1;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N22_1;
	pin B12 = IOB_N28_1;
	pin B13 = IOB_N31_1;
	pin B14 = IOB_N34_0;
	pin B15 = IOB_N38_1;
	pin B16 = IOB_N39_1;
	pin B17 = IOB_N43_1;
	pin B18 = IOB_N46_0;
	pin B19 = IOB_N49_0;
	pin B20 = IOB_N55_0;
	pin B21 = IOB_N59_1;
	pin B22 = IOB_N61_0;
	pin B23 = IOB_N65_0;
	pin B24 = IOB_N69_0;
	pin B25 = IOB_N72_1;
	pin B26 = IOB_N73_0;
	pin B27 = IOB_N76_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W96_0;
	pin C2 = IOB_W96_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N11_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N21_0;
	pin C12 = IOB_N27_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N34_1;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N39_0;
	pin C17 = IOB_N43_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N50_1;
	pin C20 = IOB_N56_1;
	pin C21 = IOB_N59_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N66_1;
	pin C24 = IOB_N70_1;
	pin C25 = IOB_N72_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N75_0;
	pin C28 = TDO;
	pin C29 = IOB_E96_1;
	pin C30 = IOB_E96_0;
	pin D1 = IOB_W94_0;
	pin D2 = IOB_W94_1;
	pin D3 = IOB_W95_0;
	pin D4 = IOB_W95_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N11_1;
	pin D9 = IOB_N14_0;
	pin D10 = VCCAUX;
	pin D11 = IOB_N21_1;
	pin D12 = IOB_N27_1;
	pin D13 = IOB_N31_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N37_1;
	pin D16 = IOB_N40_1;
	pin D17 = VCCAUX;
	pin D18 = IOB_N47_1;
	pin D19 = IOB_N50_0;
	pin D20 = IOB_N56_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N62_1;
	pin D23 = IOB_N66_0;
	pin D24 = IOB_N70_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N75_1;
	pin D27 = IOB_E95_1;
	pin D28 = IOB_E95_0;
	pin D29 = IOB_E94_1;
	pin D30 = IOB_E94_0;
	pin E1 = IOB_W93_0;
	pin E2 = IOB_W93_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W92_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N10_0;
	pin E9 = IOB_N14_1;
	pin E10 = GND;
	pin E11 = IOB_N20_0;
	pin E12 = IOB_N25_0;
	pin E13 = IOB_N30_0;
	pin E14 = GND;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N40_0;
	pin E17 = GND;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N52_1;
	pin E20 = IOB_N57_1;
	pin E21 = GND;
	pin E22 = IOB_N62_0;
	pin E23 = IOB_N63_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N72_2;
	pin E26 = GND;
	pin E27 = IOB_E92_1;
	pin E28 = VCCO2;
	pin E29 = IOB_E93_1;
	pin E30 = IOB_E93_0;
	pin F1 = GND;
	pin F2 = IOB_W91_0;
	pin F3 = IOB_W91_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N14_2;
	pin F10 = IOB_N16_0;
	pin F11 = IOB_N20_1;
	pin F12 = IOB_N25_1;
	pin F13 = IOB_N30_1;
	pin F14 = IOB_N33_0;
	pin F15 = IOB_N36_0;
	pin F16 = IOB_N41_2;
	pin F17 = IOB_N44_1;
	pin F18 = IOB_N49_2;
	pin F19 = IOB_N52_0;
	pin F20 = IOB_N57_0;
	pin F21 = IOB_N60_1;
	pin F22 = IOB_N63_1;
	pin F23 = IOB_N67_1;
	pin F24 = IOB_N71_1;
	pin F25 = IOB_N71_0;
	pin F26 = IOB_E92_0;
	pin F27 = VCCAUX;
	pin F28 = IOB_E91_1;
	pin F29 = IOB_E91_0;
	pin F30 = GND;
	pin G1 = IOB_W87_0;
	pin G2 = IOB_W87_1;
	pin G3 = IOB_W88_0;
	pin G4 = IOB_W88_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W86_1;
	pin G7 = IOB_N9_1;
	pin G8 = IOB_N10_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N16_1;
	pin G11 = IOB_N19_0;
	pin G12 = IOB_N24_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N33_1;
	pin G15 = IOB_N36_1;
	pin G16 = IOB_N41_1;
	pin G17 = IOB_N44_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N53_1;
	pin G20 = IOB_N58_1;
	pin G21 = IOB_N60_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N67_0;
	pin G24 = IOB_N68_0;
	pin G25 = IOB_E86_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E88_1;
	pin G28 = IOB_E88_0;
	pin G29 = IOB_E87_1;
	pin G30 = IOB_E87_0;
	pin H1 = IOB_W82_0;
	pin H2 = IOB_W82_1;
	pin H3 = IOB_W84_0;
	pin H4 = IOB_W84_1;
	pin H5 = IOB_W85_0;
	pin H6 = IOB_W85_1;
	pin H7 = IOB_W86_0;
	pin H8 = IOB_N9_0;
	pin H9 = IOB_N13_0;
	pin H10 = GND;
	pin H11 = IOB_N19_1;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N29_0;
	pin H14 = GND;
	pin H15 = IOB_N35_0;
	pin H16 = IOB_N41_0;
	pin H17 = GND;
	pin H18 = IOB_N48_1;
	pin H19 = IOB_N53_0;
	pin H20 = IOB_N58_0;
	pin H21 = GND;
	pin H22 = IOB_N64_1;
	pin H23 = IOB_N68_1;
	pin H24 = IOB_E86_0;
	pin H25 = IOB_E85_1;
	pin H26 = IOB_E85_0;
	pin H27 = IOB_E84_1;
	pin H28 = IOB_E84_0;
	pin H29 = IOB_E82_1;
	pin H30 = IOB_E82_0;
	pin J1 = IOB_W80_0;
	pin J2 = IOB_W80_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W81_0;
	pin J5 = IOB_W81_1;
	pin J6 = IOB_W83_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W79_1;
	pin J9 = IOB_N13_1;
	pin J10 = IOB_N18_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N23_0;
	pin J13 = IOB_N29_1;
	pin J14 = IOB_N32_0;
	pin J15 = IOB_N35_1;
	pin J16 = IOB_N42_1;
	pin J17 = IOB_N43_2;
	pin J18 = IOB_N48_0;
	pin J19 = IOB_N54_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N62_2;
	pin J22 = IOB_N64_0;
	pin J23 = IOB_E79_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E83_0;
	pin J26 = IOB_E81_1;
	pin J27 = IOB_E81_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E80_1;
	pin J30 = IOB_E80_0;
	pin K1 = GND;
	pin K2 = IOB_W76_0;
	pin K3 = IOB_W76_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W78_0;
	pin K7 = IOB_W78_1;
	pin K8 = GND;
	pin K9 = IOB_W79_0;
	pin K10 = IOB_W75_1;
	pin K11 = IOB_N18_0;
	pin K12 = IOB_N23_1;
	pin K13 = IOB_N29_2;
	pin K14 = IOB_N32_1;
	pin K15 = IOB_N33_2;
	pin K16 = IOB_N42_0;
	pin K17 = IOB_N45_1;
	pin K18 = IOB_N45_0;
	pin K19 = IOB_N54_0;
	pin K20 = IOB_N60_2;
	pin K21 = IOB_E75_1;
	pin K22 = IOB_E79_0;
	pin K23 = GND;
	pin K24 = IOB_E78_1;
	pin K25 = IOB_E78_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = IOB_E76_1;
	pin K29 = IOB_E76_0;
	pin K30 = GND;
	pin L1 = IOB_W70_0;
	pin L2 = IOB_W70_1;
	pin L3 = IOB_W72_0;
	pin L4 = IOB_W72_1;
	pin L5 = IOB_W73_0;
	pin L6 = IOB_W73_1;
	pin L7 = IOB_W74_0;
	pin L8 = IOB_W74_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W75_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = IOB_E75_0;
	pin L22 = VCCO2;
	pin L23 = IOB_E74_1;
	pin L24 = IOB_E74_0;
	pin L25 = IOB_E73_1;
	pin L26 = IOB_E73_0;
	pin L27 = IOB_E72_1;
	pin L28 = IOB_E72_0;
	pin L29 = IOB_E70_1;
	pin L30 = IOB_E70_0;
	pin M1 = IOB_W65_0;
	pin M2 = IOB_W65_1;
	pin M3 = IOB_W67_0;
	pin M4 = IOB_W67_1;
	pin M5 = IOB_W62_1;
	pin M6 = IOB_W68_0;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W69_0;
	pin M9 = IOB_W69_1;
	pin M10 = IOB_W64_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E64_1;
	pin M22 = IOB_E69_1;
	pin M23 = IOB_E69_0;
	pin M24 = IOB_E68_1;
	pin M25 = IOB_E68_0;
	pin M26 = IOB_E62_1;
	pin M27 = IOB_E67_1;
	pin M28 = IOB_E67_0;
	pin M29 = IOB_E65_1;
	pin M30 = IOB_E65_0;
	pin N1 = IOB_W59_0;
	pin N2 = IOB_W59_1;
	pin N3 = VCCO7;
	pin N4 = IOB_W61_0;
	pin N5 = IOB_W61_1;
	pin N6 = IOB_W62_0;
	pin N7 = VCCO7;
	pin N8 = IOB_W63_0;
	pin N9 = IOB_W63_1;
	pin N10 = IOB_W64_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E64_0;
	pin N22 = IOB_E63_1;
	pin N23 = IOB_E63_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E62_0;
	pin N26 = IOB_E61_1;
	pin N27 = IOB_E61_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E59_1;
	pin N30 = IOB_E59_0;
	pin P1 = GND;
	pin P2 = IOB_W56_0;
	pin P3 = IOB_W56_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W57_0;
	pin P7 = IOB_W57_1;
	pin P8 = GND;
	pin P9 = IOB_W58_0;
	pin P10 = IOB_W58_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E58_1;
	pin P22 = IOB_E58_0;
	pin P23 = GND;
	pin P24 = IOB_E57_1;
	pin P25 = IOB_E57_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E56_1;
	pin P29 = IOB_E56_0;
	pin P30 = GND;
	pin R1 = IOB_W49_0;
	pin R2 = IOB_W49_1;
	pin R3 = IOB_W50_0;
	pin R4 = IOB_W50_1;
	pin R5 = IOB_W51_0;
	pin R6 = IOB_W51_1;
	pin R7 = IOB_W52_0;
	pin R8 = IOB_W52_1;
	pin R9 = IOB_W55_0;
	pin R10 = IOB_W55_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E55_1;
	pin R22 = IOB_E55_0;
	pin R23 = IOB_E52_1;
	pin R24 = IOB_E52_0;
	pin R25 = IOB_E51_1;
	pin R26 = IOB_E51_0;
	pin R27 = IOB_E50_1;
	pin R28 = IOB_E50_0;
	pin R29 = IOB_E49_1;
	pin R30 = IOB_E49_0;
	pin T1 = IOB_W48_1;
	pin T2 = IOB_W48_0;
	pin T3 = IOB_W47_1;
	pin T4 = IOB_W47_0;
	pin T5 = IOB_W46_1;
	pin T6 = IOB_W46_0;
	pin T7 = IOB_W45_1;
	pin T8 = IOB_W45_0;
	pin T9 = IOB_W42_1;
	pin T10 = IOB_W42_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E42_0;
	pin T22 = IOB_E42_1;
	pin T23 = IOB_E45_0;
	pin T24 = IOB_E45_1;
	pin T25 = IOB_E46_0;
	pin T26 = IOB_E46_1;
	pin T27 = IOB_E47_0;
	pin T28 = IOB_E47_1;
	pin T29 = IOB_E48_0;
	pin T30 = IOB_E48_1;
	pin U1 = GND;
	pin U2 = IOB_W41_1;
	pin U3 = IOB_W41_0;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W40_1;
	pin U7 = IOB_W40_0;
	pin U8 = GND;
	pin U9 = IOB_W39_1;
	pin U10 = IOB_W39_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E39_0;
	pin U22 = IOB_E39_1;
	pin U23 = GND;
	pin U24 = IOB_E40_0;
	pin U25 = IOB_E40_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E41_0;
	pin U29 = IOB_E41_1;
	pin U30 = GND;
	pin V1 = IOB_W38_1;
	pin V2 = IOB_W38_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W36_1;
	pin V5 = IOB_W36_0;
	pin V6 = IOB_W35_1;
	pin V7 = VCCO6;
	pin V8 = IOB_W34_1;
	pin V9 = IOB_W34_0;
	pin V10 = IOB_W33_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E33_1;
	pin V22 = IOB_E34_0;
	pin V23 = IOB_E34_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E35_1;
	pin V26 = IOB_E36_0;
	pin V27 = IOB_E36_1;
	pin V28 = VCCO3;
	pin V29 = IOB_E38_0;
	pin V30 = IOB_E38_1;
	pin W1 = IOB_W32_1;
	pin W2 = IOB_W32_0;
	pin W3 = IOB_W30_1;
	pin W4 = IOB_W30_0;
	pin W5 = IOB_W35_0;
	pin W6 = IOB_W29_1;
	pin W7 = IOB_W29_0;
	pin W8 = IOB_W28_1;
	pin W9 = IOB_W28_0;
	pin W10 = IOB_W33_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E33_0;
	pin W22 = IOB_E28_0;
	pin W23 = IOB_E28_1;
	pin W24 = IOB_E29_0;
	pin W25 = IOB_E29_1;
	pin W26 = IOB_E35_0;
	pin W27 = IOB_E30_0;
	pin W28 = IOB_E30_1;
	pin W29 = IOB_E32_0;
	pin W30 = IOB_E32_1;
	pin Y1 = IOB_W27_1;
	pin Y2 = IOB_W27_0;
	pin Y3 = IOB_W25_1;
	pin Y4 = IOB_W25_0;
	pin Y5 = IOB_W24_1;
	pin Y6 = IOB_W24_0;
	pin Y7 = IOB_W23_1;
	pin Y8 = IOB_W23_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W22_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E22_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E23_0;
	pin Y24 = IOB_E23_1;
	pin Y25 = IOB_E24_0;
	pin Y26 = IOB_E24_1;
	pin Y27 = IOB_E25_0;
	pin Y28 = IOB_E25_1;
	pin Y29 = IOB_E27_0;
	pin Y30 = IOB_E27_1;
	pin AA1 = GND;
	pin AA2 = IOB_W21_1;
	pin AA3 = IOB_W21_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W19_1;
	pin AA7 = IOB_W19_0;
	pin AA8 = GND;
	pin AA9 = IOB_W18_1;
	pin AA10 = IOB_W22_0;
	pin AA11 = IOB_S17_2;
	pin AA12 = IOB_S28_0;
	pin AA13 = IOB_S28_1;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S34_2;
	pin AA16 = IOB_S44_2;
	pin AA17 = IOB_S45_1;
	pin AA18 = IOB_S48_2;
	pin AA19 = IOB_S54_1;
	pin AA20 = IOB_S59_0;
	pin AA21 = IOB_E22_0;
	pin AA22 = IOB_E18_1;
	pin AA23 = GND;
	pin AA24 = IOB_E19_0;
	pin AA25 = IOB_E19_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E21_0;
	pin AA29 = IOB_E21_1;
	pin AA30 = GND;
	pin AB1 = IOB_W17_1;
	pin AB2 = IOB_W17_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W16_1;
	pin AB5 = IOB_W16_0;
	pin AB6 = IOB_W14_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W18_0;
	pin AB9 = IOB_S13_0;
	pin AB10 = IOB_S15_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S22_1;
	pin AB13 = IOB_S29_0;
	pin AB14 = IOB_S32_1;
	pin AB15 = IOB_S35_0;
	pin AB16 = IOB_S42_1;
	pin AB17 = IOB_S45_0;
	pin AB18 = IOB_S48_1;
	pin AB19 = IOB_S54_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S59_1;
	pin AB22 = IOB_S64_1;
	pin AB23 = IOB_E18_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E14_1;
	pin AB26 = IOB_E16_0;
	pin AB27 = IOB_E16_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E17_0;
	pin AB30 = IOB_E17_1;
	pin AC1 = IOB_W15_1;
	pin AC2 = IOB_W15_0;
	pin AC3 = IOB_W13_1;
	pin AC4 = IOB_W13_0;
	pin AC5 = IOB_W12_1;
	pin AC6 = IOB_W12_0;
	pin AC7 = IOB_W11_1;
	pin AC8 = IOB_S9_0;
	pin AC9 = IOB_S13_1;
	pin AC10 = GND;
	pin AC11 = IOB_S22_0;
	pin AC12 = IOB_S23_0;
	pin AC13 = IOB_S29_1;
	pin AC14 = GND;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S42_0;
	pin AC17 = GND;
	pin AC18 = IOB_S48_0;
	pin AC19 = IOB_S53_1;
	pin AC20 = IOB_S58_1;
	pin AC21 = GND;
	pin AC22 = IOB_S64_0;
	pin AC23 = IOB_S68_0;
	pin AC24 = IOB_E11_1;
	pin AC25 = IOB_E12_0;
	pin AC26 = IOB_E12_1;
	pin AC27 = IOB_E13_0;
	pin AC28 = IOB_E13_1;
	pin AC29 = IOB_E15_0;
	pin AC30 = IOB_E15_1;
	pin AD1 = IOB_W10_1;
	pin AD2 = IOB_W10_0;
	pin AD3 = IOB_W9_1;
	pin AD4 = IOB_W9_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W11_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = IOB_S9_1;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S18_0;
	pin AD11 = IOB_S18_1;
	pin AD12 = IOB_S23_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S36_0;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_1;
	pin AD17 = IOB_S44_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S53_0;
	pin AD20 = IOB_S58_0;
	pin AD21 = IOB_S61_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S67_2;
	pin AD24 = IOB_S68_1;
	pin AD25 = IOB_E11_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E9_0;
	pin AD28 = IOB_E9_1;
	pin AD29 = IOB_E10_0;
	pin AD30 = IOB_E10_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = IOB_S10_0;
	pin AE9 = IOB_S16_0;
	pin AE10 = IOB_S16_1;
	pin AE11 = IOB_S19_0;
	pin AE12 = IOB_S24_0;
	pin AE13 = IOB_S33_0;
	pin AE14 = IOB_S33_1;
	pin AE15 = IOB_S36_2;
	pin AE16 = IOB_S41_0;
	pin AE17 = IOB_S44_0;
	pin AE18 = IOB_S47_1;
	pin AE19 = IOB_S52_1;
	pin AE20 = IOB_S57_1;
	pin AE21 = IOB_S61_0;
	pin AE22 = IOB_S63_2;
	pin AE23 = IOB_S67_1;
	pin AE24 = IOB_S71_0;
	pin AE25 = IOB_S71_1;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = IOB_S10_1;
	pin AF9 = IOB_S14_0;
	pin AF10 = GND;
	pin AF11 = IOB_S19_1;
	pin AF12 = IOB_S24_1;
	pin AF13 = IOB_S30_0;
	pin AF14 = GND;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S40_2;
	pin AF17 = GND;
	pin AF18 = IOB_S47_0;
	pin AF19 = IOB_S52_0;
	pin AF20 = IOB_S57_0;
	pin AF21 = GND;
	pin AF22 = IOB_S63_1;
	pin AF23 = IOB_S67_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S73_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = IOB_S11_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S20_0;
	pin AG12 = IOB_S25_0;
	pin AG13 = IOB_S30_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S37_1;
	pin AG16 = IOB_S40_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S46_2;
	pin AG19 = IOB_S50_1;
	pin AG20 = IOB_S56_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S63_0;
	pin AG23 = IOB_S66_1;
	pin AG24 = IOB_S70_1;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S73_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = IOB_S11_1;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S17_0;
	pin AH11 = IOB_S20_1;
	pin AH12 = IOB_S25_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S34_0;
	pin AH15 = IOB_S38_0;
	pin AH16 = IOB_S40_0;
	pin AH17 = IOB_S43_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S50_0;
	pin AH20 = IOB_S56_0;
	pin AH21 = IOB_S60_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S66_0;
	pin AH24 = IOB_S70_0;
	pin AH25 = IOB_S72_1;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S73_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = IOB_S8_0;
	pin AJ8 = IOB_S12_0;
	pin AJ9 = IOB_S15_0;
	pin AJ10 = IOB_S17_1;
	pin AJ11 = IOB_S21_0;
	pin AJ12 = IOB_S27_0;
	pin AJ13 = IOB_S31_0;
	pin AJ14 = IOB_S34_1;
	pin AJ15 = IOB_S38_1;
	pin AJ16 = IOB_S39_1;
	pin AJ17 = IOB_S43_0;
	pin AJ18 = IOB_S46_1;
	pin AJ19 = IOB_S49_1;
	pin AJ20 = IOB_S55_1;
	pin AJ21 = IOB_S60_0;
	pin AJ22 = IOB_S62_1;
	pin AJ23 = IOB_S65_1;
	pin AJ24 = IOB_S69_1;
	pin AJ25 = IOB_S72_0;
	pin AJ26 = IOB_S75_1;
	pin AJ27 = IOB_S76_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = IOB_S8_1;
	pin AK8 = IOB_S12_1;
	pin AK9 = IOB_S15_1;
	pin AK10 = GND;
	pin AK11 = IOB_S21_1;
	pin AK12 = IOB_S27_1;
	pin AK13 = IOB_S31_1;
	pin AK14 = GND;
	pin AK15 = IOB_S38_2;
	pin AK16 = IOB_S39_0;
	pin AK17 = GND;
	pin AK18 = IOB_S46_0;
	pin AK19 = IOB_S49_0;
	pin AK20 = IOB_S55_0;
	pin AK21 = GND;
	pin AK22 = IOB_S62_0;
	pin AK23 = IOB_S65_0;
	pin AK24 = IOB_S69_0;
	pin AK25 = GND;
	pin AK26 = IOB_S75_0;
	pin AK27 = IOB_S76_0;
	pin AK28 = IOB_S76_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W15_1;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W52_1;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E15_1;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S2_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
}

// xc3s5000-fg1156
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = GND;
	pin A6 = IOB_N6_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N11_0;
	pin A9 = GND;
	pin A10 = IOB_N17_0;
	pin A11 = IOB_N19_0;
	pin A12 = IOB_N24_0;
	pin A13 = GND;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N36_0;
	pin A16 = GND;
	pin A17 = IOB_N42_0;
	pin A18 = IOB_N43_2;
	pin A19 = GND;
	pin A20 = IOB_N49_1;
	pin A21 = IOB_N53_1;
	pin A22 = GND;
	pin A23 = IOB_N61_1;
	pin A24 = IOB_N65_1;
	pin A25 = IOB_N68_1;
	pin A26 = GND;
	pin A27 = IOB_N74_1;
	pin A28 = IOB_N76_1;
	pin A29 = IOB_N79_1;
	pin A30 = GND;
	pin A31 = IOB_N83_1;
	pin A32 = IOB_N84_1;
	pin A33 = GND;
	pin A34 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N6_1;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N11_1;
	pin B9 = IOB_N14_2;
	pin B10 = IOB_N17_1;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N24_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N32_1;
	pin B15 = IOB_N36_1;
	pin B16 = IOB_N38_0;
	pin B17 = IOB_N42_1;
	pin B18 = IOB_N43_1;
	pin B19 = IOB_N47_1;
	pin B20 = IOB_N49_0;
	pin B21 = IOB_N53_0;
	pin B22 = VCCO1;
	pin B23 = IOB_N61_0;
	pin B24 = IOB_N65_0;
	pin B25 = IOB_N68_0;
	pin B26 = IOB_N72_2;
	pin B27 = IOB_N74_0;
	pin B28 = IOB_N76_0;
	pin B29 = IOB_N79_0;
	pin B30 = IOB_N81_1;
	pin B31 = IOB_N83_0;
	pin B32 = IOB_N84_0;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = IOB_W104_0;
	pin C2 = IOB_W104_1;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_0;
	pin C11 = GND;
	pin C12 = IOB_N23_0;
	pin C13 = IOB_N26_0;
	pin C14 = IOB_N31_0;
	pin C15 = IOB_N35_0;
	pin C16 = IOB_N38_1;
	pin C17 = IOB_N41_0;
	pin C18 = IOB_N43_0;
	pin C19 = IOB_N47_0;
	pin C20 = IOB_N50_1;
	pin C21 = IOB_N54_1;
	pin C22 = IOB_N58_1;
	pin C23 = IOB_N62_2;
	pin C24 = GND;
	pin C25 = IOB_N69_1;
	pin C26 = IOB_N72_1;
	pin C27 = VCCO1;
	pin C28 = IOB_N77_1;
	pin C29 = IOB_N80_1;
	pin C30 = IOB_N81_0;
	pin C31 = VCCO1;
	pin C32 = GND;
	pin C33 = IOB_E104_1;
	pin C34 = IOB_E104_0;
	pin D1 = IOB_W103_0;
	pin D2 = IOB_W103_1;
	pin D3 = VCCO7;
	pin D4 = PROG_B;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N10_0;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_1;
	pin D11 = VCCO0;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N31_1;
	pin D15 = IOB_N35_1;
	pin D16 = VCCO0;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N44_1;
	pin D19 = VCCO1;
	pin D20 = IOB_N50_0;
	pin D21 = IOB_N54_0;
	pin D22 = IOB_N58_0;
	pin D23 = IOB_N62_1;
	pin D24 = VCCO1;
	pin D25 = IOB_N69_0;
	pin D26 = IOB_N72_0;
	pin D27 = IOB_N75_1;
	pin D28 = IOB_N77_0;
	pin D29 = IOB_N80_0;
	pin D30 = IOB_N83_2;
	pin D31 = TCK;
	pin D32 = VCCO2;
	pin D33 = IOB_E103_1;
	pin D34 = IOB_E103_0;
	pin E1 = GND;
	pin E2 = IOB_W102_0;
	pin E3 = IOB_W102_1;
	pin E4 = TDI;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = IOB_N7_0;
	pin E8 = IOB_N10_1;
	pin E9 = GND;
	pin E10 = IOB_N16_2;
	pin E11 = VCCAUX;
	pin E12 = IOB_N22_0;
	pin E13 = GND;
	pin E14 = IOB_N30_0;
	pin E15 = VCCAUX;
	pin E16 = GND;
	pin E17 = IOB_N41_2;
	pin E18 = IOB_N44_0;
	pin E19 = GND;
	pin E20 = VCCAUX;
	pin E21 = IOB_N55_2;
	pin E22 = GND;
	pin E23 = IOB_N62_0;
	pin E24 = VCCAUX;
	pin E25 = IOB_N70_2;
	pin E26 = GND;
	pin E27 = IOB_N75_0;
	pin E28 = IOB_N78_1;
	pin E29 = VCCAUX;
	pin E30 = GND;
	pin E31 = TDO;
	pin E32 = IOB_E102_1;
	pin E33 = IOB_E102_0;
	pin E34 = GND;
	pin F1 = IOB_W100_0;
	pin F2 = IOB_W100_1;
	pin F3 = IOB_W101_0;
	pin F4 = IOB_W101_1;
	pin F5 = VCCAUX;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N7_1;
	pin F8 = IOB_N8_2;
	pin F9 = IOB_N12_0;
	pin F10 = IOB_N15_0;
	pin F11 = IOB_N18_0;
	pin F12 = IOB_N22_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N30_1;
	pin F15 = IOB_N34_0;
	pin F16 = IOB_N37_0;
	pin F17 = IOB_N40_0;
	pin F18 = IOB_N45_2;
	pin F19 = IOB_N48_1;
	pin F20 = IOB_N51_1;
	pin F21 = IOB_N55_1;
	pin F22 = VCCO1;
	pin F23 = IOB_N63_1;
	pin F24 = IOB_N66_1;
	pin F25 = IOB_N70_1;
	pin F26 = IOB_N73_1;
	pin F27 = IOB_N78_2;
	pin F28 = IOB_N78_0;
	pin F29 = IOB_N80_2;
	pin F30 = VCCAUX;
	pin F31 = IOB_E101_1;
	pin F32 = IOB_E101_0;
	pin F33 = IOB_E100_1;
	pin F34 = IOB_E100_0;
	pin G1 = IOB_W96_0;
	pin G2 = IOB_W97_1;
	pin G3 = IOB_W98_0;
	pin G4 = IOB_W98_1;
	pin G5 = IOB_W99_0;
	pin G6 = IOB_W99_1;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N12_1;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N18_1;
	pin G12 = IOB_N22_2;
	pin G13 = IOB_N25_0;
	pin G14 = IOB_N29_0;
	pin G15 = IOB_N34_1;
	pin G16 = IOB_N37_1;
	pin G17 = IOB_N40_1;
	pin G18 = IOB_N45_1;
	pin G19 = IOB_N48_0;
	pin G20 = IOB_N51_0;
	pin G21 = IOB_N55_0;
	pin G22 = IOB_N59_1;
	pin G23 = IOB_N63_0;
	pin G24 = IOB_N66_0;
	pin G25 = IOB_N70_0;
	pin G26 = IOB_N73_0;
	pin G27 = VCCO1;
	pin G28 = GND;
	pin G29 = IOB_E99_1;
	pin G30 = IOB_E99_0;
	pin G31 = IOB_E98_1;
	pin G32 = IOB_E98_0;
	pin G33 = IOB_E97_1;
	pin G34 = IOB_E96_0;
	pin H1 = IOB_W94_0;
	pin H2 = IOB_W94_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W92_1;
	pin H5 = IOB_W95_0;
	pin H6 = IOB_W95_1;
	pin H7 = VCCO7;
	pin H8 = IOB_N6_2;
	pin H9 = IOB_N12_2;
	pin H10 = IOB_N14_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N21_0;
	pin H13 = IOB_N25_1;
	pin H14 = IOB_N29_1;
	pin H15 = VCCO0;
	pin H16 = VCCAUX;
	pin H17 = IOB_N39_0;
	pin H18 = IOB_N45_0;
	pin H19 = VCCAUX;
	pin H20 = VCCO1;
	pin H21 = IOB_N56_1;
	pin H22 = IOB_N59_0;
	pin H23 = IOB_N64_2;
	pin H24 = VCCO1;
	pin H25 = IOB_N71_1;
	pin H26 = IOB_N74_2;
	pin H27 = TMS;
	pin H28 = VCCO2;
	pin H29 = IOB_E95_1;
	pin H30 = IOB_E95_0;
	pin H31 = IOB_E92_1;
	pin H32 = VCCO2;
	pin H33 = IOB_E94_1;
	pin H34 = IOB_E94_0;
	pin J1 = GND;
	pin J2 = IOB_W91_0;
	pin J3 = IOB_W91_1;
	pin J4 = IOB_W92_0;
	pin J5 = GND;
	pin J6 = IOB_W93_0;
	pin J7 = IOB_W93_1;
	pin J8 = IOB_W90_1;
	pin J9 = IOB_N10_2;
	pin J10 = IOB_N14_1;
	pin J11 = IOB_N20_2;
	pin J12 = IOB_N21_1;
	pin J13 = GND;
	pin J14 = IOB_N29_2;
	pin J15 = IOB_N33_0;
	pin J16 = GND;
	pin J17 = IOB_N39_1;
	pin J18 = IOB_N46_1;
	pin J19 = GND;
	pin J20 = IOB_N52_1;
	pin J21 = IOB_N56_0;
	pin J22 = GND;
	pin J23 = IOB_N64_1;
	pin J24 = IOB_N67_1;
	pin J25 = IOB_N71_0;
	pin J26 = IOB_N76_2;
	pin J27 = IOB_E90_1;
	pin J28 = IOB_E93_1;
	pin J29 = IOB_E93_0;
	pin J30 = GND;
	pin J31 = IOB_E92_0;
	pin J32 = IOB_E91_1;
	pin J33 = IOB_E91_0;
	pin J34 = GND;
	pin K1 = IOB_W86_0;
	pin K2 = IOB_W86_1;
	pin K3 = IOB_W87_0;
	pin K4 = IOB_W87_1;
	pin K5 = IOB_W88_0;
	pin K6 = IOB_W88_1;
	pin K7 = IOB_W89_0;
	pin K8 = IOB_W89_1;
	pin K9 = IOB_W90_0;
	pin K10 = GND;
	pin K11 = IOB_N18_2;
	pin K12 = IOB_N20_0;
	pin K13 = IOB_N26_2;
	pin K14 = IOB_N27_0;
	pin K15 = IOB_N33_1;
	pin K16 = IOB_N35_2;
	pin K17 = IOB_N39_2;
	pin K18 = IOB_N46_0;
	pin K19 = IOB_N49_2;
	pin K20 = IOB_N52_0;
	pin K21 = IOB_N58_2;
	pin K22 = IOB_N60_1;
	pin K23 = IOB_N64_0;
	pin K24 = IOB_N67_0;
	pin K25 = GND;
	pin K26 = IOB_E90_0;
	pin K27 = IOB_E89_1;
	pin K28 = IOB_E89_0;
	pin K29 = IOB_E88_1;
	pin K30 = IOB_E88_0;
	pin K31 = IOB_E87_1;
	pin K32 = IOB_E87_0;
	pin K33 = IOB_E86_1;
	pin K34 = IOB_E86_0;
	pin L1 = IOB_W82_0;
	pin L2 = IOB_W82_1;
	pin L3 = GND;
	pin L4 = VCCO7;
	pin L5 = VCCAUX;
	pin L6 = IOB_W84_0;
	pin L7 = IOB_W84_1;
	pin L8 = VCCO7;
	pin L9 = IOB_W85_0;
	pin L10 = IOB_W85_1;
	pin L11 = HSWAP_EN;
	pin L12 = IOB_N20_1;
	pin L13 = IOB_N24_2;
	pin L14 = IOB_N27_1;
	pin L15 = IOB_N31_2;
	pin L16 = IOB_N33_2;
	pin L17 = IOB_N37_2;
	pin L18 = IOB_N47_2;
	pin L19 = IOB_N51_2;
	pin L20 = IOB_N53_2;
	pin L21 = IOB_N60_2;
	pin L22 = IOB_N60_0;
	pin L23 = IOB_N66_2;
	pin L24 = IOB_N68_2;
	pin L25 = IOB_E85_1;
	pin L26 = IOB_E85_0;
	pin L27 = VCCO2;
	pin L28 = IOB_E84_1;
	pin L29 = IOB_E84_0;
	pin L30 = VCCAUX;
	pin L31 = VCCO2;
	pin L32 = GND;
	pin L33 = IOB_E82_1;
	pin L34 = IOB_E82_0;
	pin M1 = IOB_W77_0;
	pin M2 = IOB_W77_1;
	pin M3 = IOB_W78_0;
	pin M4 = IOB_W78_1;
	pin M5 = IOB_W79_0;
	pin M6 = IOB_W79_1;
	pin M7 = IOB_W80_0;
	pin M8 = IOB_W80_1;
	pin M9 = IOB_W76_1;
	pin M10 = IOB_W81_0;
	pin M11 = IOB_W81_1;
	pin M12 = VCCINT;
	pin M13 = VCCO0;
	pin M14 = VCCO0;
	pin M15 = VCCO0;
	pin M16 = VCCO0;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCO1;
	pin M20 = VCCO1;
	pin M21 = VCCO1;
	pin M22 = VCCO1;
	pin M23 = VCCINT;
	pin M24 = IOB_E81_1;
	pin M25 = IOB_E81_0;
	pin M26 = IOB_E76_1;
	pin M27 = IOB_E80_1;
	pin M28 = IOB_E80_0;
	pin M29 = IOB_E79_1;
	pin M30 = IOB_E79_0;
	pin M31 = IOB_E78_1;
	pin M32 = IOB_E78_0;
	pin M33 = IOB_E77_1;
	pin M34 = IOB_E77_0;
	pin N1 = GND;
	pin N2 = VCCO7;
	pin N3 = IOB_W74_0;
	pin N4 = IOB_W74_1;
	pin N5 = GND;
	pin N6 = VCCO7;
	pin N7 = IOB_W75_0;
	pin N8 = IOB_W75_1;
	pin N9 = GND;
	pin N10 = IOB_W76_0;
	pin N11 = IOB_W73_1;
	pin N12 = VCCO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO2;
	pin N24 = IOB_E73_1;
	pin N25 = IOB_E76_0;
	pin N26 = GND;
	pin N27 = IOB_E75_1;
	pin N28 = IOB_E75_0;
	pin N29 = VCCO2;
	pin N30 = GND;
	pin N31 = IOB_E74_1;
	pin N32 = IOB_E74_0;
	pin N33 = VCCO2;
	pin N34 = GND;
	pin P1 = IOB_W67_0;
	pin P2 = IOB_W67_1;
	pin P3 = IOB_W68_0;
	pin P4 = IOB_W68_1;
	pin P5 = IOB_W69_0;
	pin P6 = IOB_W69_1;
	pin P7 = IOB_W70_0;
	pin P8 = IOB_W70_1;
	pin P9 = IOB_W72_0;
	pin P10 = IOB_W72_1;
	pin P11 = IOB_W73_0;
	pin P12 = VCCO7;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO2;
	pin P24 = IOB_E73_0;
	pin P25 = IOB_E72_1;
	pin P26 = IOB_E72_0;
	pin P27 = IOB_E70_1;
	pin P28 = IOB_E70_0;
	pin P29 = IOB_E69_1;
	pin P30 = IOB_E69_0;
	pin P31 = IOB_E68_1;
	pin P32 = IOB_E68_0;
	pin P33 = IOB_E67_1;
	pin P34 = IOB_E67_0;
	pin R1 = IOB_W63_0;
	pin R2 = IOB_W63_1;
	pin R3 = IOB_W64_0;
	pin R4 = IOB_W64_1;
	pin R5 = VCCAUX;
	pin R6 = IOB_W65_0;
	pin R7 = IOB_W65_1;
	pin R8 = VCCO7;
	pin R9 = IOB_W62_1;
	pin R10 = IOB_W66_0;
	pin R11 = IOB_W66_1;
	pin R12 = VCCO7;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO2;
	pin R24 = IOB_E66_1;
	pin R25 = IOB_E66_0;
	pin R26 = IOB_E62_1;
	pin R27 = VCCO2;
	pin R28 = IOB_E65_1;
	pin R29 = IOB_E65_0;
	pin R30 = VCCAUX;
	pin R31 = IOB_E64_1;
	pin R32 = IOB_E64_0;
	pin R33 = IOB_E63_1;
	pin R34 = IOB_E63_0;
	pin T1 = GND;
	pin T2 = IOB_W60_0;
	pin T3 = IOB_W60_1;
	pin T4 = VCCO7;
	pin T5 = GND;
	pin T6 = IOB_W61_0;
	pin T7 = IOB_W61_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = IOB_W62_0;
	pin T11 = IOB_W59_1;
	pin T12 = VCCO7;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO2;
	pin T24 = IOB_E59_1;
	pin T25 = IOB_E62_0;
	pin T26 = GND;
	pin T27 = VCCAUX;
	pin T28 = IOB_E61_1;
	pin T29 = IOB_E61_0;
	pin T30 = GND;
	pin T31 = VCCO2;
	pin T32 = IOB_E60_1;
	pin T33 = IOB_E60_0;
	pin T34 = GND;
	pin U1 = IOB_W53_0;
	pin U2 = IOB_W53_1;
	pin U3 = IOB_W54_0;
	pin U4 = IOB_W54_1;
	pin U5 = IOB_W55_0;
	pin U6 = IOB_W55_1;
	pin U7 = IOB_W56_0;
	pin U8 = IOB_W56_1;
	pin U9 = IOB_W57_0;
	pin U10 = IOB_W58_1;
	pin U11 = IOB_W59_0;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = IOB_E59_0;
	pin U25 = IOB_E58_1;
	pin U26 = IOB_E57_0;
	pin U27 = IOB_E56_1;
	pin U28 = IOB_E56_0;
	pin U29 = IOB_E55_1;
	pin U30 = IOB_E55_0;
	pin U31 = IOB_E54_1;
	pin U32 = IOB_E54_0;
	pin U33 = IOB_E53_1;
	pin U34 = IOB_E53_0;
	pin V1 = IOB_W52_1;
	pin V2 = IOB_W52_0;
	pin V3 = IOB_W51_1;
	pin V4 = IOB_W51_0;
	pin V5 = IOB_W50_1;
	pin V6 = IOB_W50_0;
	pin V7 = IOB_W49_1;
	pin V8 = IOB_W49_0;
	pin V9 = IOB_W48_1;
	pin V10 = IOB_W47_0;
	pin V11 = IOB_W46_1;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = IOB_E46_1;
	pin V25 = IOB_E47_0;
	pin V26 = IOB_E48_1;
	pin V27 = IOB_E49_0;
	pin V28 = IOB_E49_1;
	pin V29 = IOB_E50_0;
	pin V30 = IOB_E50_1;
	pin V31 = IOB_E51_0;
	pin V32 = IOB_E51_1;
	pin V33 = IOB_E52_0;
	pin V34 = IOB_E52_1;
	pin W1 = GND;
	pin W2 = IOB_W45_1;
	pin W3 = IOB_W45_0;
	pin W4 = VCCO6;
	pin W5 = GND;
	pin W6 = IOB_W44_1;
	pin W7 = IOB_W44_0;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = IOB_W43_1;
	pin W11 = IOB_W46_0;
	pin W12 = VCCO6;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO3;
	pin W24 = IOB_E46_0;
	pin W25 = IOB_E43_1;
	pin W26 = GND;
	pin W27 = VCCAUX;
	pin W28 = IOB_E44_0;
	pin W29 = IOB_E44_1;
	pin W30 = GND;
	pin W31 = VCCO3;
	pin W32 = IOB_E45_0;
	pin W33 = IOB_E45_1;
	pin W34 = GND;
	pin Y1 = IOB_W42_1;
	pin Y2 = IOB_W42_0;
	pin Y3 = IOB_W41_1;
	pin Y4 = IOB_W41_0;
	pin Y5 = VCCAUX;
	pin Y6 = IOB_W40_1;
	pin Y7 = IOB_W40_0;
	pin Y8 = VCCO6;
	pin Y9 = IOB_W43_0;
	pin Y10 = IOB_W39_1;
	pin Y11 = IOB_W39_0;
	pin Y12 = VCCO6;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO3;
	pin Y24 = IOB_E39_0;
	pin Y25 = IOB_E39_1;
	pin Y26 = IOB_E43_0;
	pin Y27 = VCCO3;
	pin Y28 = IOB_E40_0;
	pin Y29 = IOB_E40_1;
	pin Y30 = VCCAUX;
	pin Y31 = IOB_E41_0;
	pin Y32 = IOB_E41_1;
	pin Y33 = IOB_E42_0;
	pin Y34 = IOB_E42_1;
	pin AA1 = IOB_W38_1;
	pin AA2 = IOB_W38_0;
	pin AA3 = IOB_W37_1;
	pin AA4 = IOB_W37_0;
	pin AA5 = IOB_W36_1;
	pin AA6 = IOB_W36_0;
	pin AA7 = IOB_W35_1;
	pin AA8 = IOB_W35_0;
	pin AA9 = IOB_W33_1;
	pin AA10 = IOB_W33_0;
	pin AA11 = IOB_W32_1;
	pin AA12 = VCCO6;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO3;
	pin AA24 = IOB_E32_1;
	pin AA25 = IOB_E33_0;
	pin AA26 = IOB_E33_1;
	pin AA27 = IOB_E35_0;
	pin AA28 = IOB_E35_1;
	pin AA29 = IOB_E36_0;
	pin AA30 = IOB_E36_1;
	pin AA31 = IOB_E37_0;
	pin AA32 = IOB_E37_1;
	pin AA33 = IOB_E38_0;
	pin AA34 = IOB_E38_1;
	pin AB1 = GND;
	pin AB2 = VCCO6;
	pin AB3 = IOB_W31_1;
	pin AB4 = IOB_W31_0;
	pin AB5 = GND;
	pin AB6 = VCCO6;
	pin AB7 = IOB_W30_1;
	pin AB8 = IOB_W30_0;
	pin AB9 = GND;
	pin AB10 = IOB_W29_1;
	pin AB11 = IOB_W32_0;
	pin AB12 = VCCO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO3;
	pin AB24 = IOB_E32_0;
	pin AB25 = IOB_E29_1;
	pin AB26 = GND;
	pin AB27 = IOB_E30_0;
	pin AB28 = IOB_E30_1;
	pin AB29 = VCCO3;
	pin AB30 = GND;
	pin AB31 = IOB_E31_0;
	pin AB32 = IOB_E31_1;
	pin AB33 = VCCO3;
	pin AB34 = GND;
	pin AC1 = IOB_W28_1;
	pin AC2 = IOB_W28_0;
	pin AC3 = IOB_W27_1;
	pin AC4 = IOB_W27_0;
	pin AC5 = IOB_W26_1;
	pin AC6 = IOB_W26_0;
	pin AC7 = IOB_W25_1;
	pin AC8 = IOB_W25_0;
	pin AC9 = IOB_W29_0;
	pin AC10 = IOB_W24_1;
	pin AC11 = IOB_W24_0;
	pin AC12 = VCCINT;
	pin AC13 = VCCO5;
	pin AC14 = VCCO5;
	pin AC15 = VCCO5;
	pin AC16 = VCCO5;
	pin AC17 = VCCINT;
	pin AC18 = VCCINT;
	pin AC19 = VCCO4;
	pin AC20 = VCCO4;
	pin AC21 = VCCO4;
	pin AC22 = VCCO4;
	pin AC23 = VCCINT;
	pin AC24 = IOB_E24_0;
	pin AC25 = IOB_E24_1;
	pin AC26 = IOB_E29_0;
	pin AC27 = IOB_E25_0;
	pin AC28 = IOB_E25_1;
	pin AC29 = IOB_E26_0;
	pin AC30 = IOB_E26_1;
	pin AC31 = IOB_E27_0;
	pin AC32 = IOB_E27_1;
	pin AC33 = IOB_E28_0;
	pin AC34 = IOB_E28_1;
	pin AD1 = IOB_W23_1;
	pin AD2 = IOB_W23_0;
	pin AD3 = GND;
	pin AD4 = VCCO6;
	pin AD5 = VCCAUX;
	pin AD6 = IOB_W21_1;
	pin AD7 = IOB_W21_0;
	pin AD8 = VCCO6;
	pin AD9 = IOB_W20_1;
	pin AD10 = IOB_W20_0;
	pin AD11 = IOB_S17_2;
	pin AD12 = IOB_S19_2;
	pin AD13 = IOB_S25_0;
	pin AD14 = IOB_S25_2;
	pin AD15 = IOB_S32_2;
	pin AD16 = IOB_S34_2;
	pin AD17 = IOB_S38_2;
	pin AD18 = IOB_S48_2;
	pin AD19 = IOB_S52_2;
	pin AD20 = IOB_S54_2;
	pin AD21 = IOB_S58_1;
	pin AD22 = IOB_S61_2;
	pin AD23 = IOB_S65_1;
	pin AD24 = DONE;
	pin AD25 = IOB_E20_0;
	pin AD26 = IOB_E20_1;
	pin AD27 = VCCO3;
	pin AD28 = IOB_E21_0;
	pin AD29 = IOB_E21_1;
	pin AD30 = VCCAUX;
	pin AD31 = VCCO3;
	pin AD32 = GND;
	pin AD33 = IOB_E23_0;
	pin AD34 = IOB_E23_1;
	pin AE1 = IOB_W19_1;
	pin AE2 = IOB_W19_0;
	pin AE3 = IOB_W18_1;
	pin AE4 = IOB_W18_0;
	pin AE5 = IOB_W17_1;
	pin AE6 = IOB_W17_0;
	pin AE7 = IOB_W16_1;
	pin AE8 = IOB_W16_0;
	pin AE9 = IOB_W15_1;
	pin AE10 = GND;
	pin AE11 = IOB_S18_0;
	pin AE12 = IOB_S21_0;
	pin AE13 = IOB_S25_1;
	pin AE14 = IOB_S27_2;
	pin AE15 = IOB_S33_0;
	pin AE16 = IOB_S36_2;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S46_2;
	pin AE19 = IOB_S50_2;
	pin AE20 = IOB_S52_1;
	pin AE21 = IOB_S58_0;
	pin AE22 = IOB_S59_2;
	pin AE23 = IOB_S65_0;
	pin AE24 = IOB_S67_2;
	pin AE25 = GND;
	pin AE26 = IOB_E15_1;
	pin AE27 = IOB_E16_0;
	pin AE28 = IOB_E16_1;
	pin AE29 = IOB_E17_0;
	pin AE30 = IOB_E17_1;
	pin AE31 = IOB_E18_0;
	pin AE32 = IOB_E18_1;
	pin AE33 = IOB_E19_0;
	pin AE34 = IOB_E19_1;
	pin AF1 = GND;
	pin AF2 = IOB_W14_1;
	pin AF3 = IOB_W14_0;
	pin AF4 = IOB_W13_1;
	pin AF5 = GND;
	pin AF6 = IOB_W12_1;
	pin AF7 = IOB_W12_0;
	pin AF8 = IOB_W15_0;
	pin AF9 = IOB_S9_2;
	pin AF10 = IOB_S14_0;
	pin AF11 = IOB_S18_1;
	pin AF12 = IOB_S21_1;
	pin AF13 = GND;
	pin AF14 = IOB_S29_0;
	pin AF15 = IOB_S33_1;
	pin AF16 = GND;
	pin AF17 = IOB_S39_1;
	pin AF18 = IOB_S46_1;
	pin AF19 = GND;
	pin AF20 = IOB_S52_0;
	pin AF21 = IOB_S56_2;
	pin AF22 = GND;
	pin AF23 = IOB_S64_1;
	pin AF24 = IOB_S65_2;
	pin AF25 = IOB_S71_1;
	pin AF26 = IOB_S75_2;
	pin AF27 = IOB_E15_0;
	pin AF28 = IOB_E12_0;
	pin AF29 = IOB_E12_1;
	pin AF30 = GND;
	pin AF31 = IOB_E13_1;
	pin AF32 = IOB_E14_0;
	pin AF33 = IOB_E14_1;
	pin AF34 = GND;
	pin AG1 = IOB_W11_1;
	pin AG2 = IOB_W11_0;
	pin AG3 = VCCO6;
	pin AG4 = IOB_W13_0;
	pin AG5 = IOB_W10_1;
	pin AG6 = IOB_W10_0;
	pin AG7 = VCCO6;
	pin AG8 = M2;
	pin AG9 = IOB_S11_2;
	pin AG10 = IOB_S14_1;
	pin AG11 = VCCO5;
	pin AG12 = IOB_S21_2;
	pin AG13 = IOB_S26_0;
	pin AG14 = IOB_S29_1;
	pin AG15 = VCCO5;
	pin AG16 = VCCAUX;
	pin AG17 = IOB_S40_0;
	pin AG18 = IOB_S46_0;
	pin AG19 = VCCAUX;
	pin AG20 = VCCO4;
	pin AG21 = IOB_S56_1;
	pin AG22 = IOB_S60_1;
	pin AG23 = IOB_S64_0;
	pin AG24 = VCCO4;
	pin AG25 = IOB_S71_0;
	pin AG26 = IOB_S73_2;
	pin AG27 = IOB_S79_2;
	pin AG28 = VCCO3;
	pin AG29 = IOB_E10_0;
	pin AG30 = IOB_E10_1;
	pin AG31 = IOB_E13_0;
	pin AG32 = VCCO3;
	pin AG33 = IOB_E11_0;
	pin AG34 = IOB_E11_1;
	pin AH1 = IOB_W9_1;
	pin AH2 = IOB_W8_0;
	pin AH3 = IOB_W7_1;
	pin AH4 = IOB_W7_0;
	pin AH5 = IOB_W6_1;
	pin AH6 = IOB_W6_0;
	pin AH7 = GND;
	pin AH8 = VCCO5;
	pin AH9 = IOB_S12_0;
	pin AH10 = IOB_S15_0;
	pin AH11 = IOB_S19_0;
	pin AH12 = IOB_S22_0;
	pin AH13 = IOB_S26_1;
	pin AH14 = IOB_S30_0;
	pin AH15 = IOB_S34_0;
	pin AH16 = IOB_S37_0;
	pin AH17 = IOB_S40_1;
	pin AH18 = IOB_S45_1;
	pin AH19 = IOB_S48_1;
	pin AH20 = IOB_S51_1;
	pin AH21 = IOB_S56_0;
	pin AH22 = IOB_S60_0;
	pin AH23 = IOB_S63_2;
	pin AH24 = IOB_S67_1;
	pin AH25 = IOB_S70_1;
	pin AH26 = IOB_S73_1;
	pin AH27 = VCCO4;
	pin AH28 = GND;
	pin AH29 = IOB_E6_0;
	pin AH30 = IOB_E6_1;
	pin AH31 = IOB_E7_0;
	pin AH32 = IOB_E7_1;
	pin AH33 = IOB_E8_0;
	pin AH34 = IOB_E9_1;
	pin AJ1 = IOB_W5_1;
	pin AJ2 = IOB_W5_0;
	pin AJ3 = IOB_W4_1;
	pin AJ4 = IOB_W4_0;
	pin AJ5 = VCCAUX;
	pin AJ6 = IOB_S5_2;
	pin AJ7 = IOB_S7_0;
	pin AJ8 = IOB_S7_2;
	pin AJ9 = IOB_S12_1;
	pin AJ10 = IOB_S15_1;
	pin AJ11 = IOB_S19_1;
	pin AJ12 = IOB_S22_1;
	pin AJ13 = VCCO5;
	pin AJ14 = IOB_S30_1;
	pin AJ15 = IOB_S34_1;
	pin AJ16 = IOB_S37_1;
	pin AJ17 = IOB_S40_2;
	pin AJ18 = IOB_S45_0;
	pin AJ19 = IOB_S48_0;
	pin AJ20 = IOB_S51_0;
	pin AJ21 = IOB_S55_1;
	pin AJ22 = VCCO4;
	pin AJ23 = IOB_S63_1;
	pin AJ24 = IOB_S67_0;
	pin AJ25 = IOB_S70_0;
	pin AJ26 = IOB_S73_0;
	pin AJ27 = IOB_S77_2;
	pin AJ28 = IOB_S78_1;
	pin AJ29 = IOB_S81_2;
	pin AJ30 = VCCAUX;
	pin AJ31 = IOB_E4_0;
	pin AJ32 = IOB_E4_1;
	pin AJ33 = IOB_E5_0;
	pin AJ34 = IOB_E5_1;
	pin AK1 = GND;
	pin AK2 = IOB_W3_1;
	pin AK3 = IOB_W3_0;
	pin AK4 = M1;
	pin AK5 = GND;
	pin AK6 = VCCAUX;
	pin AK7 = IOB_S7_1;
	pin AK8 = IOB_S10_0;
	pin AK9 = GND;
	pin AK10 = IOB_S15_2;
	pin AK11 = VCCAUX;
	pin AK12 = IOB_S23_0;
	pin AK13 = GND;
	pin AK14 = IOB_S30_2;
	pin AK15 = VCCAUX;
	pin AK16 = GND;
	pin AK17 = IOB_S41_0;
	pin AK18 = IOB_S44_2;
	pin AK19 = GND;
	pin AK20 = VCCAUX;
	pin AK21 = IOB_S55_0;
	pin AK22 = GND;
	pin AK23 = IOB_S63_0;
	pin AK24 = VCCAUX;
	pin AK25 = IOB_S69_2;
	pin AK26 = GND;
	pin AK27 = IOB_S75_1;
	pin AK28 = IOB_S78_0;
	pin AK29 = VCCAUX;
	pin AK30 = GND;
	pin AK31 = NC;
	pin AK32 = IOB_E3_0;
	pin AK33 = IOB_E3_1;
	pin AK34 = GND;
	pin AL1 = IOB_W2_1;
	pin AL2 = IOB_W2_0;
	pin AL3 = VCCO6;
	pin AL4 = M0;
	pin AL5 = IOB_S2_2;
	pin AL6 = IOB_S5_0;
	pin AL7 = IOB_S8_0;
	pin AL8 = IOB_S10_1;
	pin AL9 = IOB_S13_0;
	pin AL10 = IOB_S16_0;
	pin AL11 = VCCO5;
	pin AL12 = IOB_S23_1;
	pin AL13 = IOB_S27_0;
	pin AL14 = IOB_S31_0;
	pin AL15 = IOB_S35_0;
	pin AL16 = VCCO5;
	pin AL17 = IOB_S41_1;
	pin AL18 = IOB_S44_1;
	pin AL19 = VCCO4;
	pin AL20 = IOB_S50_1;
	pin AL21 = IOB_S54_1;
	pin AL22 = IOB_S59_1;
	pin AL23 = IOB_S62_1;
	pin AL24 = VCCO4;
	pin AL25 = IOB_S69_1;
	pin AL26 = IOB_S72_1;
	pin AL27 = IOB_S75_0;
	pin AL28 = IOB_S77_1;
	pin AL29 = IOB_S80_1;
	pin AL30 = IOB_S84_2;
	pin AL31 = CCLK;
	pin AL32 = VCCO3;
	pin AL33 = IOB_E2_0;
	pin AL34 = IOB_E2_1;
	pin AM1 = IOB_W1_1;
	pin AM2 = IOB_W1_0;
	pin AM3 = GND;
	pin AM4 = VCCO5;
	pin AM5 = IOB_S4_0;
	pin AM6 = IOB_S5_1;
	pin AM7 = IOB_S8_1;
	pin AM8 = VCCO5;
	pin AM9 = IOB_S13_1;
	pin AM10 = IOB_S16_1;
	pin AM11 = GND;
	pin AM12 = IOB_S23_2;
	pin AM13 = IOB_S27_1;
	pin AM14 = IOB_S31_1;
	pin AM15 = IOB_S35_1;
	pin AM16 = IOB_S38_0;
	pin AM17 = IOB_S42_0;
	pin AM18 = IOB_S44_0;
	pin AM19 = IOB_S47_1;
	pin AM20 = IOB_S50_0;
	pin AM21 = IOB_S54_0;
	pin AM22 = IOB_S59_0;
	pin AM23 = IOB_S62_0;
	pin AM24 = GND;
	pin AM25 = IOB_S69_0;
	pin AM26 = IOB_S72_0;
	pin AM27 = VCCO4;
	pin AM28 = IOB_S77_0;
	pin AM29 = IOB_S80_0;
	pin AM30 = IOB_S81_1;
	pin AM31 = VCCO4;
	pin AM32 = GND;
	pin AM33 = IOB_E1_0;
	pin AM34 = IOB_E1_1;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S1_0;
	pin AN4 = IOB_S2_0;
	pin AN5 = IOB_S4_1;
	pin AN6 = IOB_S6_0;
	pin AN7 = IOB_S9_0;
	pin AN8 = IOB_S11_0;
	pin AN9 = IOB_S13_2;
	pin AN10 = IOB_S17_0;
	pin AN11 = IOB_S20_0;
	pin AN12 = IOB_S24_0;
	pin AN13 = VCCO5;
	pin AN14 = IOB_S32_0;
	pin AN15 = IOB_S36_0;
	pin AN16 = IOB_S38_1;
	pin AN17 = IOB_S42_1;
	pin AN18 = IOB_S43_1;
	pin AN19 = IOB_S47_0;
	pin AN20 = IOB_S49_1;
	pin AN21 = IOB_S53_1;
	pin AN22 = VCCO4;
	pin AN23 = IOB_S61_1;
	pin AN24 = IOB_S66_1;
	pin AN25 = IOB_S68_1;
	pin AN26 = IOB_S71_2;
	pin AN27 = IOB_S74_1;
	pin AN28 = IOB_S76_1;
	pin AN29 = IOB_S79_1;
	pin AN30 = IOB_S81_0;
	pin AN31 = IOB_S83_1;
	pin AN32 = IOB_S84_1;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP1 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S1_1;
	pin AP4 = IOB_S2_1;
	pin AP5 = GND;
	pin AP6 = IOB_S6_1;
	pin AP7 = IOB_S9_1;
	pin AP8 = IOB_S11_1;
	pin AP9 = GND;
	pin AP10 = IOB_S17_1;
	pin AP11 = IOB_S20_1;
	pin AP12 = IOB_S24_1;
	pin AP13 = GND;
	pin AP14 = IOB_S32_1;
	pin AP15 = IOB_S36_1;
	pin AP16 = GND;
	pin AP17 = IOB_S42_2;
	pin AP18 = IOB_S43_0;
	pin AP19 = GND;
	pin AP20 = IOB_S49_0;
	pin AP21 = IOB_S53_0;
	pin AP22 = GND;
	pin AP23 = IOB_S61_0;
	pin AP24 = IOB_S66_0;
	pin AP25 = IOB_S68_0;
	pin AP26 = GND;
	pin AP27 = IOB_S74_0;
	pin AP28 = IOB_S76_0;
	pin AP29 = IOB_S79_0;
	pin AP30 = GND;
	pin AP31 = IOB_S83_0;
	pin AP32 = IOB_S84_0;
	pin AP33 = GND;
	pin AP34 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W56_1;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E84_0;
	vref IOB_E88_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S2_2;
	vref IOB_S7_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S56_2;
	vref IOB_S63_2;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N29_2;
	vref IOB_N31_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N58_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
	vref IOB_N83_2;
}

// xc3s5000-fg676
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N12_2;
	pin A6 = IOB_N14_2;
	pin A7 = IOB_N15_0;
	pin A8 = IOB_N24_2;
	pin A9 = VCCAUX;
	pin A10 = IOB_N33_0;
	pin A11 = IOB_N36_0;
	pin A12 = IOB_N39_0;
	pin A13 = IOB_N42_0;
	pin A14 = IOB_N43_2;
	pin A15 = IOB_N46_1;
	pin A16 = IOB_N53_1;
	pin A17 = IOB_N56_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N65_1;
	pin A20 = IOB_N72_1;
	pin A21 = IOB_N74_1;
	pin A22 = IOB_N78_2;
	pin A23 = IOB_N80_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N13_0;
	pin B7 = IOB_N15_1;
	pin B8 = IOB_N22_0;
	pin B9 = IOB_N27_0;
	pin B10 = IOB_N33_1;
	pin B11 = IOB_N36_1;
	pin B12 = IOB_N39_1;
	pin B13 = IOB_N42_1;
	pin B14 = IOB_N43_1;
	pin B15 = IOB_N46_0;
	pin B16 = IOB_N53_0;
	pin B17 = IOB_N56_0;
	pin B18 = IOB_N61_1;
	pin B19 = IOB_N65_0;
	pin B20 = IOB_N72_0;
	pin B21 = IOB_N74_0;
	pin B22 = IOB_N78_1;
	pin B23 = IOB_N80_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N5_0;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N13_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N22_1;
	pin C9 = IOB_N27_1;
	pin C10 = IOB_N32_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N39_2;
	pin C13 = IOB_N41_0;
	pin C14 = IOB_N43_0;
	pin C15 = IOB_N47_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N58_2;
	pin C18 = IOB_N62_2;
	pin C19 = IOB_N70_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N75_1;
	pin C22 = IOB_N78_0;
	pin C23 = IOB_N80_0;
	pin C24 = GND;
	pin C25 = IOB_E104_1;
	pin C26 = IOB_E104_0;
	pin D1 = IOB_W102_0;
	pin D2 = IOB_W102_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N12_0;
	pin D7 = IOB_N14_0;
	pin D8 = IOB_N22_2;
	pin D9 = IOB_N26_0;
	pin D10 = IOB_N32_1;
	pin D11 = IOB_N35_0;
	pin D12 = GND;
	pin D13 = IOB_N41_1;
	pin D14 = IOB_N44_1;
	pin D15 = GND;
	pin D16 = IOB_N53_2;
	pin D17 = IOB_N59_1;
	pin D18 = IOB_N63_1;
	pin D19 = IOB_N70_0;
	pin D20 = IOB_N73_1;
	pin D21 = IOB_N75_0;
	pin D22 = IOB_N84_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E102_1;
	pin D26 = IOB_E102_0;
	pin E1 = IOB_W99_0;
	pin E2 = IOB_W99_1;
	pin E3 = IOB_W103_0;
	pin E4 = IOB_W103_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N12_1;
	pin E7 = IOB_N14_1;
	pin E8 = IOB_N21_1;
	pin E9 = IOB_N26_1;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N35_1;
	pin E12 = IOB_N38_0;
	pin E13 = IOB_N41_2;
	pin E14 = IOB_N44_0;
	pin E15 = IOB_N47_1;
	pin E16 = IOB_N54_1;
	pin E17 = IOB_N59_0;
	pin E18 = IOB_N63_0;
	pin E19 = IOB_N71_1;
	pin E20 = IOB_N73_0;
	pin E21 = IOB_N79_1;
	pin E22 = IOB_N84_0;
	pin E23 = IOB_E103_1;
	pin E24 = IOB_E103_0;
	pin E25 = IOB_E99_1;
	pin E26 = IOB_E99_0;
	pin F1 = IOB_W93_0;
	pin F2 = IOB_W93_1;
	pin F3 = IOB_W95_0;
	pin F4 = IOB_W95_1;
	pin F5 = IOB_W104_0;
	pin F6 = IOB_W104_1;
	pin F7 = IOB_N16_2;
	pin F8 = IOB_N20_0;
	pin F9 = IOB_N25_0;
	pin F10 = IOB_N29_1;
	pin F11 = IOB_N34_0;
	pin F12 = IOB_N38_1;
	pin F13 = IOB_N40_0;
	pin F14 = IOB_N45_2;
	pin F15 = IOB_N47_0;
	pin F16 = IOB_N54_0;
	pin F17 = IOB_N60_1;
	pin F18 = IOB_N64_1;
	pin F19 = IOB_N71_0;
	pin F20 = IOB_N74_2;
	pin F21 = IOB_N79_0;
	pin F22 = IOB_E101_1;
	pin F23 = IOB_E94_1;
	pin F24 = IOB_E94_0;
	pin F25 = IOB_E92_1;
	pin F26 = IOB_E92_0;
	pin G1 = IOB_W88_0;
	pin G2 = IOB_W88_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W94_0;
	pin G5 = IOB_W94_1;
	pin G6 = IOB_W100_0;
	pin G7 = IOB_W100_1;
	pin G8 = IOB_N20_1;
	pin G9 = IOB_N25_1;
	pin G10 = IOB_N29_2;
	pin G11 = IOB_N34_1;
	pin G12 = IOB_N37_1;
	pin G13 = IOB_N40_1;
	pin G14 = IOB_N45_1;
	pin G15 = IOB_N48_1;
	pin G16 = IOB_N55_1;
	pin G17 = IOB_N60_0;
	pin G18 = IOB_N64_0;
	pin G19 = IOB_N72_2;
	pin G20 = IOB_E95_1;
	pin G21 = IOB_E95_0;
	pin G22 = IOB_E93_1;
	pin G23 = IOB_E93_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E91_1;
	pin G26 = IOB_E91_0;
	pin H1 = IOB_W82_0;
	pin H2 = IOB_W82_1;
	pin H3 = IOB_W85_0;
	pin H4 = IOB_W85_1;
	pin H5 = IOB_W86_1;
	pin H6 = IOB_W92_0;
	pin H7 = IOB_W92_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N37_2;
	pin H13 = IOB_N37_0;
	pin H14 = IOB_N45_0;
	pin H15 = IOB_N48_0;
	pin H16 = IOB_N55_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E90_1;
	pin H21 = IOB_E90_0;
	pin H22 = IOB_E89_1;
	pin H23 = IOB_E84_1;
	pin H24 = IOB_E84_0;
	pin H25 = IOB_E79_1;
	pin H26 = IOB_E79_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W79_0;
	pin J3 = IOB_W79_1;
	pin J4 = IOB_W80_0;
	pin J5 = IOB_W80_1;
	pin J6 = IOB_W86_0;
	pin J7 = IOB_W81_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E78_1;
	pin J21 = IOB_E89_0;
	pin J22 = IOB_E76_1;
	pin J23 = IOB_E76_0;
	pin J24 = IOB_E75_1;
	pin J25 = IOB_E75_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W73_0;
	pin K2 = IOB_W73_1;
	pin K3 = IOB_W76_0;
	pin K4 = IOB_W76_1;
	pin K5 = IOB_W78_0;
	pin K6 = IOB_W78_1;
	pin K7 = IOB_W81_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E78_0;
	pin K21 = IOB_E74_1;
	pin K22 = IOB_E74_0;
	pin K23 = IOB_E73_1;
	pin K24 = IOB_E73_0;
	pin K25 = IOB_E70_1;
	pin K26 = IOB_E70_0;
	pin L1 = IOB_W68_0;
	pin L2 = IOB_W68_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W62_1;
	pin L5 = IOB_W69_0;
	pin L6 = IOB_W69_1;
	pin L7 = IOB_W70_0;
	pin L8 = IOB_W70_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E69_1;
	pin L20 = IOB_E69_0;
	pin L21 = IOB_E67_1;
	pin L22 = IOB_E67_0;
	pin L23 = IOB_E62_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E66_1;
	pin L26 = IOB_E66_0;
	pin M1 = IOB_W61_0;
	pin M2 = IOB_W61_1;
	pin M3 = IOB_W62_0;
	pin M4 = GND;
	pin M5 = IOB_W63_1;
	pin M6 = IOB_W63_0;
	pin M7 = IOB_W64_0;
	pin M8 = IOB_W64_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E64_1;
	pin M20 = IOB_E64_0;
	pin M21 = IOB_E63_1;
	pin M22 = IOB_E63_0;
	pin M23 = GND;
	pin M24 = IOB_E62_0;
	pin M25 = IOB_E61_1;
	pin M26 = IOB_E61_0;
	pin N1 = IOB_W53_0;
	pin N2 = IOB_W53_1;
	pin N3 = IOB_W54_0;
	pin N4 = IOB_W54_1;
	pin N5 = IOB_W55_0;
	pin N6 = IOB_W55_1;
	pin N7 = IOB_W60_0;
	pin N8 = IOB_W60_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E60_1;
	pin N20 = IOB_E60_0;
	pin N21 = IOB_E55_1;
	pin N22 = IOB_E55_0;
	pin N23 = IOB_E54_1;
	pin N24 = IOB_E54_0;
	pin N25 = IOB_E53_1;
	pin N26 = IOB_E53_0;
	pin P1 = IOB_W52_1;
	pin P2 = IOB_W52_0;
	pin P3 = IOB_W51_1;
	pin P4 = IOB_W51_0;
	pin P5 = IOB_W50_1;
	pin P6 = IOB_W50_0;
	pin P7 = IOB_W43_1;
	pin P8 = IOB_W43_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E45_0;
	pin P20 = IOB_E45_1;
	pin P21 = IOB_E50_0;
	pin P22 = IOB_E50_1;
	pin P23 = IOB_E51_0;
	pin P24 = IOB_E51_1;
	pin P25 = IOB_E52_0;
	pin P26 = IOB_E52_1;
	pin R1 = IOB_W42_1;
	pin R2 = IOB_W42_0;
	pin R3 = IOB_W41_1;
	pin R4 = GND;
	pin R5 = IOB_W39_1;
	pin R6 = IOB_W39_0;
	pin R7 = IOB_W38_1;
	pin R8 = IOB_W38_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E41_0;
	pin R20 = IOB_E41_1;
	pin R21 = IOB_E42_0;
	pin R22 = IOB_E42_1;
	pin R23 = GND;
	pin R24 = IOB_E43_1;
	pin R25 = IOB_E44_0;
	pin R26 = IOB_E44_1;
	pin T1 = IOB_W36_1;
	pin T2 = IOB_W36_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W41_0;
	pin T5 = IOB_W35_1;
	pin T6 = IOB_W35_0;
	pin T7 = IOB_W32_1;
	pin T8 = IOB_W32_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E36_0;
	pin T20 = IOB_E36_1;
	pin T21 = IOB_E37_0;
	pin T22 = IOB_E37_1;
	pin T23 = IOB_E43_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E38_0;
	pin T26 = IOB_E38_1;
	pin U1 = IOB_W31_1;
	pin U2 = IOB_W31_0;
	pin U3 = IOB_W29_1;
	pin U4 = IOB_W29_0;
	pin U5 = IOB_W27_1;
	pin U6 = IOB_W27_0;
	pin U7 = IOB_W24_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E24_1;
	pin U21 = IOB_E27_0;
	pin U22 = IOB_E27_1;
	pin U23 = IOB_E29_0;
	pin U24 = IOB_E29_1;
	pin U25 = IOB_E35_0;
	pin U26 = IOB_E35_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W26_1;
	pin V3 = IOB_W26_0;
	pin V4 = IOB_W25_1;
	pin V5 = IOB_W25_0;
	pin V6 = IOB_W19_0;
	pin V7 = IOB_W24_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E24_0;
	pin V21 = IOB_E19_1;
	pin V22 = IOB_E25_0;
	pin V23 = IOB_E25_1;
	pin V24 = IOB_E26_0;
	pin V25 = IOB_E26_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W23_1;
	pin W2 = IOB_W23_0;
	pin W3 = IOB_W20_1;
	pin W4 = IOB_W20_0;
	pin W5 = IOB_W19_1;
	pin W6 = IOB_W17_1;
	pin W7 = IOB_W17_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S34_0;
	pin W12 = IOB_S37_0;
	pin W13 = IOB_S40_0;
	pin W14 = IOB_S48_0;
	pin W15 = IOB_S48_2;
	pin W16 = IOB_S52_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E19_0;
	pin W23 = IOB_E20_0;
	pin W24 = IOB_E20_1;
	pin W25 = IOB_E23_0;
	pin W26 = IOB_E23_1;
	pin Y1 = IOB_W13_1;
	pin Y2 = IOB_W13_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W11_1;
	pin Y5 = IOB_W11_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S17_2;
	pin Y9 = IOB_S25_0;
	pin Y10 = IOB_S29_0;
	pin Y11 = IOB_S34_1;
	pin Y12 = IOB_S37_1;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S45_1;
	pin Y15 = IOB_S48_1;
	pin Y16 = IOB_S51_1;
	pin Y17 = IOB_S56_2;
	pin Y18 = IOB_S60_1;
	pin Y19 = IOB_S65_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E11_0;
	pin Y23 = IOB_E11_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E17_0;
	pin Y26 = IOB_E17_1;
	pin AA1 = IOB_W12_1;
	pin AA2 = IOB_W12_0;
	pin AA3 = IOB_W10_1;
	pin AA4 = IOB_W10_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S15_2;
	pin AA8 = IOB_S20_0;
	pin AA9 = IOB_S25_1;
	pin AA10 = IOB_S29_1;
	pin AA11 = IOB_S35_0;
	pin AA12 = IOB_S38_0;
	pin AA13 = IOB_S40_2;
	pin AA14 = IOB_S45_0;
	pin AA15 = IOB_S47_1;
	pin AA16 = IOB_S51_0;
	pin AA17 = IOB_S56_0;
	pin AA18 = IOB_S60_0;
	pin AA19 = IOB_S65_0;
	pin AA20 = IOB_S65_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E10_0;
	pin AA24 = IOB_E10_1;
	pin AA25 = IOB_E12_0;
	pin AA26 = IOB_E12_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S16_0;
	pin AB8 = IOB_S20_1;
	pin AB9 = IOB_S26_0;
	pin AB10 = IOB_S32_0;
	pin AB11 = IOB_S35_1;
	pin AB12 = IOB_S38_1;
	pin AB13 = IOB_S41_0;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S47_0;
	pin AB16 = IOB_S50_1;
	pin AB17 = IOB_S53_0;
	pin AB18 = IOB_S59_1;
	pin AB19 = IOB_S64_1;
	pin AB20 = IOB_S69_1;
	pin AB21 = IOB_S71_1;
	pin AB22 = IOB_S84_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S14_0;
	pin AC7 = IOB_S16_1;
	pin AC8 = IOB_S21_0;
	pin AC9 = IOB_S26_1;
	pin AC10 = IOB_S32_1;
	pin AC11 = IOB_S36_2;
	pin AC12 = GND;
	pin AC13 = IOB_S41_1;
	pin AC14 = IOB_S44_1;
	pin AC15 = GND;
	pin AC16 = IOB_S50_0;
	pin AC17 = IOB_S56_1;
	pin AC18 = IOB_S59_0;
	pin AC19 = IOB_S64_0;
	pin AC20 = IOB_S69_0;
	pin AC21 = IOB_S71_0;
	pin AC22 = IOB_S84_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S14_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S21_1;
	pin AD9 = IOB_S27_0;
	pin AD10 = IOB_S32_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S38_2;
	pin AD13 = IOB_S42_0;
	pin AD14 = IOB_S44_0;
	pin AD15 = IOB_S46_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S53_1;
	pin AD18 = IOB_S58_1;
	pin AD19 = IOB_S61_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S70_1;
	pin AD22 = IOB_S72_1;
	pin AD23 = IOB_S73_2;
	pin AD24 = GND;
	pin AD25 = IOB_S84_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S15_0;
	pin AE7 = IOB_S17_0;
	pin AE8 = IOB_S24_0;
	pin AE9 = IOB_S27_1;
	pin AE10 = IOB_S33_0;
	pin AE11 = IOB_S36_0;
	pin AE12 = IOB_S39_0;
	pin AE13 = IOB_S42_1;
	pin AE14 = IOB_S43_1;
	pin AE15 = IOB_S46_1;
	pin AE16 = IOB_S49_1;
	pin AE17 = IOB_S52_1;
	pin AE18 = IOB_S58_0;
	pin AE19 = IOB_S61_1;
	pin AE20 = IOB_S68_1;
	pin AE21 = IOB_S70_0;
	pin AE22 = IOB_S72_0;
	pin AE23 = IOB_S73_1;
	pin AE24 = IOB_S74_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S15_1;
	pin AF7 = IOB_S17_1;
	pin AF8 = IOB_S24_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S33_1;
	pin AF11 = IOB_S36_1;
	pin AF12 = IOB_S39_1;
	pin AF13 = IOB_S42_2;
	pin AF14 = IOB_S43_0;
	pin AF15 = IOB_S46_0;
	pin AF16 = IOB_S49_0;
	pin AF17 = IOB_S52_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S61_0;
	pin AF20 = IOB_S68_0;
	pin AF21 = IOB_S69_2;
	pin AF22 = IOB_S71_2;
	pin AF23 = IOB_S73_0;
	pin AF24 = IOB_S74_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E84_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S7_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S56_2;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N29_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N58_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
}

// xc3s5000-fg900
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = IOB_N10_0;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N17_0;
	pin A10 = GND;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N35_0;
	pin A14 = GND;
	pin A15 = IOB_N42_0;
	pin A16 = IOB_N43_2;
	pin A17 = GND;
	pin A18 = IOB_N50_1;
	pin A19 = IOB_N53_1;
	pin A20 = IOB_N59_1;
	pin A21 = GND;
	pin A22 = IOB_N65_1;
	pin A23 = IOB_N71_1;
	pin A24 = IOB_N75_1;
	pin A25 = GND;
	pin A26 = IOB_N81_1;
	pin A27 = IOB_N84_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N10_1;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N21_0;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N32_1;
	pin B13 = IOB_N35_1;
	pin B14 = IOB_N38_0;
	pin B15 = IOB_N42_1;
	pin B16 = IOB_N43_1;
	pin B17 = IOB_N47_1;
	pin B18 = IOB_N50_0;
	pin B19 = IOB_N53_0;
	pin B20 = IOB_N59_0;
	pin B21 = IOB_N63_1;
	pin B22 = IOB_N65_0;
	pin B23 = IOB_N71_0;
	pin B24 = IOB_N75_0;
	pin B25 = IOB_N80_1;
	pin B26 = IOB_N81_0;
	pin B27 = IOB_N84_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W104_0;
	pin C2 = IOB_W104_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N13_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N25_0;
	pin C12 = IOB_N31_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N38_1;
	pin C15 = IOB_N41_0;
	pin C16 = IOB_N43_0;
	pin C17 = IOB_N47_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_N60_1;
	pin C21 = IOB_N63_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N72_1;
	pin C24 = IOB_N78_1;
	pin C25 = IOB_N80_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N83_0;
	pin C28 = TDO;
	pin C29 = IOB_E104_1;
	pin C30 = IOB_E104_0;
	pin D1 = IOB_W102_0;
	pin D2 = IOB_W102_1;
	pin D3 = IOB_W103_0;
	pin D4 = IOB_W103_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N13_1;
	pin D9 = IOB_N16_0;
	pin D10 = VCCAUX;
	pin D11 = IOB_N25_1;
	pin D12 = IOB_N31_1;
	pin D13 = IOB_N35_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N41_1;
	pin D16 = IOB_N44_1;
	pin D17 = VCCAUX;
	pin D18 = IOB_N51_1;
	pin D19 = IOB_N54_0;
	pin D20 = IOB_N60_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N68_1;
	pin D23 = IOB_N72_0;
	pin D24 = IOB_N78_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N83_1;
	pin D27 = IOB_E103_1;
	pin D28 = IOB_E103_0;
	pin D29 = IOB_E102_1;
	pin D30 = IOB_E102_0;
	pin E1 = IOB_W101_0;
	pin E2 = IOB_W101_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W100_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N16_1;
	pin E10 = GND;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N30_0;
	pin E13 = IOB_N34_0;
	pin E14 = GND;
	pin E15 = IOB_N41_2;
	pin E16 = IOB_N44_0;
	pin E17 = GND;
	pin E18 = IOB_N51_0;
	pin E19 = IOB_N55_1;
	pin E20 = IOB_N61_1;
	pin E21 = GND;
	pin E22 = IOB_N68_0;
	pin E23 = IOB_N69_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N80_2;
	pin E26 = GND;
	pin E27 = IOB_E100_1;
	pin E28 = VCCO2;
	pin E29 = IOB_E101_1;
	pin E30 = IOB_E101_0;
	pin F1 = GND;
	pin F2 = IOB_W99_0;
	pin F3 = IOB_W99_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W100_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N12_1;
	pin F9 = IOB_N16_2;
	pin F10 = IOB_N20_0;
	pin F11 = IOB_N24_1;
	pin F12 = IOB_N30_1;
	pin F13 = IOB_N34_1;
	pin F14 = IOB_N37_0;
	pin F15 = IOB_N40_0;
	pin F16 = IOB_N45_2;
	pin F17 = IOB_N48_1;
	pin F18 = IOB_N53_2;
	pin F19 = IOB_N55_0;
	pin F20 = IOB_N61_0;
	pin F21 = IOB_N64_1;
	pin F22 = IOB_N69_1;
	pin F23 = IOB_N73_1;
	pin F24 = IOB_N79_1;
	pin F25 = IOB_N79_0;
	pin F26 = IOB_E100_0;
	pin F27 = VCCAUX;
	pin F28 = IOB_E99_1;
	pin F29 = IOB_E99_0;
	pin F30 = GND;
	pin G1 = IOB_W94_0;
	pin G2 = IOB_W94_1;
	pin G3 = IOB_W95_0;
	pin G4 = IOB_W95_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W93_1;
	pin G7 = IOB_N11_1;
	pin G8 = IOB_N12_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N20_1;
	pin G11 = IOB_N23_0;
	pin G12 = IOB_N29_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N37_1;
	pin G15 = IOB_N40_1;
	pin G16 = IOB_N45_1;
	pin G17 = IOB_N48_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N56_1;
	pin G20 = IOB_N62_1;
	pin G21 = IOB_N64_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N73_0;
	pin G24 = IOB_N74_0;
	pin G25 = IOB_E93_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E95_1;
	pin G28 = IOB_E95_0;
	pin G29 = IOB_E94_1;
	pin G30 = IOB_E94_0;
	pin H1 = IOB_W89_0;
	pin H2 = IOB_W89_1;
	pin H3 = IOB_W91_0;
	pin H4 = IOB_W91_1;
	pin H5 = IOB_W92_0;
	pin H6 = IOB_W92_1;
	pin H7 = IOB_W93_0;
	pin H8 = IOB_N11_0;
	pin H9 = IOB_N15_0;
	pin H10 = GND;
	pin H11 = IOB_N23_1;
	pin H12 = IOB_N29_1;
	pin H13 = IOB_N33_0;
	pin H14 = GND;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N45_0;
	pin H17 = GND;
	pin H18 = IOB_N52_1;
	pin H19 = IOB_N56_0;
	pin H20 = IOB_N62_0;
	pin H21 = GND;
	pin H22 = IOB_N70_1;
	pin H23 = IOB_N74_1;
	pin H24 = IOB_E93_0;
	pin H25 = IOB_E92_1;
	pin H26 = IOB_E92_0;
	pin H27 = IOB_E91_1;
	pin H28 = IOB_E91_0;
	pin H29 = IOB_E89_1;
	pin H30 = IOB_E89_0;
	pin J1 = IOB_W87_0;
	pin J2 = IOB_W87_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W88_0;
	pin J5 = IOB_W88_1;
	pin J6 = IOB_W90_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W86_1;
	pin J9 = IOB_N15_1;
	pin J10 = IOB_N22_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N27_0;
	pin J13 = IOB_N33_1;
	pin J14 = IOB_N36_0;
	pin J15 = IOB_N39_1;
	pin J16 = IOB_N46_1;
	pin J17 = IOB_N47_2;
	pin J18 = IOB_N52_0;
	pin J19 = IOB_N58_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N68_2;
	pin J22 = IOB_N70_0;
	pin J23 = IOB_E86_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E90_0;
	pin J26 = IOB_E88_1;
	pin J27 = IOB_E88_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E87_1;
	pin J30 = IOB_E87_0;
	pin K1 = GND;
	pin K2 = IOB_W82_0;
	pin K3 = IOB_W82_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W85_0;
	pin K7 = IOB_W85_1;
	pin K8 = GND;
	pin K9 = IOB_W86_0;
	pin K10 = IOB_W81_1;
	pin K11 = IOB_N22_0;
	pin K12 = IOB_N27_1;
	pin K13 = IOB_N33_2;
	pin K14 = IOB_N36_1;
	pin K15 = IOB_N37_2;
	pin K16 = IOB_N46_0;
	pin K17 = IOB_N49_1;
	pin K18 = IOB_N49_0;
	pin K19 = IOB_N58_0;
	pin K20 = IOB_N64_2;
	pin K21 = IOB_E81_1;
	pin K22 = IOB_E86_0;
	pin K23 = GND;
	pin K24 = IOB_E85_1;
	pin K25 = IOB_E85_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = IOB_E82_1;
	pin K29 = IOB_E82_0;
	pin K30 = GND;
	pin L1 = IOB_W76_0;
	pin L2 = IOB_W76_1;
	pin L3 = IOB_W78_0;
	pin L4 = IOB_W78_1;
	pin L5 = IOB_W79_0;
	pin L6 = IOB_W79_1;
	pin L7 = IOB_W80_0;
	pin L8 = IOB_W80_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W81_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = IOB_E81_0;
	pin L22 = VCCO2;
	pin L23 = IOB_E80_1;
	pin L24 = IOB_E80_0;
	pin L25 = IOB_E79_1;
	pin L26 = IOB_E79_0;
	pin L27 = IOB_E78_1;
	pin L28 = IOB_E78_0;
	pin L29 = IOB_E76_1;
	pin L30 = IOB_E76_0;
	pin M1 = IOB_W70_0;
	pin M2 = IOB_W70_1;
	pin M3 = IOB_W73_0;
	pin M4 = IOB_W73_1;
	pin M5 = IOB_W67_1;
	pin M6 = IOB_W74_0;
	pin M7 = IOB_W74_1;
	pin M8 = IOB_W75_0;
	pin M9 = IOB_W75_1;
	pin M10 = IOB_W69_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E69_1;
	pin M22 = IOB_E75_1;
	pin M23 = IOB_E75_0;
	pin M24 = IOB_E74_1;
	pin M25 = IOB_E74_0;
	pin M26 = IOB_E67_1;
	pin M27 = IOB_E73_1;
	pin M28 = IOB_E73_0;
	pin M29 = IOB_E70_1;
	pin M30 = IOB_E70_0;
	pin N1 = IOB_W64_0;
	pin N2 = IOB_W64_1;
	pin N3 = VCCO7;
	pin N4 = IOB_W66_0;
	pin N5 = IOB_W66_1;
	pin N6 = IOB_W67_0;
	pin N7 = VCCO7;
	pin N8 = IOB_W68_0;
	pin N9 = IOB_W68_1;
	pin N10 = IOB_W69_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E69_0;
	pin N22 = IOB_E68_1;
	pin N23 = IOB_E68_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E67_0;
	pin N26 = IOB_E66_1;
	pin N27 = IOB_E66_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E64_1;
	pin N30 = IOB_E64_0;
	pin P1 = GND;
	pin P2 = IOB_W61_0;
	pin P3 = IOB_W61_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W62_0;
	pin P7 = IOB_W62_1;
	pin P8 = GND;
	pin P9 = IOB_W63_0;
	pin P10 = IOB_W63_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E63_1;
	pin P22 = IOB_E63_0;
	pin P23 = GND;
	pin P24 = IOB_E62_1;
	pin P25 = IOB_E62_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E61_1;
	pin P29 = IOB_E61_0;
	pin P30 = GND;
	pin R1 = IOB_W53_0;
	pin R2 = IOB_W53_1;
	pin R3 = IOB_W54_0;
	pin R4 = IOB_W54_1;
	pin R5 = IOB_W55_0;
	pin R6 = IOB_W55_1;
	pin R7 = IOB_W56_0;
	pin R8 = IOB_W56_1;
	pin R9 = IOB_W60_0;
	pin R10 = IOB_W60_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E60_1;
	pin R22 = IOB_E60_0;
	pin R23 = IOB_E56_1;
	pin R24 = IOB_E56_0;
	pin R25 = IOB_E55_1;
	pin R26 = IOB_E55_0;
	pin R27 = IOB_E54_1;
	pin R28 = IOB_E54_0;
	pin R29 = IOB_E53_1;
	pin R30 = IOB_E53_0;
	pin T1 = IOB_W52_1;
	pin T2 = IOB_W52_0;
	pin T3 = IOB_W51_1;
	pin T4 = IOB_W51_0;
	pin T5 = IOB_W50_1;
	pin T6 = IOB_W50_0;
	pin T7 = IOB_W49_1;
	pin T8 = IOB_W49_0;
	pin T9 = IOB_W45_1;
	pin T10 = IOB_W45_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E45_0;
	pin T22 = IOB_E45_1;
	pin T23 = IOB_E49_0;
	pin T24 = IOB_E49_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E50_1;
	pin T27 = IOB_E51_0;
	pin T28 = IOB_E51_1;
	pin T29 = IOB_E52_0;
	pin T30 = IOB_E52_1;
	pin U1 = GND;
	pin U2 = IOB_W44_1;
	pin U3 = IOB_W44_0;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W43_1;
	pin U7 = IOB_W43_0;
	pin U8 = GND;
	pin U9 = IOB_W42_1;
	pin U10 = IOB_W42_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E42_0;
	pin U22 = IOB_E42_1;
	pin U23 = GND;
	pin U24 = IOB_E43_0;
	pin U25 = IOB_E43_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E44_0;
	pin U29 = IOB_E44_1;
	pin U30 = GND;
	pin V1 = IOB_W41_1;
	pin V2 = IOB_W41_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W39_1;
	pin V5 = IOB_W39_0;
	pin V6 = IOB_W38_1;
	pin V7 = VCCO6;
	pin V8 = IOB_W37_1;
	pin V9 = IOB_W37_0;
	pin V10 = IOB_W36_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E36_1;
	pin V22 = IOB_E37_0;
	pin V23 = IOB_E37_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E38_1;
	pin V26 = IOB_E39_0;
	pin V27 = IOB_E39_1;
	pin V28 = VCCO3;
	pin V29 = IOB_E41_0;
	pin V30 = IOB_E41_1;
	pin W1 = IOB_W35_1;
	pin W2 = IOB_W35_0;
	pin W3 = IOB_W32_1;
	pin W4 = IOB_W32_0;
	pin W5 = IOB_W38_0;
	pin W6 = IOB_W31_1;
	pin W7 = IOB_W31_0;
	pin W8 = IOB_W30_1;
	pin W9 = IOB_W30_0;
	pin W10 = IOB_W36_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E36_0;
	pin W22 = IOB_E30_0;
	pin W23 = IOB_E30_1;
	pin W24 = IOB_E31_0;
	pin W25 = IOB_E31_1;
	pin W26 = IOB_E38_0;
	pin W27 = IOB_E32_0;
	pin W28 = IOB_E32_1;
	pin W29 = IOB_E35_0;
	pin W30 = IOB_E35_1;
	pin Y1 = IOB_W29_1;
	pin Y2 = IOB_W29_0;
	pin Y3 = IOB_W27_1;
	pin Y4 = IOB_W27_0;
	pin Y5 = IOB_W26_1;
	pin Y6 = IOB_W26_0;
	pin Y7 = IOB_W25_1;
	pin Y8 = IOB_W25_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W24_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E24_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E25_0;
	pin Y24 = IOB_E25_1;
	pin Y25 = IOB_E26_0;
	pin Y26 = IOB_E26_1;
	pin Y27 = IOB_E27_0;
	pin Y28 = IOB_E27_1;
	pin Y29 = IOB_E29_0;
	pin Y30 = IOB_E29_1;
	pin AA1 = GND;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_W23_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W20_1;
	pin AA7 = IOB_W20_0;
	pin AA8 = GND;
	pin AA9 = IOB_W19_1;
	pin AA10 = IOB_W24_0;
	pin AA11 = IOB_S21_2;
	pin AA12 = IOB_S32_0;
	pin AA13 = IOB_S32_1;
	pin AA14 = IOB_S36_0;
	pin AA15 = IOB_S38_2;
	pin AA16 = IOB_S48_2;
	pin AA17 = IOB_S49_1;
	pin AA18 = IOB_S52_2;
	pin AA19 = IOB_S58_1;
	pin AA20 = IOB_S63_0;
	pin AA21 = IOB_E24_0;
	pin AA22 = IOB_E19_1;
	pin AA23 = GND;
	pin AA24 = IOB_E20_0;
	pin AA25 = IOB_E20_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E23_0;
	pin AA29 = IOB_E23_1;
	pin AA30 = GND;
	pin AB1 = IOB_W18_1;
	pin AB2 = IOB_W18_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W17_1;
	pin AB5 = IOB_W17_0;
	pin AB6 = IOB_W15_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W19_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S26_1;
	pin AB13 = IOB_S33_0;
	pin AB14 = IOB_S36_1;
	pin AB15 = IOB_S39_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S49_0;
	pin AB18 = IOB_S52_1;
	pin AB19 = IOB_S58_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S63_1;
	pin AB22 = IOB_S70_1;
	pin AB23 = IOB_E19_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E15_1;
	pin AB26 = IOB_E17_0;
	pin AB27 = IOB_E17_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E18_0;
	pin AB30 = IOB_E18_1;
	pin AC1 = IOB_W16_1;
	pin AC2 = IOB_W16_0;
	pin AC3 = IOB_W14_1;
	pin AC4 = IOB_W14_0;
	pin AC5 = IOB_W13_1;
	pin AC6 = IOB_W13_0;
	pin AC7 = IOB_W12_1;
	pin AC8 = IOB_S11_0;
	pin AC9 = IOB_S15_1;
	pin AC10 = GND;
	pin AC11 = IOB_S26_0;
	pin AC12 = IOB_S27_0;
	pin AC13 = IOB_S33_1;
	pin AC14 = GND;
	pin AC15 = IOB_S39_1;
	pin AC16 = IOB_S46_0;
	pin AC17 = GND;
	pin AC18 = IOB_S52_0;
	pin AC19 = IOB_S56_1;
	pin AC20 = IOB_S62_1;
	pin AC21 = GND;
	pin AC22 = IOB_S70_0;
	pin AC23 = IOB_S74_0;
	pin AC24 = IOB_E12_1;
	pin AC25 = IOB_E13_0;
	pin AC26 = IOB_E13_1;
	pin AC27 = IOB_E14_0;
	pin AC28 = IOB_E14_1;
	pin AC29 = IOB_E16_0;
	pin AC30 = IOB_E16_1;
	pin AD1 = IOB_W11_1;
	pin AD2 = IOB_W11_0;
	pin AD3 = IOB_W10_1;
	pin AD4 = IOB_W10_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W12_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = IOB_S11_1;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S22_0;
	pin AD11 = IOB_S22_1;
	pin AD12 = IOB_S27_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S40_0;
	pin AD15 = IOB_S40_1;
	pin AD16 = IOB_S45_1;
	pin AD17 = IOB_S48_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S56_0;
	pin AD20 = IOB_S62_0;
	pin AD21 = IOB_S65_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S73_2;
	pin AD24 = IOB_S74_1;
	pin AD25 = IOB_E12_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E10_0;
	pin AD28 = IOB_E10_1;
	pin AD29 = IOB_E11_0;
	pin AD30 = IOB_E11_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = IOB_S12_0;
	pin AE9 = IOB_S20_0;
	pin AE10 = IOB_S20_1;
	pin AE11 = IOB_S23_0;
	pin AE12 = IOB_S29_0;
	pin AE13 = IOB_S37_0;
	pin AE14 = IOB_S37_1;
	pin AE15 = IOB_S40_2;
	pin AE16 = IOB_S45_0;
	pin AE17 = IOB_S48_0;
	pin AE18 = IOB_S51_1;
	pin AE19 = IOB_S55_1;
	pin AE20 = IOB_S61_1;
	pin AE21 = IOB_S65_0;
	pin AE22 = IOB_S69_2;
	pin AE23 = IOB_S73_1;
	pin AE24 = IOB_S79_0;
	pin AE25 = IOB_S79_1;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = IOB_S12_1;
	pin AF9 = IOB_S16_0;
	pin AF10 = GND;
	pin AF11 = IOB_S23_1;
	pin AF12 = IOB_S29_1;
	pin AF13 = IOB_S34_0;
	pin AF14 = GND;
	pin AF15 = IOB_S41_0;
	pin AF16 = IOB_S44_2;
	pin AF17 = GND;
	pin AF18 = IOB_S51_0;
	pin AF19 = IOB_S55_0;
	pin AF20 = IOB_S61_0;
	pin AF21 = GND;
	pin AF22 = IOB_S69_1;
	pin AF23 = IOB_S73_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S81_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = IOB_S13_0;
	pin AG9 = IOB_S16_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S24_0;
	pin AG12 = IOB_S30_0;
	pin AG13 = IOB_S34_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S41_1;
	pin AG16 = IOB_S44_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S50_2;
	pin AG19 = IOB_S54_1;
	pin AG20 = IOB_S60_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S69_0;
	pin AG23 = IOB_S72_1;
	pin AG24 = IOB_S78_1;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S81_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = IOB_S13_1;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S21_0;
	pin AH11 = IOB_S24_1;
	pin AH12 = IOB_S30_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S38_0;
	pin AH15 = IOB_S42_0;
	pin AH16 = IOB_S44_0;
	pin AH17 = IOB_S47_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S54_0;
	pin AH20 = IOB_S60_0;
	pin AH21 = IOB_S64_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S72_0;
	pin AH24 = IOB_S78_0;
	pin AH25 = IOB_S80_1;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S81_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = IOB_S10_0;
	pin AJ8 = IOB_S14_0;
	pin AJ9 = IOB_S17_0;
	pin AJ10 = IOB_S21_1;
	pin AJ11 = IOB_S25_0;
	pin AJ12 = IOB_S31_0;
	pin AJ13 = IOB_S35_0;
	pin AJ14 = IOB_S38_1;
	pin AJ15 = IOB_S42_1;
	pin AJ16 = IOB_S43_1;
	pin AJ17 = IOB_S47_0;
	pin AJ18 = IOB_S50_1;
	pin AJ19 = IOB_S53_1;
	pin AJ20 = IOB_S59_1;
	pin AJ21 = IOB_S64_0;
	pin AJ22 = IOB_S68_1;
	pin AJ23 = IOB_S71_1;
	pin AJ24 = IOB_S75_1;
	pin AJ25 = IOB_S80_0;
	pin AJ26 = IOB_S83_1;
	pin AJ27 = IOB_S84_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = IOB_S10_1;
	pin AK8 = IOB_S14_1;
	pin AK9 = IOB_S17_1;
	pin AK10 = GND;
	pin AK11 = IOB_S25_1;
	pin AK12 = IOB_S31_1;
	pin AK13 = IOB_S35_1;
	pin AK14 = GND;
	pin AK15 = IOB_S42_2;
	pin AK16 = IOB_S43_0;
	pin AK17 = GND;
	pin AK18 = IOB_S50_0;
	pin AK19 = IOB_S53_0;
	pin AK20 = IOB_S59_0;
	pin AK21 = GND;
	pin AK22 = IOB_S68_0;
	pin AK23 = IOB_S71_0;
	pin AK24 = IOB_S75_0;
	pin AK25 = GND;
	pin AK26 = IOB_S83_0;
	pin AK27 = IOB_S84_0;
	pin AK28 = IOB_S84_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W56_1;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E88_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S2_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
}

// xcexf10-die
bond BOND30 {
	pin USERIN008 = IOB_S3_3;
	pin USERIN009 = IOB_S3_2;
	pin USERIN010 = IOB_S3_1;
	pin USERIN011 = IOB_S3_0;
	pin USERIN012 = IOB_S2_3;
	pin USERIN013 = IOB_S2_2;
	pin USERIN014 = IOB_S2_1;
	pin USERIN015 = IOB_S2_0;
	pin USERIN016 = IOB_S1_3;
	pin USERIN017 = IOB_S1_2;
	pin USERIN018 = IOB_S1_1;
	pin USERIN019 = IOB_S1_0;
	pin USERIN020 = IOB_W1_0;
	pin USERIN021 = IOB_W1_1;
	pin USERIN022 = IOB_W1_2;
	pin USERIN023 = IOB_W1_3;
	pin USERIN024 = IOB_W2_0;
	pin USERIN025 = IOB_W2_1;
	pin USERIN026 = IOB_W2_2;
	pin USERIN027 = IOB_W2_3;
	pin USERIN028 = IOB_W3_0;
	pin USERIN029 = IOB_W3_1;
	pin USERIN030 = IOB_W3_2;
	pin USERIN031 = IOB_W3_3;
	pin USERIN032 = IOB_W4_0;
	pin USERIN033 = IOB_W4_1;
	pin USERIN034 = IOB_W4_2;
	pin USERIN035 = IOB_W4_3;
	pin USERIN036 = IOB_W5_0;
	pin USERIN037 = IOB_W5_1;
	pin USERIN038 = IOB_W5_2;
	pin USERIN039 = IOB_W5_3;
	pin USERIN040 = IOB_W6_0;
	pin USERIN041 = IOB_W6_1;
	pin USERIN042 = IOB_W6_2;
	pin USERIN043 = IOB_W6_3;
	pin USERIN044 = IOB_W7_0;
	pin USERIN045 = IOB_W7_1;
	pin USERIN046 = IOB_W7_2;
	pin USERIN047 = IOB_W7_3;
	pin USERIN048 = IOB_W8_0;
	pin USERIN049 = IOB_W8_1;
	pin USERIN050 = IOB_W8_2;
	pin USERIN051 = IOB_W8_3;
	pin USERIN052 = IOB_W9_0;
	pin USERIN053 = IOB_W9_1;
	pin USERIN054 = IOB_W9_2;
	pin USERIN055 = IOB_W9_3;
	pin USERIN056 = IOB_W10_0;
	pin USERIN057 = IOB_W10_1;
	pin USERIN058 = IOB_W10_2;
	pin USERIN059 = IOB_W10_3;
	pin USERIN060 = IOB_W11_0;
	pin USERIN061 = IOB_W11_1;
	pin USERIN062 = IOB_W11_2;
	pin USERIN063 = IOB_W11_3;
	pin USERIN064 = IOB_W12_0;
	pin USERIN065 = IOB_W12_1;
	pin USERIN066 = IOB_W12_2;
	pin USERIN067 = IOB_W12_3;
	pin USERIN068 = IOB_W13_0;
	pin USERIN069 = IOB_W13_1;
	pin USERIN070 = IOB_W13_2;
	pin USERIN071 = IOB_W13_3;
	pin USERIN072 = IOB_W14_0;
	pin USERIN073 = IOB_W14_1;
	pin USERIN074 = IOB_W14_2;
	pin USERIN075 = IOB_W14_3;
	pin USERIN076 = IOB_W15_0;
	pin USERIN077 = IOB_W15_1;
	pin USERIN078 = IOB_W15_2;
	pin USERIN079 = IOB_W15_3;
	pin USERIN080 = IOB_W16_0;
	pin USERIN081 = IOB_W16_1;
	pin USERIN082 = IOB_W16_2;
	pin USERIN083 = IOB_W16_3;
	pin USERIN084 = IOB_N1_3;
	pin USERIN085 = IOB_N1_2;
	pin USERIN086 = IOB_N1_1;
	pin USERIN087 = IOB_N1_0;
	pin USERIN088 = IOB_N2_3;
	pin USERIN089 = IOB_N2_2;
	pin USERIN090 = IOB_N2_1;
	pin USERIN091 = IOB_N2_0;
	pin USERIN092 = IOB_N3_3;
	pin USERIN093 = IOB_N3_2;
	pin USERIN094 = IOB_N3_1;
	pin USERIN095 = IOB_N3_0;
	pin USERIN096 = IOB_N4_3;
	pin USERIN097 = IOB_N4_2;
	pin USERIN098 = IOB_N5_3;
	pin USERIN099 = IOB_N5_2;
	pin USERIN100 = IOB_N6_3;
	pin USERIN101 = IOB_N6_2;
	pin USERIN102 = IOB_N6_1;
	pin USERIN103 = IOB_N6_0;
	pin USERIN104 = IOB_N7_3;
	pin USERIN105 = IOB_N7_2;
	pin USERIN106 = IOB_N7_1;
	pin USERIN107 = IOB_N7_0;
	pin USERIN108 = IOB_N8_3;
	pin USERIN109 = IOB_N8_2;
	pin USERIN110 = IOB_N8_1;
	pin USERIN111 = IOB_N8_0;
	pin USERIN112 = IOB_E16_3;
	pin USERIN113 = IOB_E16_2;
	pin USERIN114 = IOB_E16_1;
	pin USERIN115 = IOB_E16_0;
	pin USERIN116 = IOB_E15_3;
	pin USERIN117 = IOB_E15_2;
	pin USERIN118 = IOB_E15_1;
	pin USERIN119 = IOB_E15_0;
	pin USERIN120 = IOB_E14_3;
	pin USERIN121 = IOB_E14_2;
	pin USERIN122 = IOB_E14_1;
	pin USERIN123 = IOB_E14_0;
	pin USERIN124 = IOB_E13_3;
	pin USERIN125 = IOB_E13_2;
	pin USERIN126 = IOB_E13_1;
	pin USERIN127 = IOB_E13_0;
	pin USERIN128 = IOB_E12_3;
	pin USERIN129 = IOB_E12_2;
	pin USERIN130 = IOB_E12_1;
	pin USERIN131 = IOB_E12_0;
	pin USERIN132 = IOB_E11_3;
	pin USERIN133 = IOB_E11_2;
	pin USERIN134 = IOB_E11_1;
	pin USERIN135 = IOB_E11_0;
	pin USERIN136 = IOB_E10_3;
	pin USERIN137 = IOB_E10_2;
	pin USERIN138 = IOB_E10_1;
	pin USERIN139 = IOB_E10_0;
	pin USERIN140 = IOB_E9_3;
	pin USERIN141 = IOB_E9_2;
	pin USERIN142 = IOB_E9_1;
	pin USERIN143 = IOB_E9_0;
	pin USERIN144 = IOB_E8_3;
	pin USERIN145 = IOB_E8_2;
	pin USERIN146 = IOB_E8_1;
	pin USERIN147 = IOB_E8_0;
	pin USERIN148 = IOB_E7_3;
	pin USERIN149 = IOB_E7_2;
	pin USERIN150 = IOB_E7_1;
	pin USERIN151 = IOB_E7_0;
	pin USERIN152 = IOB_E6_3;
	pin USERIN153 = IOB_E6_2;
	pin USERIN154 = IOB_E6_1;
	pin USERIN155 = IOB_E6_0;
	pin USERIN156 = IOB_E5_3;
	pin USERIN157 = IOB_E5_2;
	pin USERIN158 = IOB_E5_1;
	pin USERIN159 = IOB_E5_0;
	pin USERIN160 = IOB_E4_3;
	pin USERIN161 = IOB_E4_2;
	pin USERIN162 = IOB_E4_1;
	pin USERIN163 = IOB_E4_0;
	pin USERIN164 = IOB_E3_3;
	pin USERIN165 = IOB_E3_2;
	pin USERIN166 = IOB_E3_1;
	pin USERIN167 = IOB_E3_0;
	pin USERIN168 = IOB_E2_3;
	pin USERIN169 = IOB_E2_2;
	pin USERIN170 = IOB_E2_1;
	pin USERIN171 = IOB_E2_0;
	pin USERIN172 = IOB_E1_3;
	pin USERIN173 = IOB_E1_2;
	pin USERIN174 = IOB_E1_1;
	pin USERIN175 = IOB_E1_0;
	pin USERIN176 = IOB_S8_3;
	pin USERIN177 = IOB_S8_2;
	pin USERIN178 = IOB_S8_1;
	pin USERIN179 = IOB_S8_0;
	pin USERIN180 = IOB_S7_3;
	pin USERIN181 = IOB_S7_2;
	pin USERIN182 = IOB_S7_1;
	pin USERIN183 = IOB_S7_0;
	pin USERIN184 = IOB_S6_3;
	pin USERIN185 = IOB_S6_2;
	pin USERIN186 = IOB_S6_1;
	pin USERIN187 = IOB_S6_0;
	pin USERIN188 = IOB_S5_3;
	pin USERIN189 = IOB_S5_2;
	pin USERIN190 = IOB_S4_3;
	pin USERIN191 = IOB_S4_2;
	pin USEROUT000 = IOB_N4_5;
	pin USEROUT001 = IOB_N4_4;
	pin USEROUT002 = IOB_N5_5;
	pin USEROUT003 = IOB_N5_4;
	pin USEROUT004 = IOB_S5_5;
	pin USEROUT005 = IOB_S5_4;
	pin USEROUT006 = IOB_S4_5;
	pin USEROUT007 = IOB_S4_4;
	pin USEROUT008 = IOB_S3_7;
	pin USEROUT009 = IOB_S3_6;
	pin USEROUT010 = IOB_S3_5;
	pin USEROUT011 = IOB_S3_4;
	pin USEROUT012 = IOB_S2_7;
	pin USEROUT013 = IOB_S2_6;
	pin USEROUT014 = IOB_S2_5;
	pin USEROUT015 = IOB_S2_4;
	pin USEROUT016 = IOB_S1_7;
	pin USEROUT017 = IOB_S1_6;
	pin USEROUT018 = IOB_S1_5;
	pin USEROUT019 = IOB_S1_4;
	pin USEROUT020 = IOB_W1_4;
	pin USEROUT021 = IOB_W1_5;
	pin USEROUT022 = IOB_W1_6;
	pin USEROUT023 = IOB_W1_7;
	pin USEROUT024 = IOB_W2_4;
	pin USEROUT025 = IOB_W2_5;
	pin USEROUT026 = IOB_W2_6;
	pin USEROUT027 = IOB_W2_7;
	pin USEROUT028 = IOB_W3_4;
	pin USEROUT029 = IOB_W3_5;
	pin USEROUT030 = IOB_W3_6;
	pin USEROUT031 = IOB_W3_7;
	pin USEROUT032 = IOB_W4_4;
	pin USEROUT033 = IOB_W4_5;
	pin USEROUT034 = IOB_W4_6;
	pin USEROUT035 = IOB_W4_7;
	pin USEROUT036 = IOB_W5_4;
	pin USEROUT037 = IOB_W5_5;
	pin USEROUT038 = IOB_W5_6;
	pin USEROUT039 = IOB_W5_7;
	pin USEROUT040 = IOB_W6_4;
	pin USEROUT041 = IOB_W6_5;
	pin USEROUT042 = IOB_W6_6;
	pin USEROUT043 = IOB_W6_7;
	pin USEROUT044 = IOB_W7_4;
	pin USEROUT045 = IOB_W7_5;
	pin USEROUT046 = IOB_W7_6;
	pin USEROUT047 = IOB_W7_7;
	pin USEROUT048 = IOB_W8_4;
	pin USEROUT049 = IOB_W8_5;
	pin USEROUT050 = IOB_W8_6;
	pin USEROUT051 = IOB_W8_7;
	pin USEROUT052 = IOB_W9_4;
	pin USEROUT053 = IOB_W9_5;
	pin USEROUT054 = IOB_W9_6;
	pin USEROUT055 = IOB_W9_7;
	pin USEROUT056 = IOB_W10_4;
	pin USEROUT057 = IOB_W10_5;
	pin USEROUT058 = IOB_W10_6;
	pin USEROUT059 = IOB_W10_7;
	pin USEROUT060 = IOB_W11_4;
	pin USEROUT061 = IOB_W11_5;
	pin USEROUT062 = IOB_W11_6;
	pin USEROUT063 = IOB_W11_7;
	pin USEROUT064 = IOB_W12_4;
	pin USEROUT065 = IOB_W12_5;
	pin USEROUT066 = IOB_W12_6;
	pin USEROUT067 = IOB_W12_7;
	pin USEROUT068 = IOB_W13_4;
	pin USEROUT069 = IOB_W13_5;
	pin USEROUT070 = IOB_W13_6;
	pin USEROUT071 = IOB_W13_7;
	pin USEROUT072 = IOB_W14_4;
	pin USEROUT073 = IOB_W14_5;
	pin USEROUT074 = IOB_W14_6;
	pin USEROUT075 = IOB_W14_7;
	pin USEROUT076 = IOB_W15_4;
	pin USEROUT077 = IOB_W15_5;
	pin USEROUT078 = IOB_W15_6;
	pin USEROUT079 = IOB_W15_7;
	pin USEROUT080 = IOB_W16_4;
	pin USEROUT081 = IOB_W16_5;
	pin USEROUT082 = IOB_W16_6;
	pin USEROUT083 = IOB_W16_7;
	pin USEROUT084 = IOB_N1_7;
	pin USEROUT085 = IOB_N1_6;
	pin USEROUT086 = IOB_N1_5;
	pin USEROUT087 = IOB_N1_4;
	pin USEROUT088 = IOB_N2_7;
	pin USEROUT089 = IOB_N2_6;
	pin USEROUT090 = IOB_N2_5;
	pin USEROUT091 = IOB_N2_4;
	pin USEROUT092 = IOB_N3_7;
	pin USEROUT093 = IOB_N3_6;
	pin USEROUT094 = IOB_N3_5;
	pin USEROUT095 = IOB_N3_4;
	pin USEROUT096 = IOB_N4_7;
	pin USEROUT097 = IOB_N4_6;
	pin USEROUT098 = IOB_N5_7;
	pin USEROUT099 = IOB_N5_6;
	pin USEROUT100 = IOB_N6_7;
	pin USEROUT101 = IOB_N6_6;
	pin USEROUT102 = IOB_N6_5;
	pin USEROUT103 = IOB_N6_4;
	pin USEROUT104 = IOB_N7_7;
	pin USEROUT105 = IOB_N7_6;
	pin USEROUT106 = IOB_N7_5;
	pin USEROUT107 = IOB_N7_4;
	pin USEROUT108 = IOB_N8_7;
	pin USEROUT109 = IOB_N8_6;
	pin USEROUT110 = IOB_N8_5;
	pin USEROUT111 = IOB_N8_4;
	pin USEROUT112 = IOB_E16_7;
	pin USEROUT113 = IOB_E16_6;
	pin USEROUT114 = IOB_E16_5;
	pin USEROUT115 = IOB_E16_4;
	pin USEROUT116 = IOB_E15_7;
	pin USEROUT117 = IOB_E15_6;
	pin USEROUT118 = IOB_E15_5;
	pin USEROUT119 = IOB_E15_4;
	pin USEROUT120 = IOB_E14_7;
	pin USEROUT121 = IOB_E14_6;
	pin USEROUT122 = IOB_E14_5;
	pin USEROUT123 = IOB_E14_4;
	pin USEROUT124 = IOB_E13_7;
	pin USEROUT125 = IOB_E13_6;
	pin USEROUT126 = IOB_E13_5;
	pin USEROUT127 = IOB_E13_4;
	pin USEROUT128 = IOB_E12_7;
	pin USEROUT129 = IOB_E12_6;
	pin USEROUT130 = IOB_E12_5;
	pin USEROUT131 = IOB_E12_4;
	pin USEROUT132 = IOB_E11_7;
	pin USEROUT133 = IOB_E11_6;
	pin USEROUT134 = IOB_E11_5;
	pin USEROUT135 = IOB_E11_4;
	pin USEROUT136 = IOB_E10_7;
	pin USEROUT137 = IOB_E10_6;
	pin USEROUT138 = IOB_E10_5;
	pin USEROUT139 = IOB_E10_4;
	pin USEROUT140 = IOB_E9_7;
	pin USEROUT141 = IOB_E9_6;
	pin USEROUT142 = IOB_E9_5;
	pin USEROUT143 = IOB_E9_4;
	pin USEROUT144 = IOB_E8_7;
	pin USEROUT145 = IOB_E8_6;
	pin USEROUT146 = IOB_E8_5;
	pin USEROUT147 = IOB_E8_4;
	pin USEROUT148 = IOB_E7_7;
	pin USEROUT149 = IOB_E7_6;
	pin USEROUT150 = IOB_E7_5;
	pin USEROUT151 = IOB_E7_4;
	pin USEROUT152 = IOB_E6_7;
	pin USEROUT153 = IOB_E6_6;
	pin USEROUT154 = IOB_E6_5;
	pin USEROUT155 = IOB_E6_4;
	pin USEROUT156 = IOB_E5_7;
	pin USEROUT157 = IOB_E5_6;
	pin USEROUT158 = IOB_E5_5;
	pin USEROUT159 = IOB_E5_4;
	pin USEROUT160 = IOB_E4_7;
	pin USEROUT161 = IOB_E4_6;
	pin USEROUT162 = IOB_E4_5;
	pin USEROUT163 = IOB_E4_4;
	pin USEROUT164 = IOB_E3_7;
	pin USEROUT165 = IOB_E3_6;
	pin USEROUT166 = IOB_E3_5;
	pin USEROUT167 = IOB_E3_4;
	pin USEROUT168 = IOB_E2_7;
	pin USEROUT169 = IOB_E2_6;
	pin USEROUT170 = IOB_E2_5;
	pin USEROUT171 = IOB_E2_4;
	pin USEROUT172 = IOB_E1_7;
	pin USEROUT173 = IOB_E1_6;
	pin USEROUT174 = IOB_E1_5;
	pin USEROUT175 = IOB_E1_4;
	pin USEROUT176 = IOB_S8_7;
	pin USEROUT177 = IOB_S8_6;
	pin USEROUT178 = IOB_S8_5;
	pin USEROUT179 = IOB_S8_4;
	pin USEROUT180 = IOB_S7_7;
	pin USEROUT181 = IOB_S7_6;
	pin USEROUT182 = IOB_S7_5;
	pin USEROUT183 = IOB_S7_4;
	pin USEROUT184 = IOB_S6_7;
	pin USEROUT185 = IOB_S6_6;
	pin USEROUT186 = IOB_S6_5;
	pin USEROUT187 = IOB_S6_4;
	pin USEROUT188 = IOB_S5_7;
	pin USEROUT189 = IOB_S5_6;
	pin USEROUT190 = IOB_S4_7;
	pin USEROUT191 = IOB_S4_6;
	pin USERINCLK000 = IOB_N4_1;
	pin USERINCLK001 = IOB_N4_0;
	pin USERINCLK002 = IOB_N5_1;
	pin USERINCLK003 = IOB_N5_0;
	pin USERINCLK004 = IOB_S5_1;
	pin USERINCLK005 = IOB_S5_0;
	pin USERINCLK006 = IOB_S4_1;
	pin USERINCLK007 = IOB_S4_0;
}

// xcexf20-die
bond BOND31 {
	pin USERIN008 = IOB_S7_3;
	pin USERIN009 = IOB_S7_2;
	pin USERIN010 = IOB_S7_1;
	pin USERIN011 = IOB_S7_0;
	pin USERIN012 = IOB_S6_3;
	pin USERIN013 = IOB_S6_2;
	pin USERIN014 = IOB_S6_1;
	pin USERIN015 = IOB_S6_0;
	pin USERIN016 = IOB_S5_3;
	pin USERIN017 = IOB_S5_2;
	pin USERIN018 = IOB_S5_1;
	pin USERIN019 = IOB_S5_0;
	pin USERIN020 = IOB_S4_3;
	pin USERIN021 = IOB_S4_2;
	pin USERIN022 = IOB_S4_1;
	pin USERIN023 = IOB_S4_0;
	pin USERIN024 = IOB_S3_3;
	pin USERIN025 = IOB_S3_2;
	pin USERIN026 = IOB_S3_1;
	pin USERIN027 = IOB_S3_0;
	pin USERIN028 = IOB_S2_3;
	pin USERIN029 = IOB_S2_2;
	pin USERIN030 = IOB_S2_1;
	pin USERIN031 = IOB_S2_0;
	pin USERIN032 = IOB_S1_3;
	pin USERIN033 = IOB_S1_2;
	pin USERIN034 = IOB_S1_1;
	pin USERIN035 = IOB_S1_0;
	pin USERIN036 = IOB_W1_0;
	pin USERIN037 = IOB_W1_1;
	pin USERIN038 = IOB_W1_2;
	pin USERIN039 = IOB_W1_3;
	pin USERIN040 = IOB_W2_0;
	pin USERIN041 = IOB_W2_1;
	pin USERIN042 = IOB_W2_2;
	pin USERIN043 = IOB_W2_3;
	pin USERIN044 = IOB_W3_0;
	pin USERIN045 = IOB_W3_1;
	pin USERIN046 = IOB_W3_2;
	pin USERIN047 = IOB_W3_3;
	pin USERIN048 = IOB_W4_0;
	pin USERIN049 = IOB_W4_1;
	pin USERIN050 = IOB_W4_2;
	pin USERIN051 = IOB_W4_3;
	pin USERIN052 = IOB_W5_0;
	pin USERIN053 = IOB_W5_1;
	pin USERIN054 = IOB_W5_2;
	pin USERIN055 = IOB_W5_3;
	pin USERIN056 = IOB_W6_0;
	pin USERIN057 = IOB_W6_1;
	pin USERIN058 = IOB_W6_2;
	pin USERIN059 = IOB_W6_3;
	pin USERIN060 = IOB_W7_0;
	pin USERIN061 = IOB_W7_1;
	pin USERIN062 = IOB_W7_2;
	pin USERIN063 = IOB_W7_3;
	pin USERIN064 = IOB_W8_0;
	pin USERIN065 = IOB_W8_1;
	pin USERIN066 = IOB_W8_2;
	pin USERIN067 = IOB_W8_3;
	pin USERIN068 = IOB_W9_0;
	pin USERIN069 = IOB_W9_1;
	pin USERIN070 = IOB_W9_2;
	pin USERIN071 = IOB_W9_3;
	pin USERIN072 = IOB_W10_0;
	pin USERIN073 = IOB_W10_1;
	pin USERIN074 = IOB_W10_2;
	pin USERIN075 = IOB_W10_3;
	pin USERIN076 = IOB_W11_0;
	pin USERIN077 = IOB_W11_1;
	pin USERIN078 = IOB_W11_2;
	pin USERIN079 = IOB_W11_3;
	pin USERIN080 = IOB_W12_0;
	pin USERIN081 = IOB_W12_1;
	pin USERIN082 = IOB_W12_2;
	pin USERIN083 = IOB_W12_3;
	pin USERIN084 = IOB_W13_0;
	pin USERIN085 = IOB_W13_1;
	pin USERIN086 = IOB_W13_2;
	pin USERIN087 = IOB_W13_3;
	pin USERIN088 = IOB_W14_0;
	pin USERIN089 = IOB_W14_1;
	pin USERIN090 = IOB_W14_2;
	pin USERIN091 = IOB_W14_3;
	pin USERIN092 = IOB_W15_0;
	pin USERIN093 = IOB_W15_1;
	pin USERIN094 = IOB_W15_2;
	pin USERIN095 = IOB_W15_3;
	pin USERIN096 = IOB_W16_0;
	pin USERIN097 = IOB_W16_1;
	pin USERIN098 = IOB_W16_2;
	pin USERIN099 = IOB_W16_3;
	pin USERIN100 = IOB_N1_3;
	pin USERIN101 = IOB_N1_2;
	pin USERIN102 = IOB_N1_1;
	pin USERIN103 = IOB_N1_0;
	pin USERIN104 = IOB_N2_3;
	pin USERIN105 = IOB_N2_2;
	pin USERIN106 = IOB_N2_1;
	pin USERIN107 = IOB_N2_0;
	pin USERIN108 = IOB_N3_3;
	pin USERIN109 = IOB_N3_2;
	pin USERIN110 = IOB_N3_1;
	pin USERIN111 = IOB_N3_0;
	pin USERIN112 = IOB_N4_3;
	pin USERIN113 = IOB_N4_2;
	pin USERIN114 = IOB_N4_1;
	pin USERIN115 = IOB_N4_0;
	pin USERIN116 = IOB_N5_3;
	pin USERIN117 = IOB_N5_2;
	pin USERIN118 = IOB_N5_1;
	pin USERIN119 = IOB_N5_0;
	pin USERIN120 = IOB_N6_3;
	pin USERIN121 = IOB_N6_2;
	pin USERIN122 = IOB_N6_1;
	pin USERIN123 = IOB_N6_0;
	pin USERIN124 = IOB_N7_3;
	pin USERIN125 = IOB_N7_2;
	pin USERIN126 = IOB_N7_1;
	pin USERIN127 = IOB_N7_0;
	pin USERIN128 = IOB_N8_3;
	pin USERIN129 = IOB_N8_2;
	pin USERIN130 = IOB_N9_3;
	pin USERIN131 = IOB_N9_2;
	pin USERIN132 = IOB_N10_3;
	pin USERIN133 = IOB_N10_2;
	pin USERIN134 = IOB_N10_1;
	pin USERIN135 = IOB_N10_0;
	pin USERIN136 = IOB_N11_3;
	pin USERIN137 = IOB_N11_2;
	pin USERIN138 = IOB_N11_1;
	pin USERIN139 = IOB_N11_0;
	pin USERIN140 = IOB_N12_3;
	pin USERIN141 = IOB_N12_2;
	pin USERIN142 = IOB_N12_1;
	pin USERIN143 = IOB_N12_0;
	pin USERIN144 = IOB_N13_3;
	pin USERIN145 = IOB_N13_2;
	pin USERIN146 = IOB_N13_1;
	pin USERIN147 = IOB_N13_0;
	pin USERIN148 = IOB_N14_3;
	pin USERIN149 = IOB_N14_2;
	pin USERIN150 = IOB_N14_1;
	pin USERIN151 = IOB_N14_0;
	pin USERIN152 = IOB_N15_3;
	pin USERIN153 = IOB_N15_2;
	pin USERIN154 = IOB_N15_1;
	pin USERIN155 = IOB_N15_0;
	pin USERIN156 = IOB_N16_3;
	pin USERIN157 = IOB_N16_2;
	pin USERIN158 = IOB_N16_1;
	pin USERIN159 = IOB_N16_0;
	pin USERIN160 = IOB_E16_3;
	pin USERIN161 = IOB_E16_2;
	pin USERIN162 = IOB_E16_1;
	pin USERIN163 = IOB_E16_0;
	pin USERIN164 = IOB_E15_3;
	pin USERIN165 = IOB_E15_2;
	pin USERIN166 = IOB_E15_1;
	pin USERIN167 = IOB_E15_0;
	pin USERIN168 = IOB_E14_3;
	pin USERIN169 = IOB_E14_2;
	pin USERIN170 = IOB_E14_1;
	pin USERIN171 = IOB_E14_0;
	pin USERIN172 = IOB_E13_3;
	pin USERIN173 = IOB_E13_2;
	pin USERIN174 = IOB_E13_1;
	pin USERIN175 = IOB_E13_0;
	pin USERIN176 = IOB_E12_3;
	pin USERIN177 = IOB_E12_2;
	pin USERIN178 = IOB_E12_1;
	pin USERIN179 = IOB_E12_0;
	pin USERIN180 = IOB_E11_3;
	pin USERIN181 = IOB_E11_2;
	pin USERIN182 = IOB_E11_1;
	pin USERIN183 = IOB_E11_0;
	pin USERIN184 = IOB_E10_3;
	pin USERIN185 = IOB_E10_2;
	pin USERIN186 = IOB_E10_1;
	pin USERIN187 = IOB_E10_0;
	pin USERIN188 = IOB_E9_3;
	pin USERIN189 = IOB_E9_2;
	pin USERIN190 = IOB_E9_1;
	pin USERIN191 = IOB_E9_0;
	pin USERIN192 = IOB_E8_3;
	pin USERIN193 = IOB_E8_2;
	pin USERIN194 = IOB_E8_1;
	pin USERIN195 = IOB_E8_0;
	pin USERIN196 = IOB_E7_3;
	pin USERIN197 = IOB_E7_2;
	pin USERIN198 = IOB_E7_1;
	pin USERIN199 = IOB_E7_0;
	pin USERIN200 = IOB_E6_3;
	pin USERIN201 = IOB_E6_2;
	pin USERIN202 = IOB_E6_1;
	pin USERIN203 = IOB_E6_0;
	pin USERIN204 = IOB_E5_3;
	pin USERIN205 = IOB_E5_2;
	pin USERIN206 = IOB_E5_1;
	pin USERIN207 = IOB_E5_0;
	pin USERIN208 = IOB_E4_3;
	pin USERIN209 = IOB_E4_2;
	pin USERIN210 = IOB_E4_1;
	pin USERIN211 = IOB_E4_0;
	pin USERIN212 = IOB_E3_3;
	pin USERIN213 = IOB_E3_2;
	pin USERIN214 = IOB_E3_1;
	pin USERIN215 = IOB_E3_0;
	pin USERIN216 = IOB_E2_3;
	pin USERIN217 = IOB_E2_2;
	pin USERIN218 = IOB_E2_1;
	pin USERIN219 = IOB_E2_0;
	pin USERIN220 = IOB_E1_3;
	pin USERIN221 = IOB_E1_2;
	pin USERIN222 = IOB_E1_1;
	pin USERIN223 = IOB_E1_0;
	pin USERIN224 = IOB_S16_3;
	pin USERIN225 = IOB_S16_2;
	pin USERIN226 = IOB_S16_1;
	pin USERIN227 = IOB_S16_0;
	pin USERIN228 = IOB_S15_3;
	pin USERIN229 = IOB_S15_2;
	pin USERIN230 = IOB_S15_1;
	pin USERIN231 = IOB_S15_0;
	pin USERIN232 = IOB_S14_3;
	pin USERIN233 = IOB_S14_2;
	pin USERIN234 = IOB_S14_1;
	pin USERIN235 = IOB_S14_0;
	pin USERIN236 = IOB_S13_3;
	pin USERIN237 = IOB_S13_2;
	pin USERIN238 = IOB_S13_1;
	pin USERIN239 = IOB_S13_0;
	pin USERIN240 = IOB_S12_3;
	pin USERIN241 = IOB_S12_2;
	pin USERIN242 = IOB_S12_1;
	pin USERIN243 = IOB_S12_0;
	pin USERIN244 = IOB_S11_3;
	pin USERIN245 = IOB_S11_2;
	pin USERIN246 = IOB_S11_1;
	pin USERIN247 = IOB_S11_0;
	pin USERIN248 = IOB_S10_3;
	pin USERIN249 = IOB_S10_2;
	pin USERIN250 = IOB_S10_1;
	pin USERIN251 = IOB_S10_0;
	pin USERIN252 = IOB_S9_3;
	pin USERIN253 = IOB_S9_2;
	pin USERIN254 = IOB_S8_3;
	pin USERIN255 = IOB_S8_2;
	pin USEROUT000 = IOB_N8_5;
	pin USEROUT001 = IOB_N8_4;
	pin USEROUT002 = IOB_N9_5;
	pin USEROUT003 = IOB_N9_4;
	pin USEROUT004 = IOB_S9_5;
	pin USEROUT005 = IOB_S9_4;
	pin USEROUT006 = IOB_S8_5;
	pin USEROUT007 = IOB_S8_4;
	pin USEROUT008 = IOB_S7_7;
	pin USEROUT009 = IOB_S7_6;
	pin USEROUT010 = IOB_S7_5;
	pin USEROUT011 = IOB_S7_4;
	pin USEROUT012 = IOB_S6_7;
	pin USEROUT013 = IOB_S6_6;
	pin USEROUT014 = IOB_S6_5;
	pin USEROUT015 = IOB_S6_4;
	pin USEROUT016 = IOB_S5_7;
	pin USEROUT017 = IOB_S5_6;
	pin USEROUT018 = IOB_S5_5;
	pin USEROUT019 = IOB_S5_4;
	pin USEROUT020 = IOB_S4_7;
	pin USEROUT021 = IOB_S4_6;
	pin USEROUT022 = IOB_S4_5;
	pin USEROUT023 = IOB_S4_4;
	pin USEROUT024 = IOB_S3_7;
	pin USEROUT025 = IOB_S3_6;
	pin USEROUT026 = IOB_S3_5;
	pin USEROUT027 = IOB_S3_4;
	pin USEROUT028 = IOB_S2_7;
	pin USEROUT029 = IOB_S2_6;
	pin USEROUT030 = IOB_S2_5;
	pin USEROUT031 = IOB_S2_4;
	pin USEROUT032 = IOB_S1_7;
	pin USEROUT033 = IOB_S1_6;
	pin USEROUT034 = IOB_S1_5;
	pin USEROUT035 = IOB_S1_4;
	pin USEROUT036 = IOB_W1_4;
	pin USEROUT037 = IOB_W1_5;
	pin USEROUT038 = IOB_W1_6;
	pin USEROUT039 = IOB_W1_7;
	pin USEROUT040 = IOB_W2_4;
	pin USEROUT041 = IOB_W2_5;
	pin USEROUT042 = IOB_W2_6;
	pin USEROUT043 = IOB_W2_7;
	pin USEROUT044 = IOB_W3_4;
	pin USEROUT045 = IOB_W3_5;
	pin USEROUT046 = IOB_W3_6;
	pin USEROUT047 = IOB_W3_7;
	pin USEROUT048 = IOB_W4_4;
	pin USEROUT049 = IOB_W4_5;
	pin USEROUT050 = IOB_W4_6;
	pin USEROUT051 = IOB_W4_7;
	pin USEROUT052 = IOB_W5_4;
	pin USEROUT053 = IOB_W5_5;
	pin USEROUT054 = IOB_W5_6;
	pin USEROUT055 = IOB_W5_7;
	pin USEROUT056 = IOB_W6_4;
	pin USEROUT057 = IOB_W6_5;
	pin USEROUT058 = IOB_W6_6;
	pin USEROUT059 = IOB_W6_7;
	pin USEROUT060 = IOB_W7_4;
	pin USEROUT061 = IOB_W7_5;
	pin USEROUT062 = IOB_W7_6;
	pin USEROUT063 = IOB_W7_7;
	pin USEROUT064 = IOB_W8_4;
	pin USEROUT065 = IOB_W8_5;
	pin USEROUT066 = IOB_W8_6;
	pin USEROUT067 = IOB_W8_7;
	pin USEROUT068 = IOB_W9_4;
	pin USEROUT069 = IOB_W9_5;
	pin USEROUT070 = IOB_W9_6;
	pin USEROUT071 = IOB_W9_7;
	pin USEROUT072 = IOB_W10_4;
	pin USEROUT073 = IOB_W10_5;
	pin USEROUT074 = IOB_W10_6;
	pin USEROUT075 = IOB_W10_7;
	pin USEROUT076 = IOB_W11_4;
	pin USEROUT077 = IOB_W11_5;
	pin USEROUT078 = IOB_W11_6;
	pin USEROUT079 = IOB_W11_7;
	pin USEROUT080 = IOB_W12_4;
	pin USEROUT081 = IOB_W12_5;
	pin USEROUT082 = IOB_W12_6;
	pin USEROUT083 = IOB_W12_7;
	pin USEROUT084 = IOB_W13_4;
	pin USEROUT085 = IOB_W13_5;
	pin USEROUT086 = IOB_W13_6;
	pin USEROUT087 = IOB_W13_7;
	pin USEROUT088 = IOB_W14_4;
	pin USEROUT089 = IOB_W14_5;
	pin USEROUT090 = IOB_W14_6;
	pin USEROUT091 = IOB_W14_7;
	pin USEROUT092 = IOB_W15_4;
	pin USEROUT093 = IOB_W15_5;
	pin USEROUT094 = IOB_W15_6;
	pin USEROUT095 = IOB_W15_7;
	pin USEROUT096 = IOB_W16_4;
	pin USEROUT097 = IOB_W16_5;
	pin USEROUT098 = IOB_W16_6;
	pin USEROUT099 = IOB_W16_7;
	pin USEROUT100 = IOB_N1_7;
	pin USEROUT101 = IOB_N1_6;
	pin USEROUT102 = IOB_N1_5;
	pin USEROUT103 = IOB_N1_4;
	pin USEROUT104 = IOB_N2_7;
	pin USEROUT105 = IOB_N2_6;
	pin USEROUT106 = IOB_N2_5;
	pin USEROUT107 = IOB_N2_4;
	pin USEROUT108 = IOB_N3_7;
	pin USEROUT109 = IOB_N3_6;
	pin USEROUT110 = IOB_N3_5;
	pin USEROUT111 = IOB_N3_4;
	pin USEROUT112 = IOB_N4_7;
	pin USEROUT113 = IOB_N4_6;
	pin USEROUT114 = IOB_N4_5;
	pin USEROUT115 = IOB_N4_4;
	pin USEROUT116 = IOB_N5_7;
	pin USEROUT117 = IOB_N5_6;
	pin USEROUT118 = IOB_N5_5;
	pin USEROUT119 = IOB_N5_4;
	pin USEROUT120 = IOB_N6_7;
	pin USEROUT121 = IOB_N6_6;
	pin USEROUT122 = IOB_N6_5;
	pin USEROUT123 = IOB_N6_4;
	pin USEROUT124 = IOB_N7_7;
	pin USEROUT125 = IOB_N7_6;
	pin USEROUT126 = IOB_N7_5;
	pin USEROUT127 = IOB_N7_4;
	pin USEROUT128 = IOB_N8_7;
	pin USEROUT129 = IOB_N8_6;
	pin USEROUT130 = IOB_N9_7;
	pin USEROUT131 = IOB_N9_6;
	pin USEROUT132 = IOB_N10_7;
	pin USEROUT133 = IOB_N10_6;
	pin USEROUT134 = IOB_N10_5;
	pin USEROUT135 = IOB_N10_4;
	pin USEROUT136 = IOB_N11_7;
	pin USEROUT137 = IOB_N11_6;
	pin USEROUT138 = IOB_N11_5;
	pin USEROUT139 = IOB_N11_4;
	pin USEROUT140 = IOB_N12_7;
	pin USEROUT141 = IOB_N12_6;
	pin USEROUT142 = IOB_N12_5;
	pin USEROUT143 = IOB_N12_4;
	pin USEROUT144 = IOB_N13_7;
	pin USEROUT145 = IOB_N13_6;
	pin USEROUT146 = IOB_N13_5;
	pin USEROUT147 = IOB_N13_4;
	pin USEROUT148 = IOB_N14_7;
	pin USEROUT149 = IOB_N14_6;
	pin USEROUT150 = IOB_N14_5;
	pin USEROUT151 = IOB_N14_4;
	pin USEROUT152 = IOB_N15_7;
	pin USEROUT153 = IOB_N15_6;
	pin USEROUT154 = IOB_N15_5;
	pin USEROUT155 = IOB_N15_4;
	pin USEROUT156 = IOB_N16_7;
	pin USEROUT157 = IOB_N16_6;
	pin USEROUT158 = IOB_N16_5;
	pin USEROUT159 = IOB_N16_4;
	pin USEROUT160 = IOB_E16_7;
	pin USEROUT161 = IOB_E16_6;
	pin USEROUT162 = IOB_E16_5;
	pin USEROUT163 = IOB_E16_4;
	pin USEROUT164 = IOB_E15_7;
	pin USEROUT165 = IOB_E15_6;
	pin USEROUT166 = IOB_E15_5;
	pin USEROUT167 = IOB_E15_4;
	pin USEROUT168 = IOB_E14_7;
	pin USEROUT169 = IOB_E14_6;
	pin USEROUT170 = IOB_E14_5;
	pin USEROUT171 = IOB_E14_4;
	pin USEROUT172 = IOB_E13_7;
	pin USEROUT173 = IOB_E13_6;
	pin USEROUT174 = IOB_E13_5;
	pin USEROUT175 = IOB_E13_4;
	pin USEROUT176 = IOB_E12_7;
	pin USEROUT177 = IOB_E12_6;
	pin USEROUT178 = IOB_E12_5;
	pin USEROUT179 = IOB_E12_4;
	pin USEROUT180 = IOB_E11_7;
	pin USEROUT181 = IOB_E11_6;
	pin USEROUT182 = IOB_E11_5;
	pin USEROUT183 = IOB_E11_4;
	pin USEROUT184 = IOB_E10_7;
	pin USEROUT185 = IOB_E10_6;
	pin USEROUT186 = IOB_E10_5;
	pin USEROUT187 = IOB_E10_4;
	pin USEROUT188 = IOB_E9_7;
	pin USEROUT189 = IOB_E9_6;
	pin USEROUT190 = IOB_E9_5;
	pin USEROUT191 = IOB_E9_4;
	pin USEROUT192 = IOB_E8_7;
	pin USEROUT193 = IOB_E8_6;
	pin USEROUT194 = IOB_E8_5;
	pin USEROUT195 = IOB_E8_4;
	pin USEROUT196 = IOB_E7_7;
	pin USEROUT197 = IOB_E7_6;
	pin USEROUT198 = IOB_E7_5;
	pin USEROUT199 = IOB_E7_4;
	pin USEROUT200 = IOB_E6_7;
	pin USEROUT201 = IOB_E6_6;
	pin USEROUT202 = IOB_E6_5;
	pin USEROUT203 = IOB_E6_4;
	pin USEROUT204 = IOB_E5_7;
	pin USEROUT205 = IOB_E5_6;
	pin USEROUT206 = IOB_E5_5;
	pin USEROUT207 = IOB_E5_4;
	pin USEROUT208 = IOB_E4_7;
	pin USEROUT209 = IOB_E4_6;
	pin USEROUT210 = IOB_E4_5;
	pin USEROUT211 = IOB_E4_4;
	pin USEROUT212 = IOB_E3_7;
	pin USEROUT213 = IOB_E3_6;
	pin USEROUT214 = IOB_E3_5;
	pin USEROUT215 = IOB_E3_4;
	pin USEROUT216 = IOB_E2_7;
	pin USEROUT217 = IOB_E2_6;
	pin USEROUT218 = IOB_E2_5;
	pin USEROUT219 = IOB_E2_4;
	pin USEROUT220 = IOB_E1_7;
	pin USEROUT221 = IOB_E1_6;
	pin USEROUT222 = IOB_E1_5;
	pin USEROUT223 = IOB_E1_4;
	pin USEROUT224 = IOB_S16_7;
	pin USEROUT225 = IOB_S16_6;
	pin USEROUT226 = IOB_S16_5;
	pin USEROUT227 = IOB_S16_4;
	pin USEROUT228 = IOB_S15_7;
	pin USEROUT229 = IOB_S15_6;
	pin USEROUT230 = IOB_S15_5;
	pin USEROUT231 = IOB_S15_4;
	pin USEROUT232 = IOB_S14_7;
	pin USEROUT233 = IOB_S14_6;
	pin USEROUT234 = IOB_S14_5;
	pin USEROUT235 = IOB_S14_4;
	pin USEROUT236 = IOB_S13_7;
	pin USEROUT237 = IOB_S13_6;
	pin USEROUT238 = IOB_S13_5;
	pin USEROUT239 = IOB_S13_4;
	pin USEROUT240 = IOB_S12_7;
	pin USEROUT241 = IOB_S12_6;
	pin USEROUT242 = IOB_S12_5;
	pin USEROUT243 = IOB_S12_4;
	pin USEROUT244 = IOB_S11_7;
	pin USEROUT245 = IOB_S11_6;
	pin USEROUT246 = IOB_S11_5;
	pin USEROUT247 = IOB_S11_4;
	pin USEROUT248 = IOB_S10_7;
	pin USEROUT249 = IOB_S10_6;
	pin USEROUT250 = IOB_S10_5;
	pin USEROUT251 = IOB_S10_4;
	pin USEROUT252 = IOB_S9_7;
	pin USEROUT253 = IOB_S9_6;
	pin USEROUT254 = IOB_S8_7;
	pin USEROUT255 = IOB_S8_6;
	pin USERINCLK000 = IOB_N8_1;
	pin USERINCLK001 = IOB_N8_0;
	pin USERINCLK002 = IOB_N9_1;
	pin USERINCLK003 = IOB_N9_0;
	pin USERINCLK004 = IOB_S9_1;
	pin USERINCLK005 = IOB_S9_0;
	pin USERINCLK006 = IOB_S8_1;
	pin USERINCLK007 = IOB_S8_0;
}

// xcexf40-die
bond BOND32 {
	pin USERIN008 = IOB_S7_3;
	pin USERIN009 = IOB_S7_2;
	pin USERIN010 = IOB_S7_1;
	pin USERIN011 = IOB_S7_0;
	pin USERIN012 = IOB_S6_3;
	pin USERIN013 = IOB_S6_2;
	pin USERIN014 = IOB_S6_1;
	pin USERIN015 = IOB_S6_0;
	pin USERIN016 = IOB_S5_3;
	pin USERIN017 = IOB_S5_2;
	pin USERIN018 = IOB_S5_1;
	pin USERIN019 = IOB_S5_0;
	pin USERIN020 = IOB_S4_3;
	pin USERIN021 = IOB_S4_2;
	pin USERIN022 = IOB_S4_1;
	pin USERIN023 = IOB_S4_0;
	pin USERIN024 = IOB_S3_3;
	pin USERIN025 = IOB_S3_2;
	pin USERIN026 = IOB_S3_1;
	pin USERIN027 = IOB_S3_0;
	pin USERIN028 = IOB_S2_3;
	pin USERIN029 = IOB_S2_2;
	pin USERIN030 = IOB_S2_1;
	pin USERIN031 = IOB_S2_0;
	pin USERIN032 = IOB_S1_3;
	pin USERIN033 = IOB_S1_2;
	pin USERIN034 = IOB_S1_1;
	pin USERIN035 = IOB_S1_0;
	pin USERIN036 = IOB_W1_0;
	pin USERIN037 = IOB_W1_1;
	pin USERIN038 = IOB_W1_2;
	pin USERIN039 = IOB_W1_3;
	pin USERIN040 = IOB_W2_0;
	pin USERIN041 = IOB_W2_1;
	pin USERIN042 = IOB_W2_2;
	pin USERIN043 = IOB_W2_3;
	pin USERIN044 = IOB_W3_0;
	pin USERIN045 = IOB_W3_1;
	pin USERIN046 = IOB_W3_2;
	pin USERIN047 = IOB_W3_3;
	pin USERIN048 = IOB_W4_0;
	pin USERIN049 = IOB_W4_1;
	pin USERIN050 = IOB_W4_2;
	pin USERIN051 = IOB_W4_3;
	pin USERIN052 = IOB_W5_0;
	pin USERIN053 = IOB_W5_1;
	pin USERIN054 = IOB_W5_2;
	pin USERIN055 = IOB_W5_3;
	pin USERIN056 = IOB_W6_0;
	pin USERIN057 = IOB_W6_1;
	pin USERIN058 = IOB_W6_2;
	pin USERIN059 = IOB_W6_3;
	pin USERIN060 = IOB_W7_0;
	pin USERIN061 = IOB_W7_1;
	pin USERIN062 = IOB_W7_2;
	pin USERIN063 = IOB_W7_3;
	pin USERIN064 = IOB_W8_0;
	pin USERIN065 = IOB_W8_1;
	pin USERIN066 = IOB_W8_2;
	pin USERIN067 = IOB_W8_3;
	pin USERIN068 = IOB_W9_0;
	pin USERIN069 = IOB_W9_1;
	pin USERIN070 = IOB_W9_2;
	pin USERIN071 = IOB_W9_3;
	pin USERIN072 = IOB_W10_0;
	pin USERIN073 = IOB_W10_1;
	pin USERIN074 = IOB_W10_2;
	pin USERIN075 = IOB_W10_3;
	pin USERIN076 = IOB_W11_0;
	pin USERIN077 = IOB_W11_1;
	pin USERIN078 = IOB_W11_2;
	pin USERIN079 = IOB_W11_3;
	pin USERIN080 = IOB_W12_0;
	pin USERIN081 = IOB_W12_1;
	pin USERIN082 = IOB_W12_2;
	pin USERIN083 = IOB_W12_3;
	pin USERIN084 = IOB_W13_0;
	pin USERIN085 = IOB_W13_1;
	pin USERIN086 = IOB_W13_2;
	pin USERIN087 = IOB_W13_3;
	pin USERIN088 = IOB_W14_0;
	pin USERIN089 = IOB_W14_1;
	pin USERIN090 = IOB_W14_2;
	pin USERIN091 = IOB_W14_3;
	pin USERIN092 = IOB_W15_0;
	pin USERIN093 = IOB_W15_1;
	pin USERIN094 = IOB_W15_2;
	pin USERIN095 = IOB_W15_3;
	pin USERIN096 = IOB_W16_0;
	pin USERIN097 = IOB_W16_1;
	pin USERIN098 = IOB_W16_2;
	pin USERIN099 = IOB_W16_3;
	pin USERIN100 = IOB_W17_0;
	pin USERIN101 = IOB_W17_1;
	pin USERIN102 = IOB_W17_2;
	pin USERIN103 = IOB_W17_3;
	pin USERIN104 = IOB_W18_0;
	pin USERIN105 = IOB_W18_1;
	pin USERIN106 = IOB_W18_2;
	pin USERIN107 = IOB_W18_3;
	pin USERIN108 = IOB_W19_0;
	pin USERIN109 = IOB_W19_1;
	pin USERIN110 = IOB_W19_2;
	pin USERIN111 = IOB_W19_3;
	pin USERIN112 = IOB_W20_0;
	pin USERIN113 = IOB_W20_1;
	pin USERIN114 = IOB_W20_2;
	pin USERIN115 = IOB_W20_3;
	pin USERIN116 = IOB_W21_0;
	pin USERIN117 = IOB_W21_1;
	pin USERIN118 = IOB_W21_2;
	pin USERIN119 = IOB_W21_3;
	pin USERIN120 = IOB_W22_0;
	pin USERIN121 = IOB_W22_1;
	pin USERIN122 = IOB_W22_2;
	pin USERIN123 = IOB_W22_3;
	pin USERIN124 = IOB_W23_0;
	pin USERIN125 = IOB_W23_1;
	pin USERIN126 = IOB_W23_2;
	pin USERIN127 = IOB_W23_3;
	pin USERIN128 = IOB_W24_0;
	pin USERIN129 = IOB_W24_1;
	pin USERIN130 = IOB_W24_2;
	pin USERIN131 = IOB_W24_3;
	pin USERIN132 = IOB_N1_3;
	pin USERIN133 = IOB_N1_2;
	pin USERIN134 = IOB_N1_1;
	pin USERIN135 = IOB_N1_0;
	pin USERIN136 = IOB_N2_3;
	pin USERIN137 = IOB_N2_2;
	pin USERIN138 = IOB_N2_1;
	pin USERIN139 = IOB_N2_0;
	pin USERIN140 = IOB_N3_3;
	pin USERIN141 = IOB_N3_2;
	pin USERIN142 = IOB_N3_1;
	pin USERIN143 = IOB_N3_0;
	pin USERIN144 = IOB_N4_3;
	pin USERIN145 = IOB_N4_2;
	pin USERIN146 = IOB_N4_1;
	pin USERIN147 = IOB_N4_0;
	pin USERIN148 = IOB_N5_3;
	pin USERIN149 = IOB_N5_2;
	pin USERIN150 = IOB_N5_1;
	pin USERIN151 = IOB_N5_0;
	pin USERIN152 = IOB_N6_3;
	pin USERIN153 = IOB_N6_2;
	pin USERIN154 = IOB_N6_1;
	pin USERIN155 = IOB_N6_0;
	pin USERIN156 = IOB_N7_3;
	pin USERIN157 = IOB_N7_2;
	pin USERIN158 = IOB_N7_1;
	pin USERIN159 = IOB_N7_0;
	pin USERIN160 = IOB_N8_3;
	pin USERIN161 = IOB_N8_2;
	pin USERIN162 = IOB_N9_3;
	pin USERIN163 = IOB_N9_2;
	pin USERIN164 = IOB_N10_3;
	pin USERIN165 = IOB_N10_2;
	pin USERIN166 = IOB_N10_1;
	pin USERIN167 = IOB_N10_0;
	pin USERIN168 = IOB_N11_3;
	pin USERIN169 = IOB_N11_2;
	pin USERIN170 = IOB_N11_1;
	pin USERIN171 = IOB_N11_0;
	pin USERIN172 = IOB_N12_3;
	pin USERIN173 = IOB_N12_2;
	pin USERIN174 = IOB_N12_1;
	pin USERIN175 = IOB_N12_0;
	pin USERIN176 = IOB_N13_3;
	pin USERIN177 = IOB_N13_2;
	pin USERIN178 = IOB_N13_1;
	pin USERIN179 = IOB_N13_0;
	pin USERIN180 = IOB_N14_3;
	pin USERIN181 = IOB_N14_2;
	pin USERIN182 = IOB_N14_1;
	pin USERIN183 = IOB_N14_0;
	pin USERIN184 = IOB_N15_3;
	pin USERIN185 = IOB_N15_2;
	pin USERIN186 = IOB_N15_1;
	pin USERIN187 = IOB_N15_0;
	pin USERIN188 = IOB_N16_3;
	pin USERIN189 = IOB_N16_2;
	pin USERIN190 = IOB_N16_1;
	pin USERIN191 = IOB_N16_0;
	pin USERIN192 = IOB_E24_3;
	pin USERIN193 = IOB_E24_2;
	pin USERIN194 = IOB_E24_1;
	pin USERIN195 = IOB_E24_0;
	pin USERIN196 = IOB_E23_3;
	pin USERIN197 = IOB_E23_2;
	pin USERIN198 = IOB_E23_1;
	pin USERIN199 = IOB_E23_0;
	pin USERIN200 = IOB_E22_3;
	pin USERIN201 = IOB_E22_2;
	pin USERIN202 = IOB_E22_1;
	pin USERIN203 = IOB_E22_0;
	pin USERIN204 = IOB_E21_3;
	pin USERIN205 = IOB_E21_2;
	pin USERIN206 = IOB_E21_1;
	pin USERIN207 = IOB_E21_0;
	pin USERIN208 = IOB_E20_3;
	pin USERIN209 = IOB_E20_2;
	pin USERIN210 = IOB_E20_1;
	pin USERIN211 = IOB_E20_0;
	pin USERIN212 = IOB_E19_3;
	pin USERIN213 = IOB_E19_2;
	pin USERIN214 = IOB_E19_1;
	pin USERIN215 = IOB_E19_0;
	pin USERIN216 = IOB_E18_3;
	pin USERIN217 = IOB_E18_2;
	pin USERIN218 = IOB_E18_1;
	pin USERIN219 = IOB_E18_0;
	pin USERIN220 = IOB_E17_3;
	pin USERIN221 = IOB_E17_2;
	pin USERIN222 = IOB_E17_1;
	pin USERIN223 = IOB_E17_0;
	pin USERIN224 = IOB_E16_3;
	pin USERIN225 = IOB_E16_2;
	pin USERIN226 = IOB_E16_1;
	pin USERIN227 = IOB_E16_0;
	pin USERIN228 = IOB_E15_3;
	pin USERIN229 = IOB_E15_2;
	pin USERIN230 = IOB_E15_1;
	pin USERIN231 = IOB_E15_0;
	pin USERIN232 = IOB_E14_3;
	pin USERIN233 = IOB_E14_2;
	pin USERIN234 = IOB_E14_1;
	pin USERIN235 = IOB_E14_0;
	pin USERIN236 = IOB_E13_3;
	pin USERIN237 = IOB_E13_2;
	pin USERIN238 = IOB_E13_1;
	pin USERIN239 = IOB_E13_0;
	pin USERIN240 = IOB_E12_3;
	pin USERIN241 = IOB_E12_2;
	pin USERIN242 = IOB_E12_1;
	pin USERIN243 = IOB_E12_0;
	pin USERIN244 = IOB_E11_3;
	pin USERIN245 = IOB_E11_2;
	pin USERIN246 = IOB_E11_1;
	pin USERIN247 = IOB_E11_0;
	pin USERIN248 = IOB_E10_3;
	pin USERIN249 = IOB_E10_2;
	pin USERIN250 = IOB_E10_1;
	pin USERIN251 = IOB_E10_0;
	pin USERIN252 = IOB_E9_3;
	pin USERIN253 = IOB_E9_2;
	pin USERIN254 = IOB_E9_1;
	pin USERIN255 = IOB_E9_0;
	pin USERIN256 = IOB_E8_3;
	pin USERIN257 = IOB_E8_2;
	pin USERIN258 = IOB_E8_1;
	pin USERIN259 = IOB_E8_0;
	pin USERIN260 = IOB_E7_3;
	pin USERIN261 = IOB_E7_2;
	pin USERIN262 = IOB_E7_1;
	pin USERIN263 = IOB_E7_0;
	pin USERIN264 = IOB_E6_3;
	pin USERIN265 = IOB_E6_2;
	pin USERIN266 = IOB_E6_1;
	pin USERIN267 = IOB_E6_0;
	pin USERIN268 = IOB_E5_3;
	pin USERIN269 = IOB_E5_2;
	pin USERIN270 = IOB_E5_1;
	pin USERIN271 = IOB_E5_0;
	pin USERIN272 = IOB_E4_3;
	pin USERIN273 = IOB_E4_2;
	pin USERIN274 = IOB_E4_1;
	pin USERIN275 = IOB_E4_0;
	pin USERIN276 = IOB_E3_3;
	pin USERIN277 = IOB_E3_2;
	pin USERIN278 = IOB_E3_1;
	pin USERIN279 = IOB_E3_0;
	pin USERIN280 = IOB_E2_3;
	pin USERIN281 = IOB_E2_2;
	pin USERIN282 = IOB_E2_1;
	pin USERIN283 = IOB_E2_0;
	pin USERIN284 = IOB_E1_3;
	pin USERIN285 = IOB_E1_2;
	pin USERIN286 = IOB_E1_1;
	pin USERIN287 = IOB_E1_0;
	pin USERIN288 = IOB_S16_3;
	pin USERIN289 = IOB_S16_2;
	pin USERIN290 = IOB_S16_1;
	pin USERIN291 = IOB_S16_0;
	pin USERIN292 = IOB_S15_3;
	pin USERIN293 = IOB_S15_2;
	pin USERIN294 = IOB_S15_1;
	pin USERIN295 = IOB_S15_0;
	pin USERIN296 = IOB_S14_3;
	pin USERIN297 = IOB_S14_2;
	pin USERIN298 = IOB_S14_1;
	pin USERIN299 = IOB_S14_0;
	pin USERIN300 = IOB_S13_3;
	pin USERIN301 = IOB_S13_2;
	pin USERIN302 = IOB_S13_1;
	pin USERIN303 = IOB_S13_0;
	pin USERIN304 = IOB_S12_3;
	pin USERIN305 = IOB_S12_2;
	pin USERIN306 = IOB_S12_1;
	pin USERIN307 = IOB_S12_0;
	pin USERIN308 = IOB_S11_3;
	pin USERIN309 = IOB_S11_2;
	pin USERIN310 = IOB_S11_1;
	pin USERIN311 = IOB_S11_0;
	pin USERIN312 = IOB_S10_3;
	pin USERIN313 = IOB_S10_2;
	pin USERIN314 = IOB_S10_1;
	pin USERIN315 = IOB_S10_0;
	pin USERIN316 = IOB_S9_3;
	pin USERIN317 = IOB_S9_2;
	pin USERIN318 = IOB_S8_3;
	pin USERIN319 = IOB_S8_2;
	pin USEROUT000 = IOB_N8_5;
	pin USEROUT001 = IOB_N8_4;
	pin USEROUT002 = IOB_N9_5;
	pin USEROUT003 = IOB_N9_4;
	pin USEROUT004 = IOB_S9_5;
	pin USEROUT005 = IOB_S9_4;
	pin USEROUT006 = IOB_S8_5;
	pin USEROUT007 = IOB_S8_4;
	pin USEROUT008 = IOB_S7_7;
	pin USEROUT009 = IOB_S7_6;
	pin USEROUT010 = IOB_S7_5;
	pin USEROUT011 = IOB_S7_4;
	pin USEROUT012 = IOB_S6_7;
	pin USEROUT013 = IOB_S6_6;
	pin USEROUT014 = IOB_S6_5;
	pin USEROUT015 = IOB_S6_4;
	pin USEROUT016 = IOB_S5_7;
	pin USEROUT017 = IOB_S5_6;
	pin USEROUT018 = IOB_S5_5;
	pin USEROUT019 = IOB_S5_4;
	pin USEROUT020 = IOB_S4_7;
	pin USEROUT021 = IOB_S4_6;
	pin USEROUT022 = IOB_S4_5;
	pin USEROUT023 = IOB_S4_4;
	pin USEROUT024 = IOB_S3_7;
	pin USEROUT025 = IOB_S3_6;
	pin USEROUT026 = IOB_S3_5;
	pin USEROUT027 = IOB_S3_4;
	pin USEROUT028 = IOB_S2_7;
	pin USEROUT029 = IOB_S2_6;
	pin USEROUT030 = IOB_S2_5;
	pin USEROUT031 = IOB_S2_4;
	pin USEROUT032 = IOB_S1_7;
	pin USEROUT033 = IOB_S1_6;
	pin USEROUT034 = IOB_S1_5;
	pin USEROUT035 = IOB_S1_4;
	pin USEROUT036 = IOB_W1_4;
	pin USEROUT037 = IOB_W1_5;
	pin USEROUT038 = IOB_W1_6;
	pin USEROUT039 = IOB_W1_7;
	pin USEROUT040 = IOB_W2_4;
	pin USEROUT041 = IOB_W2_5;
	pin USEROUT042 = IOB_W2_6;
	pin USEROUT043 = IOB_W2_7;
	pin USEROUT044 = IOB_W3_4;
	pin USEROUT045 = IOB_W3_5;
	pin USEROUT046 = IOB_W3_6;
	pin USEROUT047 = IOB_W3_7;
	pin USEROUT048 = IOB_W4_4;
	pin USEROUT049 = IOB_W4_5;
	pin USEROUT050 = IOB_W4_6;
	pin USEROUT051 = IOB_W4_7;
	pin USEROUT052 = IOB_W5_4;
	pin USEROUT053 = IOB_W5_5;
	pin USEROUT054 = IOB_W5_6;
	pin USEROUT055 = IOB_W5_7;
	pin USEROUT056 = IOB_W6_4;
	pin USEROUT057 = IOB_W6_5;
	pin USEROUT058 = IOB_W6_6;
	pin USEROUT059 = IOB_W6_7;
	pin USEROUT060 = IOB_W7_4;
	pin USEROUT061 = IOB_W7_5;
	pin USEROUT062 = IOB_W7_6;
	pin USEROUT063 = IOB_W7_7;
	pin USEROUT064 = IOB_W8_4;
	pin USEROUT065 = IOB_W8_5;
	pin USEROUT066 = IOB_W8_6;
	pin USEROUT067 = IOB_W8_7;
	pin USEROUT068 = IOB_W9_4;
	pin USEROUT069 = IOB_W9_5;
	pin USEROUT070 = IOB_W9_6;
	pin USEROUT071 = IOB_W9_7;
	pin USEROUT072 = IOB_W10_4;
	pin USEROUT073 = IOB_W10_5;
	pin USEROUT074 = IOB_W10_6;
	pin USEROUT075 = IOB_W10_7;
	pin USEROUT076 = IOB_W11_4;
	pin USEROUT077 = IOB_W11_5;
	pin USEROUT078 = IOB_W11_6;
	pin USEROUT079 = IOB_W11_7;
	pin USEROUT080 = IOB_W12_4;
	pin USEROUT081 = IOB_W12_5;
	pin USEROUT082 = IOB_W12_6;
	pin USEROUT083 = IOB_W12_7;
	pin USEROUT084 = IOB_W13_4;
	pin USEROUT085 = IOB_W13_5;
	pin USEROUT086 = IOB_W13_6;
	pin USEROUT087 = IOB_W13_7;
	pin USEROUT088 = IOB_W14_4;
	pin USEROUT089 = IOB_W14_5;
	pin USEROUT090 = IOB_W14_6;
	pin USEROUT091 = IOB_W14_7;
	pin USEROUT092 = IOB_W15_4;
	pin USEROUT093 = IOB_W15_5;
	pin USEROUT094 = IOB_W15_6;
	pin USEROUT095 = IOB_W15_7;
	pin USEROUT096 = IOB_W16_4;
	pin USEROUT097 = IOB_W16_5;
	pin USEROUT098 = IOB_W16_6;
	pin USEROUT099 = IOB_W16_7;
	pin USEROUT100 = IOB_W17_4;
	pin USEROUT101 = IOB_W17_5;
	pin USEROUT102 = IOB_W17_6;
	pin USEROUT103 = IOB_W17_7;
	pin USEROUT104 = IOB_W18_4;
	pin USEROUT105 = IOB_W18_5;
	pin USEROUT106 = IOB_W18_6;
	pin USEROUT107 = IOB_W18_7;
	pin USEROUT108 = IOB_W19_4;
	pin USEROUT109 = IOB_W19_5;
	pin USEROUT110 = IOB_W19_6;
	pin USEROUT111 = IOB_W19_7;
	pin USEROUT112 = IOB_W20_4;
	pin USEROUT113 = IOB_W20_5;
	pin USEROUT114 = IOB_W20_6;
	pin USEROUT115 = IOB_W20_7;
	pin USEROUT116 = IOB_W21_4;
	pin USEROUT117 = IOB_W21_5;
	pin USEROUT118 = IOB_W21_6;
	pin USEROUT119 = IOB_W21_7;
	pin USEROUT120 = IOB_W22_4;
	pin USEROUT121 = IOB_W22_5;
	pin USEROUT122 = IOB_W22_6;
	pin USEROUT123 = IOB_W22_7;
	pin USEROUT124 = IOB_W23_4;
	pin USEROUT125 = IOB_W23_5;
	pin USEROUT126 = IOB_W23_6;
	pin USEROUT127 = IOB_W23_7;
	pin USEROUT128 = IOB_W24_4;
	pin USEROUT129 = IOB_W24_5;
	pin USEROUT130 = IOB_W24_6;
	pin USEROUT131 = IOB_W24_7;
	pin USEROUT132 = IOB_N1_7;
	pin USEROUT133 = IOB_N1_6;
	pin USEROUT134 = IOB_N1_5;
	pin USEROUT135 = IOB_N1_4;
	pin USEROUT136 = IOB_N2_7;
	pin USEROUT137 = IOB_N2_6;
	pin USEROUT138 = IOB_N2_5;
	pin USEROUT139 = IOB_N2_4;
	pin USEROUT140 = IOB_N3_7;
	pin USEROUT141 = IOB_N3_6;
	pin USEROUT142 = IOB_N3_5;
	pin USEROUT143 = IOB_N3_4;
	pin USEROUT144 = IOB_N4_7;
	pin USEROUT145 = IOB_N4_6;
	pin USEROUT146 = IOB_N4_5;
	pin USEROUT147 = IOB_N4_4;
	pin USEROUT148 = IOB_N5_7;
	pin USEROUT149 = IOB_N5_6;
	pin USEROUT150 = IOB_N5_5;
	pin USEROUT151 = IOB_N5_4;
	pin USEROUT152 = IOB_N6_7;
	pin USEROUT153 = IOB_N6_6;
	pin USEROUT154 = IOB_N6_5;
	pin USEROUT155 = IOB_N6_4;
	pin USEROUT156 = IOB_N7_7;
	pin USEROUT157 = IOB_N7_6;
	pin USEROUT158 = IOB_N7_5;
	pin USEROUT159 = IOB_N7_4;
	pin USEROUT160 = IOB_N8_7;
	pin USEROUT161 = IOB_N8_6;
	pin USEROUT162 = IOB_N9_7;
	pin USEROUT163 = IOB_N9_6;
	pin USEROUT164 = IOB_N10_7;
	pin USEROUT165 = IOB_N10_6;
	pin USEROUT166 = IOB_N10_5;
	pin USEROUT167 = IOB_N10_4;
	pin USEROUT168 = IOB_N11_7;
	pin USEROUT169 = IOB_N11_6;
	pin USEROUT170 = IOB_N11_5;
	pin USEROUT171 = IOB_N11_4;
	pin USEROUT172 = IOB_N12_7;
	pin USEROUT173 = IOB_N12_6;
	pin USEROUT174 = IOB_N12_5;
	pin USEROUT175 = IOB_N12_4;
	pin USEROUT176 = IOB_N13_7;
	pin USEROUT177 = IOB_N13_6;
	pin USEROUT178 = IOB_N13_5;
	pin USEROUT179 = IOB_N13_4;
	pin USEROUT180 = IOB_N14_7;
	pin USEROUT181 = IOB_N14_6;
	pin USEROUT182 = IOB_N14_5;
	pin USEROUT183 = IOB_N14_4;
	pin USEROUT184 = IOB_N15_7;
	pin USEROUT185 = IOB_N15_6;
	pin USEROUT186 = IOB_N15_5;
	pin USEROUT187 = IOB_N15_4;
	pin USEROUT188 = IOB_N16_7;
	pin USEROUT189 = IOB_N16_6;
	pin USEROUT190 = IOB_N16_5;
	pin USEROUT191 = IOB_N16_4;
	pin USEROUT192 = IOB_E24_7;
	pin USEROUT193 = IOB_E24_6;
	pin USEROUT194 = IOB_E24_5;
	pin USEROUT195 = IOB_E24_4;
	pin USEROUT196 = IOB_E23_7;
	pin USEROUT197 = IOB_E23_6;
	pin USEROUT198 = IOB_E23_5;
	pin USEROUT199 = IOB_E23_4;
	pin USEROUT200 = IOB_E22_7;
	pin USEROUT201 = IOB_E22_6;
	pin USEROUT202 = IOB_E22_5;
	pin USEROUT203 = IOB_E22_4;
	pin USEROUT204 = IOB_E21_7;
	pin USEROUT205 = IOB_E21_6;
	pin USEROUT206 = IOB_E21_5;
	pin USEROUT207 = IOB_E21_4;
	pin USEROUT208 = IOB_E20_7;
	pin USEROUT209 = IOB_E20_6;
	pin USEROUT210 = IOB_E20_5;
	pin USEROUT211 = IOB_E20_4;
	pin USEROUT212 = IOB_E19_7;
	pin USEROUT213 = IOB_E19_6;
	pin USEROUT214 = IOB_E19_5;
	pin USEROUT215 = IOB_E19_4;
	pin USEROUT216 = IOB_E18_7;
	pin USEROUT217 = IOB_E18_6;
	pin USEROUT218 = IOB_E18_5;
	pin USEROUT219 = IOB_E18_4;
	pin USEROUT220 = IOB_E17_7;
	pin USEROUT221 = IOB_E17_6;
	pin USEROUT222 = IOB_E17_5;
	pin USEROUT223 = IOB_E17_4;
	pin USEROUT224 = IOB_E16_7;
	pin USEROUT225 = IOB_E16_6;
	pin USEROUT226 = IOB_E16_5;
	pin USEROUT227 = IOB_E16_4;
	pin USEROUT228 = IOB_E15_7;
	pin USEROUT229 = IOB_E15_6;
	pin USEROUT230 = IOB_E15_5;
	pin USEROUT231 = IOB_E15_4;
	pin USEROUT232 = IOB_E14_7;
	pin USEROUT233 = IOB_E14_6;
	pin USEROUT234 = IOB_E14_5;
	pin USEROUT235 = IOB_E14_4;
	pin USEROUT236 = IOB_E13_7;
	pin USEROUT237 = IOB_E13_6;
	pin USEROUT238 = IOB_E13_5;
	pin USEROUT239 = IOB_E13_4;
	pin USEROUT240 = IOB_E12_7;
	pin USEROUT241 = IOB_E12_6;
	pin USEROUT242 = IOB_E12_5;
	pin USEROUT243 = IOB_E12_4;
	pin USEROUT244 = IOB_E11_7;
	pin USEROUT245 = IOB_E11_6;
	pin USEROUT246 = IOB_E11_5;
	pin USEROUT247 = IOB_E11_4;
	pin USEROUT248 = IOB_E10_7;
	pin USEROUT249 = IOB_E10_6;
	pin USEROUT250 = IOB_E10_5;
	pin USEROUT251 = IOB_E10_4;
	pin USEROUT252 = IOB_E9_7;
	pin USEROUT253 = IOB_E9_6;
	pin USEROUT254 = IOB_E9_5;
	pin USEROUT255 = IOB_E9_4;
	pin USEROUT256 = IOB_E8_7;
	pin USEROUT257 = IOB_E8_6;
	pin USEROUT258 = IOB_E8_5;
	pin USEROUT259 = IOB_E8_4;
	pin USEROUT260 = IOB_E7_7;
	pin USEROUT261 = IOB_E7_6;
	pin USEROUT262 = IOB_E7_5;
	pin USEROUT263 = IOB_E7_4;
	pin USEROUT264 = IOB_E6_7;
	pin USEROUT265 = IOB_E6_6;
	pin USEROUT266 = IOB_E6_5;
	pin USEROUT267 = IOB_E6_4;
	pin USEROUT268 = IOB_E5_7;
	pin USEROUT269 = IOB_E5_6;
	pin USEROUT270 = IOB_E5_5;
	pin USEROUT271 = IOB_E5_4;
	pin USEROUT272 = IOB_E4_7;
	pin USEROUT273 = IOB_E4_6;
	pin USEROUT274 = IOB_E4_5;
	pin USEROUT275 = IOB_E4_4;
	pin USEROUT276 = IOB_E3_7;
	pin USEROUT277 = IOB_E3_6;
	pin USEROUT278 = IOB_E3_5;
	pin USEROUT279 = IOB_E3_4;
	pin USEROUT280 = IOB_E2_7;
	pin USEROUT281 = IOB_E2_6;
	pin USEROUT282 = IOB_E2_5;
	pin USEROUT283 = IOB_E2_4;
	pin USEROUT284 = IOB_E1_7;
	pin USEROUT285 = IOB_E1_6;
	pin USEROUT286 = IOB_E1_5;
	pin USEROUT287 = IOB_E1_4;
	pin USEROUT288 = IOB_S16_7;
	pin USEROUT289 = IOB_S16_6;
	pin USEROUT290 = IOB_S16_5;
	pin USEROUT291 = IOB_S16_4;
	pin USEROUT292 = IOB_S15_7;
	pin USEROUT293 = IOB_S15_6;
	pin USEROUT294 = IOB_S15_5;
	pin USEROUT295 = IOB_S15_4;
	pin USEROUT296 = IOB_S14_7;
	pin USEROUT297 = IOB_S14_6;
	pin USEROUT298 = IOB_S14_5;
	pin USEROUT299 = IOB_S14_4;
	pin USEROUT300 = IOB_S13_7;
	pin USEROUT301 = IOB_S13_6;
	pin USEROUT302 = IOB_S13_5;
	pin USEROUT303 = IOB_S13_4;
	pin USEROUT304 = IOB_S12_7;
	pin USEROUT305 = IOB_S12_6;
	pin USEROUT306 = IOB_S12_5;
	pin USEROUT307 = IOB_S12_4;
	pin USEROUT308 = IOB_S11_7;
	pin USEROUT309 = IOB_S11_6;
	pin USEROUT310 = IOB_S11_5;
	pin USEROUT311 = IOB_S11_4;
	pin USEROUT312 = IOB_S10_7;
	pin USEROUT313 = IOB_S10_6;
	pin USEROUT314 = IOB_S10_5;
	pin USEROUT315 = IOB_S10_4;
	pin USEROUT316 = IOB_S9_7;
	pin USEROUT317 = IOB_S9_6;
	pin USEROUT318 = IOB_S8_7;
	pin USEROUT319 = IOB_S8_6;
	pin USERINCLK000 = IOB_N8_1;
	pin USERINCLK001 = IOB_N8_0;
	pin USERINCLK002 = IOB_N9_1;
	pin USERINCLK003 = IOB_N9_0;
	pin USERINCLK004 = IOB_S9_1;
	pin USERINCLK005 = IOB_S9_0;
	pin USERINCLK006 = IOB_S8_1;
	pin USERINCLK007 = IOB_S8_0;
}

// xc3s100e-cp132 xa3s100e-cpg132
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = NC;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N7_0;
	pin A8 = GND;
	pin A9 = IOB_N9_1;
	pin A10 = IOB_N11_0;
	pin A11 = VCCINT;
	pin A12 = NC;
	pin A13 = IOB_N15_0;
	pin A14 = TDO;
	pin B1 = IOB_W22_1;
	pin B2 = IOB_W22_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_2;
	pin B5 = IOB_N3_0;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N7_1;
	pin B8 = IOB_N8_0;
	pin B9 = IOB_N9_0;
	pin B10 = VCCO0;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = NC;
	pin C2 = IOB_W18_1;
	pin C3 = IOB_W18_0;
	pin C4 = NC;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N5_1;
	pin C7 = GND;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_N11_1;
	pin C10 = GND;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N15_1;
	pin C13 = IOB_E21_1;
	pin C14 = IOB_E21_0;
	pin D1 = NC;
	pin D2 = IOB_W17_2;
	pin D3 = VCCINT;
	pin D12 = IOB_E19_1;
	pin D13 = IOB_E19_0;
	pin D14 = NC;
	pin E1 = VCCO3;
	pin E2 = IOB_W16_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W13_0;
	pin F2 = IOB_W15_1;
	pin F3 = IOB_W15_0;
	pin F12 = IOB_E17_2;
	pin F13 = IOB_E16_1;
	pin F14 = IOB_E16_0;
	pin G1 = IOB_W13_1;
	pin G2 = GND;
	pin G3 = IOB_W11_0;
	pin G12 = IOB_E15_2;
	pin G13 = IOB_E14_1;
	pin G14 = IOB_E14_0;
	pin H1 = IOB_W11_1;
	pin H2 = IOB_W9_0;
	pin H3 = IOB_W9_1;
	pin H12 = IOB_E12_1;
	pin H13 = IOB_E12_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W6_2;
	pin J12 = IOB_E8_1;
	pin J13 = IOB_E10_0;
	pin J14 = IOB_E10_1;
	pin K1 = VCCAUX;
	pin K2 = NC;
	pin K3 = IOB_W5_2;
	pin K12 = GND;
	pin K13 = IOB_E6_2;
	pin K14 = IOB_E8_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E5_0;
	pin L14 = IOB_E5_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S6_0;
	pin M5 = IOB_S8_0;
	pin M6 = IOB_S9_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = NC;
	pin M10 = NC;
	pin M11 = IOB_S14_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S5_1;
	pin N4 = IOB_S6_1;
	pin N5 = IOB_S8_1;
	pin N6 = IOB_S9_1;
	pin N7 = IOB_S11_2;
	pin N8 = IOB_S12_1;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S16_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S7_2;
	pin P5 = GND;
	pin P6 = IOB_S10_0;
	pin P7 = IOB_S10_1;
	pin P8 = IOB_S12_0;
	pin P9 = VCCAUX;
	pin P10 = NC;
	pin P11 = IOB_S13_2;
	pin P12 = IOB_S16_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W5_2;
	vref IOB_W16_2;
	vref IOB_E6_2;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_S13_2;
	vref IOB_N5_1;
}

// xc3s100e-tq144 xa3s100e-tqg144
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W22_0;
	pin P3 = IOB_W22_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W19_2;
	pin P7 = IOB_W18_0;
	pin P8 = IOB_W18_1;
	pin P9 = VCCINT;
	pin P10 = IOB_W17_2;
	pin P11 = GND;
	pin P12 = IOB_W16_2;
	pin P13 = VCCO3;
	pin P14 = IOB_W15_0;
	pin P15 = IOB_W15_1;
	pin P16 = IOB_W13_0;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W12_2;
	pin P19 = GND;
	pin P20 = IOB_W11_0;
	pin P21 = IOB_W11_1;
	pin P22 = IOB_W9_0;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W8_2;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W7_1;
	pin P27 = GND;
	pin P28 = VCCO3;
	pin P29 = IOB_W6_2;
	pin P30 = VCCAUX;
	pin P31 = IOB_W5_2;
	pin P32 = IOB_W4_0;
	pin P33 = IOB_W4_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_2;
	pin P37 = GND;
	pin P38 = IOB_S1_2;
	pin P39 = IOB_S2_0;
	pin P40 = IOB_S2_1;
	pin P41 = IOB_S3_2;
	pin P42 = VCCO2;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S4_1;
	pin P45 = VCCINT;
	pin P46 = GND;
	pin P47 = IOB_S5_0;
	pin P48 = IOB_S5_1;
	pin P49 = VCCO2;
	pin P50 = IOB_S6_0;
	pin P51 = IOB_S6_1;
	pin P52 = IOB_S7_2;
	pin P53 = IOB_S8_0;
	pin P54 = IOB_S8_1;
	pin P55 = GND;
	pin P56 = IOB_S9_0;
	pin P57 = IOB_S9_1;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S10_1;
	pin P60 = IOB_S11_2;
	pin P61 = GND;
	pin P62 = IOB_S12_0;
	pin P63 = IOB_S12_1;
	pin P64 = VCCO2;
	pin P65 = VCCAUX;
	pin P66 = IOB_S13_2;
	pin P67 = IOB_S14_0;
	pin P68 = IOB_S14_1;
	pin P69 = IOB_S15_2;
	pin P70 = IOB_S16_0;
	pin P71 = IOB_S16_1;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = IOB_E1_0;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E3_0;
	pin P77 = IOB_E3_1;
	pin P78 = IOB_E4_2;
	pin P79 = VCCO1;
	pin P80 = VCCINT;
	pin P81 = IOB_E5_0;
	pin P82 = IOB_E5_1;
	pin P83 = IOB_E6_2;
	pin P84 = IOB_E7_2;
	pin P85 = IOB_E8_0;
	pin P86 = IOB_E8_1;
	pin P87 = IOB_E10_0;
	pin P88 = IOB_E10_1;
	pin P89 = IOB_E11_2;
	pin P90 = GND;
	pin P91 = IOB_E12_0;
	pin P92 = IOB_E12_1;
	pin P93 = IOB_E14_0;
	pin P94 = IOB_E14_1;
	pin P95 = IOB_E15_2;
	pin P96 = IOB_E16_0;
	pin P97 = IOB_E16_1;
	pin P98 = IOB_E17_2;
	pin P99 = GND;
	pin P100 = VCCO1;
	pin P101 = IOB_E18_2;
	pin P102 = VCCAUX;
	pin P103 = IOB_E19_0;
	pin P104 = IOB_E19_1;
	pin P105 = IOB_E21_0;
	pin P106 = IOB_E21_1;
	pin P107 = IOB_E22_2;
	pin P108 = TMS;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = IOB_N16_2;
	pin P112 = IOB_N15_0;
	pin P113 = IOB_N15_1;
	pin P114 = IOB_N14_2;
	pin P115 = VCCINT;
	pin P116 = IOB_N13_0;
	pin P117 = IOB_N13_1;
	pin P118 = GND;
	pin P119 = IOB_N12_0;
	pin P120 = IOB_N12_1;
	pin P121 = VCCO0;
	pin P122 = IOB_N11_0;
	pin P123 = IOB_N11_1;
	pin P124 = IOB_N10_2;
	pin P125 = IOB_N9_0;
	pin P126 = IOB_N9_1;
	pin P127 = GND;
	pin P128 = IOB_N8_0;
	pin P129 = IOB_N8_1;
	pin P130 = IOB_N7_0;
	pin P131 = IOB_N7_1;
	pin P132 = IOB_N6_2;
	pin P133 = GND;
	pin P134 = IOB_N5_0;
	pin P135 = IOB_N5_1;
	pin P136 = IOB_N4_2;
	pin P137 = VCCAUX;
	pin P138 = VCCO0;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N3_1;
	pin P141 = IOB_N2_2;
	pin P142 = IOB_N1_0;
	pin P143 = IOB_N1_1;
	pin P144 = TDI;
	vref IOB_W5_2;
	vref IOB_W16_2;
	vref IOB_W20_1;
	vref IOB_E6_2;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_S13_2;
	vref IOB_N5_1;
	vref IOB_N10_2;
}

// xc3s100e-vq100 xa3s100e-vqg100
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W22_0;
	pin P3 = IOB_W22_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W15_0;
	pin P10 = IOB_W15_1;
	pin P11 = IOB_W13_0;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W12_2;
	pin P14 = GND;
	pin P15 = IOB_W11_0;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W9_0;
	pin P18 = IOB_W9_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S5_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S6_0;
	pin P33 = IOB_S6_1;
	pin P34 = IOB_S7_2;
	pin P35 = IOB_S8_0;
	pin P36 = IOB_S8_1;
	pin P37 = GND;
	pin P38 = IOB_S9_0;
	pin P39 = IOB_S9_1;
	pin P40 = IOB_S10_0;
	pin P41 = IOB_S10_1;
	pin P42 = IOB_S11_2;
	pin P43 = IOB_S12_0;
	pin P44 = IOB_S12_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S14_0;
	pin P48 = IOB_S14_1;
	pin P49 = IOB_S16_0;
	pin P50 = IOB_S16_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E5_0;
	pin P58 = IOB_E5_1;
	pin P59 = GND;
	pin P60 = IOB_E8_0;
	pin P61 = IOB_E8_1;
	pin P62 = IOB_E10_0;
	pin P63 = IOB_E10_1;
	pin P64 = GND;
	pin P65 = IOB_E12_0;
	pin P66 = IOB_E12_1;
	pin P67 = IOB_E14_0;
	pin P68 = IOB_E14_1;
	pin P69 = IOB_E15_2;
	pin P70 = IOB_E16_0;
	pin P71 = IOB_E16_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N15_0;
	pin P79 = IOB_N15_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N11_0;
	pin P84 = IOB_N11_1;
	pin P85 = IOB_N9_0;
	pin P86 = IOB_N9_1;
	pin P87 = GND;
	pin P88 = IOB_N8_0;
	pin P89 = IOB_N8_1;
	pin P90 = IOB_N7_0;
	pin P91 = IOB_N7_1;
	pin P92 = IOB_N6_2;
	pin P93 = GND;
	pin P94 = IOB_N5_0;
	pin P95 = IOB_N5_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W20_1;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_N5_1;
}

// xc3s250e-cp132 xa3s250e-cpg132
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = GND;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N12_0;
	pin A8 = GND;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N16_0;
	pin A11 = VCCINT;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N25_0;
	pin A14 = TDO;
	pin B1 = IOB_W34_1;
	pin B2 = IOB_W34_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N13_0;
	pin B9 = IOB_N14_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N21_0;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = GND;
	pin C2 = IOB_W29_1;
	pin C3 = IOB_W29_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = GND;
	pin C8 = IOB_N13_1;
	pin C9 = IOB_N16_1;
	pin C10 = GND;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N25_1;
	pin C13 = IOB_E33_1;
	pin C14 = IOB_E33_0;
	pin D1 = IOB_W25_1;
	pin D2 = IOB_W25_0;
	pin D3 = VCCINT;
	pin D12 = IOB_E31_1;
	pin D13 = IOB_E31_0;
	pin D14 = NC;
	pin E1 = VCCO3;
	pin E2 = IOB_W22_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W19_0;
	pin F2 = IOB_W21_1;
	pin F3 = IOB_W21_0;
	pin F12 = IOB_E24_1;
	pin F13 = IOB_E22_1;
	pin F14 = IOB_E22_0;
	pin G1 = IOB_W19_1;
	pin G2 = GND;
	pin G3 = IOB_W17_0;
	pin G12 = IOB_E21_2;
	pin G13 = IOB_E20_1;
	pin G14 = IOB_E20_0;
	pin H1 = IOB_W17_1;
	pin H2 = IOB_W15_0;
	pin H3 = IOB_W15_1;
	pin H12 = IOB_E18_1;
	pin H13 = IOB_E18_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W9_1;
	pin J12 = IOB_E14_1;
	pin J13 = IOB_E16_0;
	pin J14 = IOB_E16_1;
	pin K1 = VCCAUX;
	pin K2 = NC;
	pin K3 = IOB_W5_2;
	pin K12 = GND;
	pin K13 = IOB_E12_1;
	pin K14 = IOB_E14_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E10_0;
	pin L14 = IOB_E10_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S11_0;
	pin M5 = IOB_S13_0;
	pin M6 = IOB_S14_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S20_1;
	pin M10 = IOB_S22_1;
	pin M11 = IOB_S24_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S10_1;
	pin N4 = IOB_S11_1;
	pin N5 = IOB_S13_1;
	pin N6 = IOB_S14_1;
	pin N7 = IOB_S16_2;
	pin N8 = IOB_S17_1;
	pin N9 = IOB_S20_0;
	pin N10 = IOB_S22_0;
	pin N11 = IOB_S24_0;
	pin N12 = IOB_S26_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S12_2;
	pin P5 = GND;
	pin P6 = IOB_S15_0;
	pin P7 = IOB_S15_1;
	pin P8 = IOB_S17_0;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = IOB_S23_2;
	pin P12 = IOB_S26_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N9_1;
	vref IOB_N20_1;
}

// xc3s250e-ft256 xa3s250e-ftg256
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N11_2;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N14_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N23_1;
	pin A14 = IOB_N25_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W34_0;
	pin B2 = IOB_W34_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = NC;
	pin B8 = IOB_N13_1;
	pin B9 = GND;
	pin B10 = IOB_N19_2;
	pin B11 = IOB_N20_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N23_0;
	pin B14 = IOB_N25_0;
	pin B15 = TMS;
	pin B16 = IOB_E34_2;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N7_0;
	pin C7 = NC;
	pin C8 = IOB_N12_0;
	pin C9 = IOB_N17_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N24_1;
	pin C13 = IOB_N26_2;
	pin C14 = TDO;
	pin C15 = IOB_E33_1;
	pin C16 = IOB_E33_0;
	pin D1 = IOB_W27_0;
	pin D2 = IOB_W31_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N7_1;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N15_2;
	pin D10 = IOB_N18_0;
	pin D11 = IOB_N21_0;
	pin D12 = IOB_N24_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E31_1;
	pin D15 = IOB_E31_0;
	pin D16 = IOB_E30_2;
	pin E1 = IOB_W27_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W29_0;
	pin E4 = IOB_W29_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N9_0;
	pin E8 = IOB_N10_0;
	pin E9 = IOB_N16_0;
	pin E10 = IOB_N18_1;
	pin E11 = IOB_N21_1;
	pin E12 = VCCINT;
	pin E13 = NC;
	pin E14 = IOB_E29_2;
	pin E15 = VCCO1;
	pin E16 = NC;
	pin F1 = VCCAUX;
	pin F2 = IOB_W26_2;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W30_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N16_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E28_1;
	pin F13 = IOB_E28_0;
	pin F14 = IOB_E26_0;
	pin F15 = IOB_E26_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W22_2;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W23_0;
	pin G4 = IOB_W25_1;
	pin G5 = IOB_W25_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E25_2;
	pin G13 = IOB_E24_0;
	pin G14 = IOB_E24_1;
	pin G15 = IOB_E22_0;
	pin G16 = IOB_E22_1;
	pin H1 = IOB_W18_2;
	pin H2 = GND;
	pin H3 = IOB_W19_0;
	pin H4 = IOB_W19_1;
	pin H5 = IOB_W21_0;
	pin H6 = IOB_W21_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E20_1;
	pin H12 = IOB_E20_0;
	pin H13 = IOB_E21_2;
	pin H14 = IOB_E18_1;
	pin H15 = IOB_E18_0;
	pin H16 = IOB_E17_2;
	pin J1 = IOB_W13_0;
	pin J2 = IOB_W17_0;
	pin J3 = IOB_W17_1;
	pin J4 = IOB_W15_1;
	pin J5 = IOB_W15_0;
	pin J6 = IOB_W14_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E9_2;
	pin J12 = IOB_E13_2;
	pin J13 = IOB_E16_1;
	pin J14 = IOB_E16_0;
	pin J15 = GND;
	pin J16 = IOB_E14_1;
	pin K1 = IOB_W13_1;
	pin K2 = IOB_W11_0;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W10_2;
	pin K5 = IOB_W9_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E10_1;
	pin K13 = IOB_E10_0;
	pin K14 = IOB_E12_1;
	pin K15 = IOB_E12_0;
	pin K16 = IOB_E14_0;
	pin L1 = VCCAUX;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_W9_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S11_1;
	pin L9 = IOB_S17_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = IOB_E8_0;
	pin L15 = IOB_E8_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W7_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W6_2;
	pin M4 = NC;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S8_2;
	pin M8 = IOB_S11_0;
	pin M9 = IOB_S17_1;
	pin M10 = IOB_S18_1;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E5_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E6_1;
	pin N1 = IOB_W7_1;
	pin N2 = IOB_W5_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S7_1;
	pin N7 = NC;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S15_1;
	pin N10 = IOB_S18_0;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S22_1;
	pin N13 = VCCINT;
	pin N14 = NC;
	pin N15 = NC;
	pin N16 = IOB_E6_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S9_1;
	pin P7 = NC;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S15_0;
	pin P10 = NC;
	pin P11 = IOB_S20_1;
	pin P12 = IOB_S22_0;
	pin P13 = IOB_S23_2;
	pin P14 = IOB_S26_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S9_0;
	pin R7 = IOB_S10_0;
	pin R8 = GND;
	pin R9 = IOB_S14_1;
	pin R10 = NC;
	pin R11 = IOB_S20_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S24_1;
	pin R14 = IOB_S26_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S10_1;
	pin T8 = IOB_S12_2;
	pin T9 = IOB_S14_0;
	pin T10 = IOB_S16_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S19_2;
	pin T13 = IOB_S24_0;
	pin T14 = IOB_S25_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E6_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_E30_2;
	vref IOB_S5_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N15_2;
	vref IOB_N20_1;
	vref IOB_N23_1;
}

// xc3s250e-pq208 xa3s250e-pqg208
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = IOB_W31_2;
	pin P7 = VCCAUX;
	pin P8 = IOB_W29_0;
	pin P9 = IOB_W29_1;
	pin P10 = GND;
	pin P11 = IOB_W27_0;
	pin P12 = IOB_W27_1;
	pin P13 = VCCINT;
	pin P14 = IOB_W26_2;
	pin P15 = IOB_W25_0;
	pin P16 = IOB_W25_1;
	pin P17 = GND;
	pin P18 = IOB_W23_0;
	pin P19 = IOB_W23_1;
	pin P20 = IOB_W22_2;
	pin P21 = VCCO3;
	pin P22 = IOB_W21_0;
	pin P23 = IOB_W21_1;
	pin P24 = IOB_W19_0;
	pin P25 = IOB_W19_1;
	pin P26 = IOB_W18_2;
	pin P27 = GND;
	pin P28 = IOB_W17_0;
	pin P29 = IOB_W17_1;
	pin P30 = IOB_W15_0;
	pin P31 = IOB_W15_1;
	pin P32 = IOB_W14_2;
	pin P33 = IOB_W13_0;
	pin P34 = IOB_W13_1;
	pin P35 = IOB_W11_0;
	pin P36 = IOB_W11_1;
	pin P37 = GND;
	pin P38 = VCCO3;
	pin P39 = IOB_W9_0;
	pin P40 = IOB_W9_1;
	pin P41 = IOB_W7_0;
	pin P42 = IOB_W7_1;
	pin P43 = IOB_W6_2;
	pin P44 = VCCAUX;
	pin P45 = IOB_W5_2;
	pin P46 = VCCO3;
	pin P47 = IOB_W4_0;
	pin P48 = IOB_W4_1;
	pin P49 = IOB_W2_0;
	pin P50 = IOB_W2_1;
	pin P51 = IOB_W1_2;
	pin P52 = GND;
	pin P53 = GND;
	pin P54 = IOB_S1_2;
	pin P55 = IOB_S2_0;
	pin P56 = IOB_S2_1;
	pin P57 = IOB_S3_0;
	pin P58 = IOB_S3_1;
	pin P59 = VCCO2;
	pin P60 = IOB_S4_0;
	pin P61 = IOB_S4_1;
	pin P62 = IOB_S6_0;
	pin P63 = IOB_S6_1;
	pin P64 = IOB_S7_0;
	pin P65 = IOB_S7_1;
	pin P66 = VCCAUX;
	pin P67 = VCCINT;
	pin P68 = IOB_S9_0;
	pin P69 = IOB_S9_1;
	pin P70 = GND;
	pin P71 = IOB_S10_0;
	pin P72 = IOB_S10_1;
	pin P73 = VCCO2;
	pin P74 = IOB_S11_0;
	pin P75 = IOB_S11_1;
	pin P76 = IOB_S12_2;
	pin P77 = IOB_S13_0;
	pin P78 = IOB_S13_1;
	pin P79 = GND;
	pin P80 = IOB_S14_0;
	pin P81 = IOB_S14_1;
	pin P82 = IOB_S15_0;
	pin P83 = IOB_S15_1;
	pin P84 = IOB_S16_2;
	pin P85 = GND;
	pin P86 = IOB_S17_0;
	pin P87 = IOB_S17_1;
	pin P88 = VCCO2;
	pin P89 = IOB_S18_0;
	pin P90 = IOB_S18_1;
	pin P91 = IOB_S19_2;
	pin P92 = VCCAUX;
	pin P93 = IOB_S20_0;
	pin P94 = IOB_S20_1;
	pin P95 = GND;
	pin P96 = IOB_S22_0;
	pin P97 = IOB_S22_1;
	pin P98 = IOB_S23_2;
	pin P99 = IOB_S24_0;
	pin P100 = IOB_S24_1;
	pin P101 = IOB_S25_2;
	pin P102 = IOB_S26_0;
	pin P103 = IOB_S26_1;
	pin P104 = DONE;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E4_2;
	pin P111 = VCCAUX;
	pin P112 = IOB_E6_0;
	pin P113 = IOB_E6_1;
	pin P114 = VCCO1;
	pin P115 = IOB_E8_0;
	pin P116 = IOB_E8_1;
	pin P117 = VCCINT;
	pin P118 = IOB_E9_2;
	pin P119 = IOB_E10_0;
	pin P120 = IOB_E10_1;
	pin P121 = GND;
	pin P122 = IOB_E12_0;
	pin P123 = IOB_E12_1;
	pin P124 = IOB_E13_2;
	pin P125 = VCCO1;
	pin P126 = IOB_E14_0;
	pin P127 = IOB_E14_1;
	pin P128 = IOB_E16_0;
	pin P129 = IOB_E16_1;
	pin P130 = IOB_E17_2;
	pin P131 = GND;
	pin P132 = IOB_E18_0;
	pin P133 = IOB_E18_1;
	pin P134 = IOB_E20_0;
	pin P135 = IOB_E20_1;
	pin P136 = IOB_E21_2;
	pin P137 = IOB_E22_0;
	pin P138 = IOB_E22_1;
	pin P139 = IOB_E24_0;
	pin P140 = IOB_E24_1;
	pin P141 = GND;
	pin P142 = IOB_E25_2;
	pin P143 = VCCO1;
	pin P144 = IOB_E26_0;
	pin P145 = IOB_E26_1;
	pin P146 = IOB_E28_0;
	pin P147 = IOB_E28_1;
	pin P148 = IOB_E29_2;
	pin P149 = VCCAUX;
	pin P150 = IOB_E31_0;
	pin P151 = IOB_E31_1;
	pin P152 = IOB_E33_0;
	pin P153 = IOB_E33_1;
	pin P154 = IOB_E34_2;
	pin P155 = TMS;
	pin P156 = GND;
	pin P157 = TDO;
	pin P158 = TCK;
	pin P159 = IOB_N26_2;
	pin P160 = IOB_N25_0;
	pin P161 = IOB_N25_1;
	pin P162 = IOB_N23_0;
	pin P163 = IOB_N23_1;
	pin P164 = IOB_N21_0;
	pin P165 = IOB_N21_1;
	pin P166 = VCCAUX;
	pin P167 = IOB_N20_0;
	pin P168 = IOB_N20_1;
	pin P169 = IOB_N19_2;
	pin P170 = VCCINT;
	pin P171 = IOB_N18_0;
	pin P172 = IOB_N18_1;
	pin P173 = GND;
	pin P174 = IOB_N17_0;
	pin P175 = IOB_N17_1;
	pin P176 = VCCO0;
	pin P177 = IOB_N16_0;
	pin P178 = IOB_N16_1;
	pin P179 = IOB_N15_2;
	pin P180 = IOB_N14_0;
	pin P181 = IOB_N14_1;
	pin P182 = GND;
	pin P183 = IOB_N13_0;
	pin P184 = IOB_N13_1;
	pin P185 = IOB_N12_0;
	pin P186 = IOB_N12_1;
	pin P187 = IOB_N11_2;
	pin P188 = GND;
	pin P189 = IOB_N10_0;
	pin P190 = IOB_N10_1;
	pin P191 = VCCO0;
	pin P192 = IOB_N9_0;
	pin P193 = IOB_N9_1;
	pin P194 = IOB_N8_2;
	pin P195 = VCCAUX;
	pin P196 = IOB_N7_0;
	pin P197 = IOB_N7_1;
	pin P198 = GND;
	pin P199 = IOB_N5_0;
	pin P200 = IOB_N5_1;
	pin P201 = VCCO0;
	pin P202 = IOB_N3_0;
	pin P203 = IOB_N3_1;
	pin P204 = IOB_N2_2;
	pin P205 = IOB_N1_0;
	pin P206 = IOB_N1_1;
	pin P207 = TDI;
	pin P208 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E6_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N15_2;
	vref IOB_N20_1;
	vref IOB_N23_1;
}

// xc3s250e-tq144 xa3s250e-tqg144
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = IOB_W31_2;
	pin P7 = IOB_W29_0;
	pin P8 = IOB_W29_1;
	pin P9 = VCCINT;
	pin P10 = IOB_W26_2;
	pin P11 = GND;
	pin P12 = IOB_W22_2;
	pin P13 = VCCO3;
	pin P14 = IOB_W21_0;
	pin P15 = IOB_W21_1;
	pin P16 = IOB_W19_0;
	pin P17 = IOB_W19_1;
	pin P18 = IOB_W18_2;
	pin P19 = GND;
	pin P20 = IOB_W17_0;
	pin P21 = IOB_W17_1;
	pin P22 = IOB_W15_0;
	pin P23 = IOB_W15_1;
	pin P24 = IOB_W14_2;
	pin P25 = IOB_W11_0;
	pin P26 = IOB_W11_1;
	pin P27 = GND;
	pin P28 = VCCO3;
	pin P29 = IOB_W6_2;
	pin P30 = VCCAUX;
	pin P31 = IOB_W5_2;
	pin P32 = IOB_W4_0;
	pin P33 = IOB_W4_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_2;
	pin P37 = GND;
	pin P38 = IOB_S1_2;
	pin P39 = IOB_S2_0;
	pin P40 = IOB_S2_1;
	pin P41 = IOB_S3_1;
	pin P42 = VCCO2;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S4_1;
	pin P45 = VCCINT;
	pin P46 = GND;
	pin P47 = IOB_S10_0;
	pin P48 = IOB_S10_1;
	pin P49 = VCCO2;
	pin P50 = IOB_S11_0;
	pin P51 = IOB_S11_1;
	pin P52 = IOB_S12_2;
	pin P53 = IOB_S13_0;
	pin P54 = IOB_S13_1;
	pin P55 = GND;
	pin P56 = IOB_S14_0;
	pin P57 = IOB_S14_1;
	pin P58 = IOB_S15_0;
	pin P59 = IOB_S15_1;
	pin P60 = IOB_S16_2;
	pin P61 = GND;
	pin P62 = IOB_S17_0;
	pin P63 = IOB_S17_1;
	pin P64 = VCCO2;
	pin P65 = VCCAUX;
	pin P66 = IOB_S23_2;
	pin P67 = IOB_S24_0;
	pin P68 = IOB_S24_1;
	pin P69 = IOB_S25_2;
	pin P70 = IOB_S26_0;
	pin P71 = IOB_S26_1;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = IOB_E1_0;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E3_0;
	pin P77 = IOB_E3_1;
	pin P78 = IOB_E4_2;
	pin P79 = VCCO1;
	pin P80 = VCCINT;
	pin P81 = IOB_E10_0;
	pin P82 = IOB_E10_1;
	pin P83 = IOB_E12_1;
	pin P84 = IOB_E13_2;
	pin P85 = IOB_E14_0;
	pin P86 = IOB_E14_1;
	pin P87 = IOB_E16_0;
	pin P88 = IOB_E16_1;
	pin P89 = IOB_E17_2;
	pin P90 = GND;
	pin P91 = IOB_E18_0;
	pin P92 = IOB_E18_1;
	pin P93 = IOB_E20_0;
	pin P94 = IOB_E20_1;
	pin P95 = IOB_E21_2;
	pin P96 = IOB_E22_0;
	pin P97 = IOB_E22_1;
	pin P98 = IOB_E24_1;
	pin P99 = GND;
	pin P100 = VCCO1;
	pin P101 = IOB_E29_2;
	pin P102 = VCCAUX;
	pin P103 = IOB_E31_0;
	pin P104 = IOB_E31_1;
	pin P105 = IOB_E33_0;
	pin P106 = IOB_E33_1;
	pin P107 = IOB_E34_2;
	pin P108 = TMS;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = IOB_N26_2;
	pin P112 = IOB_N25_0;
	pin P113 = IOB_N25_1;
	pin P114 = IOB_N19_2;
	pin P115 = VCCINT;
	pin P116 = IOB_N18_0;
	pin P117 = IOB_N18_1;
	pin P118 = GND;
	pin P119 = IOB_N17_0;
	pin P120 = IOB_N17_1;
	pin P121 = VCCO0;
	pin P122 = IOB_N16_0;
	pin P123 = IOB_N16_1;
	pin P124 = IOB_N15_2;
	pin P125 = IOB_N14_0;
	pin P126 = IOB_N14_1;
	pin P127 = GND;
	pin P128 = IOB_N13_0;
	pin P129 = IOB_N13_1;
	pin P130 = IOB_N12_0;
	pin P131 = IOB_N12_1;
	pin P132 = IOB_N11_2;
	pin P133 = GND;
	pin P134 = IOB_N9_0;
	pin P135 = IOB_N9_1;
	pin P136 = IOB_N8_2;
	pin P137 = VCCAUX;
	pin P138 = VCCO0;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N3_1;
	pin P141 = IOB_N2_2;
	pin P142 = IOB_N1_0;
	pin P143 = IOB_N1_1;
	pin P144 = TDI;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N9_1;
	vref IOB_N15_2;
}

// xc3s250e-vq100 xa3s250e-vqg100
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W21_0;
	pin P10 = IOB_W21_1;
	pin P11 = IOB_W19_0;
	pin P12 = IOB_W19_1;
	pin P13 = IOB_W18_2;
	pin P14 = GND;
	pin P15 = IOB_W17_0;
	pin P16 = IOB_W17_1;
	pin P17 = IOB_W15_0;
	pin P18 = IOB_W15_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S10_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S11_0;
	pin P33 = IOB_S11_1;
	pin P34 = IOB_S12_2;
	pin P35 = IOB_S13_0;
	pin P36 = IOB_S13_1;
	pin P37 = GND;
	pin P38 = IOB_S14_0;
	pin P39 = IOB_S14_1;
	pin P40 = IOB_S15_0;
	pin P41 = IOB_S15_1;
	pin P42 = IOB_S16_2;
	pin P43 = IOB_S17_0;
	pin P44 = IOB_S17_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S24_0;
	pin P48 = IOB_S24_1;
	pin P49 = IOB_S26_0;
	pin P50 = IOB_S26_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E10_0;
	pin P58 = IOB_E10_1;
	pin P59 = GND;
	pin P60 = IOB_E14_0;
	pin P61 = IOB_E14_1;
	pin P62 = IOB_E16_0;
	pin P63 = IOB_E16_1;
	pin P64 = GND;
	pin P65 = IOB_E18_0;
	pin P66 = IOB_E18_1;
	pin P67 = IOB_E20_0;
	pin P68 = IOB_E20_1;
	pin P69 = IOB_E21_2;
	pin P70 = IOB_E22_0;
	pin P71 = IOB_E22_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N25_0;
	pin P79 = IOB_N25_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N16_0;
	pin P84 = IOB_N16_1;
	pin P85 = IOB_N14_0;
	pin P86 = IOB_N14_1;
	pin P87 = GND;
	pin P88 = IOB_N13_0;
	pin P89 = IOB_N13_1;
	pin P90 = IOB_N12_0;
	pin P91 = IOB_N12_1;
	pin P92 = IOB_N11_2;
	pin P93 = GND;
	pin P94 = IOB_N9_0;
	pin P95 = IOB_N9_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W32_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_N9_1;
}

// xc3s500e-cp132 xa3s500e-cpg132
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = GND;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N16_0;
	pin A8 = GND;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N20_0;
	pin A11 = VCCINT;
	pin A12 = IOB_N29_1;
	pin A13 = IOB_N33_0;
	pin A14 = TDO;
	pin B1 = IOB_W46_1;
	pin B2 = IOB_W46_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N17_0;
	pin B9 = IOB_N18_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N28_1;
	pin B12 = IOB_N29_0;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = GND;
	pin C2 = IOB_W39_1;
	pin C3 = IOB_W39_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_1;
	pin C7 = GND;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N20_1;
	pin C10 = GND;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N33_1;
	pin C13 = IOB_E45_1;
	pin C14 = IOB_E45_0;
	pin D1 = IOB_W31_1;
	pin D2 = IOB_W31_0;
	pin D3 = VCCINT;
	pin D12 = IOB_E43_1;
	pin D13 = IOB_E43_0;
	pin D14 = VCCINT;
	pin E1 = VCCO3;
	pin E2 = IOB_W28_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W25_0;
	pin F2 = IOB_W27_1;
	pin F3 = IOB_W27_0;
	pin F12 = IOB_E30_1;
	pin F13 = IOB_E28_1;
	pin F14 = IOB_E28_0;
	pin G1 = IOB_W25_1;
	pin G2 = GND;
	pin G3 = IOB_W23_0;
	pin G12 = IOB_E27_2;
	pin G13 = IOB_E26_1;
	pin G14 = IOB_E26_0;
	pin H1 = IOB_W23_1;
	pin H2 = IOB_W21_0;
	pin H3 = IOB_W21_1;
	pin H12 = IOB_E24_1;
	pin H13 = IOB_E24_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W13_1;
	pin J12 = IOB_E20_1;
	pin J13 = IOB_E22_0;
	pin J14 = IOB_E22_1;
	pin K1 = VCCAUX;
	pin K2 = VCCINT;
	pin K3 = IOB_W6_2;
	pin K12 = GND;
	pin K13 = IOB_E18_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E16_0;
	pin L14 = IOB_E16_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S15_0;
	pin M5 = IOB_S17_0;
	pin M6 = IOB_S18_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S28_1;
	pin M10 = IOB_S30_1;
	pin M11 = IOB_S32_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S14_1;
	pin N4 = IOB_S15_1;
	pin N5 = IOB_S17_1;
	pin N6 = IOB_S18_1;
	pin N7 = IOB_S20_2;
	pin N8 = IOB_S21_1;
	pin N9 = IOB_S28_0;
	pin N10 = IOB_S30_0;
	pin N11 = IOB_S32_0;
	pin N12 = IOB_S34_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S16_2;
	pin P5 = GND;
	pin P6 = IOB_S19_0;
	pin P7 = IOB_S19_1;
	pin P8 = IOB_S21_0;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = IOB_S31_2;
	pin P12 = IOB_S34_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W6_2;
	vref IOB_W28_2;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_S31_2;
	vref IOB_N10_1;
	vref IOB_N28_1;
}

// xc3s500e-fg320
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N8_2;
	pin A8 = IOB_N11_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N23_2;
	pin A12 = NC;
	pin A13 = IOB_N28_0;
	pin A14 = IOB_N29_1;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N33_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N7_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N17_0;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N18_0;
	pin B11 = IOB_N19_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N28_1;
	pin B14 = IOB_N29_0;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N33_0;
	pin B17 = GND;
	pin B18 = IOB_E46_2;
	pin C1 = IOB_W46_0;
	pin C2 = IOB_W46_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N10_0;
	pin C8 = IOB_N13_0;
	pin C9 = IOB_N16_0;
	pin C10 = GND;
	pin C11 = IOB_N22_0;
	pin C12 = IOB_N25_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N31_1;
	pin C15 = IOB_N34_2;
	pin C16 = TDO;
	pin C17 = IOB_E45_1;
	pin C18 = IOB_E45_0;
	pin D1 = IOB_W44_0;
	pin D2 = IOB_W44_1;
	pin D3 = IOB_W43_2;
	pin D4 = NC;
	pin D5 = IOB_N5_1;
	pin D6 = NC;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N13_1;
	pin D9 = IOB_N16_1;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_1;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N31_0;
	pin D15 = TMS;
	pin D16 = IOB_E43_1;
	pin D17 = IOB_E43_0;
	pin D18 = IOB_E42_2;
	pin E1 = IOB_W42_1;
	pin E2 = IOB_W42_0;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N14_0;
	pin E10 = IOB_N20_1;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N26_1;
	pin E13 = IOB_N30_2;
	pin E14 = VCCINT;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = IOB_E41_2;
	pin E18 = IOB_E39_2;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W41_2;
	pin F5 = IOB_W40_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N9_0;
	pin F8 = IOB_N12_1;
	pin F9 = IOB_N14_1;
	pin F10 = IOB_N21_0;
	pin F11 = IOB_N24_1;
	pin F12 = IOB_N26_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E40_1;
	pin F15 = IOB_E40_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E36_1;
	pin F18 = IOB_E36_0;
	pin G1 = IOB_W36_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W35_1;
	pin G6 = IOB_W35_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N15_2;
	pin G10 = IOB_N21_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E38_1;
	pin G14 = IOB_E38_0;
	pin G15 = IOB_E34_0;
	pin G16 = IOB_E34_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E31_2;
	pin H1 = IOB_W29_1;
	pin H2 = IOB_W29_0;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W31_0;
	pin H5 = IOB_W33_1;
	pin H6 = IOB_W33_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E35_2;
	pin H14 = IOB_E32_0;
	pin H15 = IOB_E32_1;
	pin H16 = IOB_E30_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E27_2;
	pin J1 = IOB_W25_0;
	pin J2 = IOB_W25_1;
	pin J3 = GND;
	pin J4 = IOB_W27_1;
	pin J5 = IOB_W27_0;
	pin J6 = IOB_W28_2;
	pin J7 = IOB_W32_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E28_0;
	pin J13 = IOB_E28_1;
	pin J14 = IOB_E26_1;
	pin J15 = IOB_E26_0;
	pin J16 = IOB_E24_1;
	pin J17 = IOB_E24_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W24_2;
	pin K3 = IOB_W23_0;
	pin K4 = IOB_W23_1;
	pin K5 = IOB_W21_1;
	pin K6 = IOB_W21_0;
	pin K7 = IOB_W20_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E20_1;
	pin K13 = IOB_E20_0;
	pin K14 = IOB_E22_1;
	pin K15 = IOB_E22_0;
	pin K16 = GND;
	pin K17 = IOB_E19_2;
	pin K18 = IOB_E23_2;
	pin L1 = IOB_W19_0;
	pin L2 = IOB_W19_1;
	pin L3 = IOB_W17_0;
	pin L4 = IOB_W17_1;
	pin L5 = IOB_W15_1;
	pin L6 = IOB_W15_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E15_2;
	pin L14 = IOB_E11_2;
	pin L15 = IOB_E16_1;
	pin L16 = IOB_E16_0;
	pin L17 = IOB_E18_1;
	pin L18 = IOB_E18_0;
	pin M1 = IOB_W16_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W13_1;
	pin M4 = IOB_W13_0;
	pin M5 = IOB_W11_0;
	pin M6 = IOB_W11_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S15_1;
	pin M10 = IOB_S21_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E8_1;
	pin M14 = IOB_E8_0;
	pin M15 = IOB_E12_0;
	pin M16 = IOB_E12_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E14_1;
	pin N1 = IOB_W12_2;
	pin N2 = IOB_W8_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W9_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S11_1;
	pin N9 = IOB_S15_0;
	pin N10 = IOB_S21_1;
	pin N11 = IOB_S23_1;
	pin N12 = NC;
	pin N13 = VCCINT;
	pin N14 = NC;
	pin N15 = NC;
	pin N16 = VCCO1;
	pin N17 = IOB_E7_2;
	pin N18 = IOB_E14_0;
	pin P1 = IOB_W7_1;
	pin P2 = IOB_W7_0;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = VCCINT;
	pin P6 = IOB_S7_1;
	pin P7 = IOB_S9_1;
	pin P8 = IOB_S11_0;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S19_1;
	pin P11 = IOB_S23_0;
	pin P12 = NC;
	pin P13 = IOB_S28_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E6_2;
	pin P16 = NC;
	pin P17 = IOB_E10_0;
	pin P18 = IOB_E10_1;
	pin R1 = IOB_W5_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W6_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S7_0;
	pin R7 = IOB_S10_1;
	pin R8 = IOB_S13_0;
	pin R9 = IOB_S16_2;
	pin R10 = IOB_S19_0;
	pin R11 = IOB_S24_2;
	pin R12 = IOB_S26_1;
	pin R13 = IOB_S28_1;
	pin R14 = IOB_S30_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S13_1;
	pin T9 = GND;
	pin T10 = IOB_S18_1;
	pin T11 = IOB_S22_0;
	pin T12 = IOB_S26_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S30_0;
	pin T15 = IOB_S31_2;
	pin T16 = IOB_S34_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S8_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S14_0;
	pin U9 = IOB_S17_0;
	pin U10 = IOB_S18_0;
	pin U11 = IOB_S22_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S27_2;
	pin U14 = IOB_S29_1;
	pin U15 = IOB_S32_1;
	pin U16 = IOB_S34_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S17_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S20_2;
	pin V12 = IOB_S25_0;
	pin V13 = IOB_S25_1;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S32_0;
	pin V16 = IOB_S33_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W6_2;
	vref IOB_W15_1;
	vref IOB_W28_2;
	vref IOB_W37_1;
	vref IOB_W44_1;
	vref IOB_E5_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_E42_2;
	vref IOB_S5_2;
	vref IOB_S14_1;
	vref IOB_S25_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-ft256 xa3s500e-ftg256
bond BOND43 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N15_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N18_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N30_2;
	pin A13 = IOB_N31_1;
	pin A14 = IOB_N33_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W46_0;
	pin B2 = IOB_W46_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N17_1;
	pin B9 = GND;
	pin B10 = IOB_N27_2;
	pin B11 = IOB_N28_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N31_0;
	pin B14 = IOB_N33_0;
	pin B15 = TMS;
	pin B16 = IOB_E46_2;
	pin C1 = IOB_W44_0;
	pin C2 = IOB_W44_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N16_0;
	pin C9 = IOB_N21_1;
	pin C10 = IOB_N21_0;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N32_1;
	pin C13 = IOB_N34_2;
	pin C14 = TDO;
	pin C15 = IOB_E45_1;
	pin C16 = IOB_E45_0;
	pin D1 = IOB_W35_0;
	pin D2 = IOB_W43_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N7_1;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N16_1;
	pin D9 = IOB_N19_2;
	pin D10 = IOB_N24_0;
	pin D11 = IOB_N29_0;
	pin D12 = IOB_N32_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E43_1;
	pin D15 = IOB_E43_0;
	pin D16 = IOB_E42_2;
	pin E1 = IOB_W35_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N14_0;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N24_1;
	pin E11 = IOB_N29_1;
	pin E12 = VCCINT;
	pin E13 = IOB_E40_0;
	pin E14 = IOB_E39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_E40_1;
	pin F1 = VCCAUX;
	pin F2 = IOB_W32_2;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W41_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N14_1;
	pin F9 = IOB_N20_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E36_1;
	pin F13 = IOB_E36_0;
	pin F14 = IOB_E34_0;
	pin F15 = IOB_E34_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W28_2;
	pin G2 = IOB_W29_1;
	pin G3 = IOB_W29_0;
	pin G4 = IOB_W31_1;
	pin G5 = IOB_W31_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E31_2;
	pin G13 = IOB_E30_0;
	pin G14 = IOB_E30_1;
	pin G15 = IOB_E28_0;
	pin G16 = IOB_E28_1;
	pin H1 = IOB_W24_2;
	pin H2 = GND;
	pin H3 = IOB_W25_0;
	pin H4 = IOB_W25_1;
	pin H5 = IOB_W27_0;
	pin H6 = IOB_W27_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E26_1;
	pin H12 = IOB_E26_0;
	pin H13 = IOB_E27_2;
	pin H14 = IOB_E24_1;
	pin H15 = IOB_E24_0;
	pin H16 = IOB_E23_2;
	pin J1 = IOB_W19_0;
	pin J2 = IOB_W23_0;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W21_1;
	pin J5 = IOB_W21_0;
	pin J6 = IOB_W20_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E15_2;
	pin J12 = IOB_E19_2;
	pin J13 = IOB_E22_1;
	pin J14 = IOB_E22_0;
	pin J15 = GND;
	pin J16 = IOB_E20_1;
	pin K1 = IOB_W19_1;
	pin K2 = IOB_W17_0;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W16_2;
	pin K5 = IOB_W13_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E16_1;
	pin K13 = IOB_E16_0;
	pin K14 = IOB_E18_1;
	pin K15 = IOB_E18_0;
	pin K16 = IOB_E20_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W15_1;
	pin L3 = IOB_W15_0;
	pin L4 = IOB_W9_1;
	pin L5 = IOB_W13_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S15_1;
	pin L9 = IOB_S21_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = IOB_E10_0;
	pin L13 = IOB_E10_1;
	pin L14 = IOB_E12_0;
	pin L15 = IOB_E12_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W11_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W8_2;
	pin M4 = IOB_W9_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S8_2;
	pin M8 = IOB_S15_0;
	pin M9 = IOB_S21_1;
	pin M10 = IOB_S26_1;
	pin M11 = IOB_S29_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E6_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E8_1;
	pin N1 = IOB_W11_1;
	pin N2 = IOB_W6_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S13_0;
	pin N8 = IOB_S17_0;
	pin N9 = IOB_S19_1;
	pin N10 = IOB_S26_0;
	pin N11 = IOB_S29_0;
	pin N12 = IOB_S30_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E5_1;
	pin N16 = IOB_E8_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S11_1;
	pin P7 = IOB_S13_1;
	pin P8 = IOB_S17_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S25_0;
	pin P11 = IOB_S28_1;
	pin P12 = IOB_S30_0;
	pin P13 = IOB_S31_2;
	pin P14 = IOB_S34_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S11_0;
	pin R7 = IOB_S14_0;
	pin R8 = GND;
	pin R9 = IOB_S18_1;
	pin R10 = IOB_S25_1;
	pin R11 = IOB_S28_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S32_1;
	pin R14 = IOB_S34_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S14_1;
	pin T8 = IOB_S16_2;
	pin T9 = IOB_S18_0;
	pin T10 = IOB_S20_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S27_2;
	pin T13 = IOB_S32_0;
	pin T14 = IOB_S33_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W6_2;
	vref IOB_W15_1;
	vref IOB_W28_2;
	vref IOB_W37_1;
	vref IOB_W44_1;
	vref IOB_E5_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_E42_2;
	vref IOB_S5_2;
	vref IOB_S14_1;
	vref IOB_S25_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-pq208 xa3s500e-pqg208
bond BOND44 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W46_1;
	pin P4 = IOB_W44_0;
	pin P5 = IOB_W44_1;
	pin P6 = IOB_W43_2;
	pin P7 = VCCAUX;
	pin P8 = IOB_W39_0;
	pin P9 = IOB_W39_1;
	pin P10 = GND;
	pin P11 = IOB_W35_0;
	pin P12 = IOB_W35_1;
	pin P13 = VCCINT;
	pin P14 = IOB_W32_2;
	pin P15 = IOB_W31_0;
	pin P16 = IOB_W31_1;
	pin P17 = GND;
	pin P18 = IOB_W29_0;
	pin P19 = IOB_W29_1;
	pin P20 = IOB_W28_2;
	pin P21 = VCCO3;
	pin P22 = IOB_W27_0;
	pin P23 = IOB_W27_1;
	pin P24 = IOB_W25_0;
	pin P25 = IOB_W25_1;
	pin P26 = IOB_W24_2;
	pin P27 = GND;
	pin P28 = IOB_W23_0;
	pin P29 = IOB_W23_1;
	pin P30 = IOB_W21_0;
	pin P31 = IOB_W21_1;
	pin P32 = IOB_W20_2;
	pin P33 = IOB_W19_0;
	pin P34 = IOB_W19_1;
	pin P35 = IOB_W17_0;
	pin P36 = IOB_W17_1;
	pin P37 = GND;
	pin P38 = VCCO3;
	pin P39 = IOB_W13_0;
	pin P40 = IOB_W13_1;
	pin P41 = IOB_W11_0;
	pin P42 = IOB_W11_1;
	pin P43 = IOB_W8_2;
	pin P44 = VCCAUX;
	pin P45 = IOB_W6_2;
	pin P46 = VCCO3;
	pin P47 = IOB_W4_0;
	pin P48 = IOB_W4_1;
	pin P49 = IOB_W2_0;
	pin P50 = IOB_W2_1;
	pin P51 = IOB_W1_2;
	pin P52 = GND;
	pin P53 = GND;
	pin P54 = IOB_S1_2;
	pin P55 = IOB_S2_0;
	pin P56 = IOB_S2_1;
	pin P57 = IOB_S3_0;
	pin P58 = IOB_S3_1;
	pin P59 = VCCO2;
	pin P60 = IOB_S4_0;
	pin P61 = IOB_S4_1;
	pin P62 = IOB_S6_0;
	pin P63 = IOB_S6_1;
	pin P64 = IOB_S7_0;
	pin P65 = IOB_S7_1;
	pin P66 = VCCAUX;
	pin P67 = VCCINT;
	pin P68 = IOB_S11_0;
	pin P69 = IOB_S11_1;
	pin P70 = GND;
	pin P71 = IOB_S14_0;
	pin P72 = IOB_S14_1;
	pin P73 = VCCO2;
	pin P74 = IOB_S15_0;
	pin P75 = IOB_S15_1;
	pin P76 = IOB_S16_2;
	pin P77 = IOB_S17_0;
	pin P78 = IOB_S17_1;
	pin P79 = GND;
	pin P80 = IOB_S18_0;
	pin P81 = IOB_S18_1;
	pin P82 = IOB_S19_0;
	pin P83 = IOB_S19_1;
	pin P84 = IOB_S20_2;
	pin P85 = GND;
	pin P86 = IOB_S21_0;
	pin P87 = IOB_S21_1;
	pin P88 = VCCO2;
	pin P89 = IOB_S26_0;
	pin P90 = IOB_S26_1;
	pin P91 = IOB_S27_2;
	pin P92 = VCCAUX;
	pin P93 = IOB_S28_0;
	pin P94 = IOB_S28_1;
	pin P95 = GND;
	pin P96 = IOB_S30_0;
	pin P97 = IOB_S30_1;
	pin P98 = IOB_S31_2;
	pin P99 = IOB_S32_0;
	pin P100 = IOB_S32_1;
	pin P101 = IOB_S33_2;
	pin P102 = IOB_S34_0;
	pin P103 = IOB_S34_1;
	pin P104 = DONE;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E4_2;
	pin P111 = VCCAUX;
	pin P112 = IOB_E8_0;
	pin P113 = IOB_E8_1;
	pin P114 = VCCO1;
	pin P115 = IOB_E12_0;
	pin P116 = IOB_E12_1;
	pin P117 = VCCINT;
	pin P118 = IOB_E15_2;
	pin P119 = IOB_E16_0;
	pin P120 = IOB_E16_1;
	pin P121 = GND;
	pin P122 = IOB_E18_0;
	pin P123 = IOB_E18_1;
	pin P124 = IOB_E19_2;
	pin P125 = VCCO1;
	pin P126 = IOB_E20_0;
	pin P127 = IOB_E20_1;
	pin P128 = IOB_E22_0;
	pin P129 = IOB_E22_1;
	pin P130 = IOB_E23_2;
	pin P131 = GND;
	pin P132 = IOB_E24_0;
	pin P133 = IOB_E24_1;
	pin P134 = IOB_E26_0;
	pin P135 = IOB_E26_1;
	pin P136 = IOB_E27_2;
	pin P137 = IOB_E28_0;
	pin P138 = IOB_E28_1;
	pin P139 = IOB_E30_0;
	pin P140 = IOB_E30_1;
	pin P141 = GND;
	pin P142 = IOB_E31_2;
	pin P143 = VCCO1;
	pin P144 = IOB_E34_0;
	pin P145 = IOB_E34_1;
	pin P146 = IOB_E36_0;
	pin P147 = IOB_E36_1;
	pin P148 = IOB_E39_2;
	pin P149 = VCCAUX;
	pin P150 = IOB_E43_0;
	pin P151 = IOB_E43_1;
	pin P152 = IOB_E45_0;
	pin P153 = IOB_E45_1;
	pin P154 = IOB_E46_2;
	pin P155 = TMS;
	pin P156 = GND;
	pin P157 = TDO;
	pin P158 = TCK;
	pin P159 = IOB_N34_2;
	pin P160 = IOB_N33_0;
	pin P161 = IOB_N33_1;
	pin P162 = IOB_N31_0;
	pin P163 = IOB_N31_1;
	pin P164 = IOB_N29_0;
	pin P165 = IOB_N29_1;
	pin P166 = VCCAUX;
	pin P167 = IOB_N28_0;
	pin P168 = IOB_N28_1;
	pin P169 = IOB_N27_2;
	pin P170 = VCCINT;
	pin P171 = IOB_N24_0;
	pin P172 = IOB_N24_1;
	pin P173 = GND;
	pin P174 = IOB_N21_0;
	pin P175 = IOB_N21_1;
	pin P176 = VCCO0;
	pin P177 = IOB_N20_0;
	pin P178 = IOB_N20_1;
	pin P179 = IOB_N19_2;
	pin P180 = IOB_N18_0;
	pin P181 = IOB_N18_1;
	pin P182 = GND;
	pin P183 = IOB_N17_0;
	pin P184 = IOB_N17_1;
	pin P185 = IOB_N16_0;
	pin P186 = IOB_N16_1;
	pin P187 = IOB_N15_2;
	pin P188 = GND;
	pin P189 = IOB_N14_0;
	pin P190 = IOB_N14_1;
	pin P191 = VCCO0;
	pin P192 = IOB_N10_0;
	pin P193 = IOB_N10_1;
	pin P194 = IOB_N8_2;
	pin P195 = VCCAUX;
	pin P196 = IOB_N7_0;
	pin P197 = IOB_N7_1;
	pin P198 = GND;
	pin P199 = IOB_N5_0;
	pin P200 = IOB_N5_1;
	pin P201 = VCCO0;
	pin P202 = IOB_N3_0;
	pin P203 = IOB_N3_1;
	pin P204 = IOB_N2_2;
	pin P205 = IOB_N1_0;
	pin P206 = IOB_N1_1;
	pin P207 = TDI;
	pin P208 = GND;
	vref IOB_W6_2;
	vref IOB_W28_2;
	vref IOB_W44_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-vq100
bond BOND45 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W46_1;
	pin P4 = IOB_W44_0;
	pin P5 = IOB_W44_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W27_0;
	pin P10 = IOB_W27_1;
	pin P11 = IOB_W25_0;
	pin P12 = IOB_W25_1;
	pin P13 = IOB_W24_2;
	pin P14 = GND;
	pin P15 = IOB_W23_0;
	pin P16 = IOB_W23_1;
	pin P17 = IOB_W21_0;
	pin P18 = IOB_W21_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S14_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S15_0;
	pin P33 = IOB_S15_1;
	pin P34 = IOB_S16_2;
	pin P35 = IOB_S17_0;
	pin P36 = IOB_S17_1;
	pin P37 = GND;
	pin P38 = IOB_S18_0;
	pin P39 = IOB_S18_1;
	pin P40 = IOB_S19_0;
	pin P41 = IOB_S19_1;
	pin P42 = IOB_S20_2;
	pin P43 = IOB_S21_0;
	pin P44 = IOB_S21_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S32_0;
	pin P48 = IOB_S32_1;
	pin P49 = IOB_S34_0;
	pin P50 = IOB_S34_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E16_0;
	pin P58 = IOB_E16_1;
	pin P59 = GND;
	pin P60 = IOB_E20_0;
	pin P61 = IOB_E20_1;
	pin P62 = IOB_E22_0;
	pin P63 = IOB_E22_1;
	pin P64 = GND;
	pin P65 = IOB_E24_0;
	pin P66 = IOB_E24_1;
	pin P67 = IOB_E26_0;
	pin P68 = IOB_E26_1;
	pin P69 = IOB_E27_2;
	pin P70 = IOB_E28_0;
	pin P71 = IOB_E28_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N33_0;
	pin P79 = IOB_N33_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N20_0;
	pin P84 = IOB_N20_1;
	pin P85 = IOB_N18_0;
	pin P86 = IOB_N18_1;
	pin P87 = GND;
	pin P88 = IOB_N17_0;
	pin P89 = IOB_N17_1;
	pin P90 = IOB_N16_0;
	pin P91 = IOB_N16_1;
	pin P92 = IOB_N15_2;
	pin P93 = GND;
	pin P94 = IOB_N10_0;
	pin P95 = IOB_N10_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W44_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_N10_1;
}

// xc3s1200e-fg320
bond BOND46 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N12_2;
	pin A8 = IOB_N17_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N24_1;
	pin A11 = IOB_N29_2;
	pin A12 = IOB_N32_2;
	pin A13 = IOB_N35_0;
	pin A14 = IOB_N37_1;
	pin A15 = IOB_N44_1;
	pin A16 = IOB_N45_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N23_0;
	pin B9 = IOB_N23_1;
	pin B10 = IOB_N24_0;
	pin B11 = IOB_N25_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N35_1;
	pin B14 = IOB_N37_0;
	pin B15 = IOB_N44_0;
	pin B16 = IOB_N45_0;
	pin B17 = GND;
	pin B18 = IOB_E60_2;
	pin C1 = IOB_W60_0;
	pin C2 = IOB_W60_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N22_0;
	pin C10 = GND;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N31_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N43_1;
	pin C15 = IOB_N46_2;
	pin C16 = TDO;
	pin C17 = IOB_E59_1;
	pin C18 = IOB_E59_0;
	pin D1 = IOB_W58_0;
	pin D2 = IOB_W58_1;
	pin D3 = IOB_W57_2;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N19_1;
	pin D9 = IOB_N22_1;
	pin D10 = IOB_N26_0;
	pin D11 = IOB_N28_1;
	pin D12 = IOB_N31_1;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N43_0;
	pin D15 = TMS;
	pin D16 = IOB_E57_1;
	pin D17 = IOB_E57_0;
	pin D18 = IOB_E54_2;
	pin E1 = IOB_W54_1;
	pin E2 = IOB_W54_0;
	pin E3 = IOB_W50_1;
	pin E4 = IOB_W50_0;
	pin E5 = VCCINT;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N18_0;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N26_1;
	pin E11 = IOB_N30_0;
	pin E12 = IOB_N33_1;
	pin E13 = IOB_N42_2;
	pin E14 = VCCINT;
	pin E15 = IOB_E55_0;
	pin E16 = IOB_E55_1;
	pin E17 = IOB_E50_2;
	pin E18 = IOB_E46_2;
	pin F1 = IOB_W46_0;
	pin F2 = IOB_W46_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W51_2;
	pin F5 = IOB_W47_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N13_0;
	pin F8 = IOB_N18_1;
	pin F9 = IOB_N20_1;
	pin F10 = IOB_N27_0;
	pin F11 = IOB_N30_1;
	pin F12 = IOB_N33_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E49_1;
	pin F15 = IOB_E49_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E43_1;
	pin F18 = IOB_E43_0;
	pin G1 = IOB_W43_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W44_0;
	pin G4 = IOB_W44_1;
	pin G5 = IOB_W42_1;
	pin G6 = IOB_W42_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N21_2;
	pin G10 = IOB_N27_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E45_1;
	pin G14 = IOB_E45_0;
	pin G15 = IOB_E41_0;
	pin G16 = IOB_E41_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E38_2;
	pin H1 = IOB_W36_1;
	pin H2 = IOB_W36_0;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W40_1;
	pin H6 = IOB_W40_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E42_2;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E39_1;
	pin H16 = IOB_E37_0;
	pin H17 = IOB_E37_1;
	pin H18 = IOB_E34_2;
	pin J1 = IOB_W32_0;
	pin J2 = IOB_W32_1;
	pin J3 = GND;
	pin J4 = IOB_W34_1;
	pin J5 = IOB_W34_0;
	pin J6 = IOB_W35_2;
	pin J7 = IOB_W39_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E35_1;
	pin J14 = IOB_E33_1;
	pin J15 = IOB_E33_0;
	pin J16 = IOB_E31_1;
	pin J17 = IOB_E31_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W31_2;
	pin K3 = IOB_W30_0;
	pin K4 = IOB_W30_1;
	pin K5 = IOB_W28_1;
	pin K6 = IOB_W28_0;
	pin K7 = IOB_W27_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E27_1;
	pin K13 = IOB_E27_0;
	pin K14 = IOB_E29_1;
	pin K15 = IOB_E29_0;
	pin K16 = GND;
	pin K17 = IOB_E26_2;
	pin K18 = IOB_E30_2;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W24_0;
	pin L4 = IOB_W24_1;
	pin L5 = IOB_W22_1;
	pin L6 = IOB_W22_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E22_2;
	pin L14 = IOB_E18_2;
	pin L15 = IOB_E23_1;
	pin L16 = IOB_E23_0;
	pin L17 = IOB_E25_1;
	pin L18 = IOB_E25_0;
	pin M1 = IOB_W23_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W20_1;
	pin M4 = IOB_W20_0;
	pin M5 = IOB_W18_0;
	pin M6 = IOB_W18_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S21_1;
	pin M10 = IOB_S27_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E15_1;
	pin M14 = IOB_E15_0;
	pin M15 = IOB_E19_0;
	pin M16 = IOB_E19_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E21_1;
	pin N1 = IOB_W19_2;
	pin N2 = IOB_W15_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W16_0;
	pin N5 = IOB_W16_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S14_0;
	pin N8 = IOB_S17_1;
	pin N9 = IOB_S21_0;
	pin N10 = IOB_S27_1;
	pin N11 = IOB_S29_1;
	pin N12 = IOB_S36_0;
	pin N13 = VCCINT;
	pin N14 = IOB_E11_1;
	pin N15 = IOB_E11_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E14_2;
	pin N18 = IOB_E21_0;
	pin P1 = IOB_W12_1;
	pin P2 = IOB_W12_0;
	pin P3 = IOB_W10_0;
	pin P4 = IOB_W10_1;
	pin P5 = VCCINT;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S14_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S18_2;
	pin P10 = IOB_S25_1;
	pin P11 = IOB_S29_0;
	pin P12 = IOB_S36_1;
	pin P13 = IOB_S38_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E10_2;
	pin P16 = IOB_E9_1;
	pin P17 = IOB_E17_0;
	pin P18 = IOB_E17_1;
	pin R1 = IOB_W7_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W11_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S16_1;
	pin R8 = IOB_S19_0;
	pin R9 = IOB_S22_2;
	pin R10 = IOB_S25_0;
	pin R11 = IOB_S30_2;
	pin R12 = IOB_S34_1;
	pin R13 = IOB_S38_1;
	pin R14 = IOB_S42_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S16_0;
	pin T8 = IOB_S19_1;
	pin T9 = GND;
	pin T10 = IOB_S24_1;
	pin T11 = IOB_S28_0;
	pin T12 = IOB_S34_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S42_0;
	pin T15 = IOB_S43_2;
	pin T16 = IOB_S46_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S13_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S20_0;
	pin U9 = IOB_S23_0;
	pin U10 = IOB_S24_0;
	pin U11 = IOB_S28_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S35_2;
	pin U14 = IOB_S41_1;
	pin U15 = IOB_S44_1;
	pin U16 = IOB_S46_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = IOB_S12_0;
	pin V6 = IOB_S12_1;
	pin V7 = IOB_S15_2;
	pin V8 = IOB_S20_1;
	pin V9 = IOB_S23_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S26_2;
	pin V12 = IOB_S31_0;
	pin V13 = IOB_S31_1;
	pin V14 = IOB_S41_0;
	pin V15 = IOB_S44_0;
	pin V16 = IOB_S45_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1200e-fg400 xa3s1200e-fgg400
bond BOND47 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N17_2;
	pin A9 = IOB_N22_1;
	pin A10 = IOB_N22_0;
	pin A11 = GND;
	pin A12 = IOB_N29_2;
	pin A13 = IOB_N35_1;
	pin A14 = IOB_N35_0;
	pin A15 = IOB_N39_1;
	pin A16 = IOB_N41_0;
	pin A17 = IOB_N41_1;
	pin A18 = IOB_N43_1;
	pin A19 = IOB_N43_0;
	pin A20 = GND;
	pin B1 = IOB_W56_0;
	pin B2 = IOB_N3_0;
	pin B3 = TDI;
	pin B4 = VCCO0;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = GND;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N16_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N27_0;
	pin B13 = IOB_N33_1;
	pin B14 = GND;
	pin B15 = IOB_N39_0;
	pin B16 = VCCO0;
	pin B17 = IOB_N45_1;
	pin B18 = IOB_N46_2;
	pin B19 = TDO;
	pin B20 = IOB_E60_2;
	pin C1 = IOB_W56_1;
	pin C2 = PROG_B;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_2;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N18_1;
	pin C10 = IOB_N21_2;
	pin C11 = IOB_N25_2;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N33_0;
	pin C14 = IOB_N37_1;
	pin C15 = IOB_N40_0;
	pin C16 = IOB_N44_1;
	pin C17 = IOB_N45_0;
	pin C18 = GND;
	pin C19 = IOB_E59_1;
	pin C20 = IOB_E59_0;
	pin D1 = IOB_W54_0;
	pin D2 = IOB_W60_1;
	pin D3 = IOB_W60_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N7_1;
	pin D7 = VCCO0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N18_0;
	pin D10 = GND;
	pin D11 = VCCAUX;
	pin D12 = IOB_N30_0;
	pin D13 = VCCO0;
	pin D14 = IOB_N37_0;
	pin D15 = IOB_N40_1;
	pin D16 = IOB_N44_0;
	pin D17 = TCK;
	pin D18 = IOB_E57_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E55_1;
	pin E1 = IOB_W54_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W58_1;
	pin E4 = IOB_W58_0;
	pin E5 = IOB_N2_2;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N15_2;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N24_1;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N28_1;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N36_1;
	pin E15 = IOB_N36_0;
	pin E16 = IOB_N42_2;
	pin E17 = TMS;
	pin E18 = IOB_E57_0;
	pin E19 = IOB_E54_2;
	pin E20 = IOB_E55_0;
	pin F1 = IOB_W50_1;
	pin F2 = IOB_W50_0;
	pin F3 = IOB_W52_1;
	pin F4 = IOB_W52_0;
	pin F5 = IOB_W57_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N20_1;
	pin F10 = VCCO0;
	pin F11 = IOB_N26_0;
	pin F12 = IOB_N28_0;
	pin F13 = IOB_N32_2;
	pin F14 = IOB_N38_2;
	pin F15 = GND;
	pin F16 = IOB_E49_0;
	pin F17 = IOB_E53_0;
	pin F18 = IOB_E53_1;
	pin F19 = IOB_E51_1;
	pin F20 = IOB_E51_0;
	pin G1 = IOB_W47_2;
	pin G2 = GND;
	pin G3 = IOB_W48_0;
	pin G4 = IOB_W48_1;
	pin G5 = IOB_W46_1;
	pin G6 = IOB_W51_2;
	pin G7 = IOB_N12_2;
	pin G8 = IOB_N19_0;
	pin G9 = IOB_N19_1;
	pin G10 = IOB_N23_1;
	pin G11 = IOB_N26_1;
	pin G12 = GND;
	pin G13 = IOB_N31_0;
	pin G14 = IOB_N31_1;
	pin G15 = IOB_E50_2;
	pin G16 = IOB_E49_1;
	pin G17 = VCCO1;
	pin G18 = IOB_E46_2;
	pin G19 = GND;
	pin G20 = IOB_E47_0;
	pin H1 = IOB_W43_2;
	pin H2 = IOB_W44_0;
	pin H3 = IOB_W44_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W46_0;
	pin H6 = IOB_W42_0;
	pin H7 = IOB_W42_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_N23_0;
	pin H11 = VCCINT;
	pin H12 = VCCAUX;
	pin H13 = VCCINT;
	pin H14 = IOB_E42_2;
	pin H15 = IOB_E43_1;
	pin H16 = IOB_E43_0;
	pin H17 = IOB_E45_0;
	pin H18 = IOB_E45_1;
	pin H19 = IOB_E41_1;
	pin H20 = IOB_E47_1;
	pin J1 = IOB_W38_1;
	pin J2 = IOB_W38_0;
	pin J3 = IOB_W40_0;
	pin J4 = IOB_W40_1;
	pin J5 = IOB_W39_2;
	pin J6 = IOB_W36_1;
	pin J7 = VCCAUX;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E37_1;
	pin J14 = IOB_E37_0;
	pin J15 = IOB_E38_2;
	pin J16 = IOB_E35_0;
	pin J17 = IOB_E39_1;
	pin J18 = IOB_E39_0;
	pin J19 = IOB_E41_0;
	pin J20 = IOB_E33_1;
	pin K1 = GND;
	pin K2 = IOB_W34_1;
	pin K3 = IOB_W34_0;
	pin K4 = VCCAUX;
	pin K5 = IOB_W35_2;
	pin K6 = IOB_W36_0;
	pin K7 = IOB_W32_0;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = IOB_E31_0;
	pin K14 = IOB_E31_1;
	pin K15 = VCCO1;
	pin K16 = IOB_E35_1;
	pin K17 = GND;
	pin K18 = IOB_E34_2;
	pin K19 = VCCO1;
	pin K20 = IOB_E33_0;
	pin L1 = IOB_W30_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W28_1;
	pin L4 = GND;
	pin L5 = IOB_W27_2;
	pin L6 = VCCO3;
	pin L7 = IOB_W32_1;
	pin L8 = IOB_W31_2;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E29_0;
	pin L16 = IOB_E27_1;
	pin L17 = VCCAUX;
	pin L18 = IOB_E30_2;
	pin L19 = IOB_E25_1;
	pin L20 = GND;
	pin M1 = IOB_W30_0;
	pin M2 = IOB_W23_2;
	pin M3 = IOB_W28_0;
	pin M4 = IOB_W24_1;
	pin M5 = IOB_W24_0;
	pin M6 = IOB_W22_0;
	pin M7 = IOB_W26_1;
	pin M8 = IOB_W26_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = VCCAUX;
	pin M15 = IOB_E21_0;
	pin M16 = IOB_E27_0;
	pin M17 = IOB_E23_0;
	pin M18 = IOB_E23_1;
	pin M19 = IOB_E25_0;
	pin M20 = IOB_E26_2;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = IOB_W16_0;
	pin N4 = IOB_W16_1;
	pin N5 = IOB_W15_2;
	pin N6 = IOB_W22_1;
	pin N7 = IOB_W18_0;
	pin N8 = VCCINT;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = IOB_S22_2;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = IOB_E18_2;
	pin N15 = IOB_E21_1;
	pin N16 = IOB_E17_0;
	pin N17 = VCCO1;
	pin N18 = IOB_E19_0;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E22_2;
	pin P1 = IOB_W14_0;
	pin P2 = GND;
	pin P3 = IOB_W19_2;
	pin P4 = VCCO3;
	pin P5 = IOB_W12_0;
	pin P6 = IOB_W11_2;
	pin P7 = IOB_W18_1;
	pin P8 = IOB_S15_2;
	pin P9 = GND;
	pin P10 = IOB_S23_1;
	pin P11 = IOB_S24_0;
	pin P12 = IOB_S24_1;
	pin P13 = IOB_S30_2;
	pin P14 = IOB_S36_1;
	pin P15 = IOB_E14_2;
	pin P16 = IOB_E17_1;
	pin P17 = IOB_E13_0;
	pin P18 = IOB_E13_1;
	pin P19 = GND;
	pin P20 = IOB_E15_1;
	pin R1 = IOB_W14_1;
	pin R2 = IOB_W10_0;
	pin R3 = IOB_W8_0;
	pin R4 = IOB_W8_1;
	pin R5 = IOB_W12_1;
	pin R6 = GND;
	pin R7 = IOB_S12_1;
	pin R8 = IOB_S16_1;
	pin R9 = IOB_S18_2;
	pin R10 = IOB_S23_0;
	pin R11 = VCCO2;
	pin R12 = IOB_S28_0;
	pin R13 = IOB_S32_2;
	pin R14 = IOB_S36_0;
	pin R15 = GND;
	pin R16 = IOB_E4_2;
	pin R17 = IOB_E9_0;
	pin R18 = IOB_E9_1;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E15_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W10_1;
	pin T3 = IOB_W4_1;
	pin T4 = IOB_W1_2;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S12_0;
	pin T8 = IOB_S16_0;
	pin T9 = IOB_S20_0;
	pin T10 = IOB_S20_1;
	pin T11 = IOB_S26_2;
	pin T12 = IOB_S28_1;
	pin T13 = IOB_S33_1;
	pin T14 = IOB_S33_0;
	pin T15 = IOB_S40_1;
	pin T16 = IOB_S45_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = VCCO1;
	pin T20 = IOB_E11_1;
	pin U1 = IOB_W6_0;
	pin U2 = VCCO3;
	pin U3 = IOB_W4_0;
	pin U4 = IOB_S2_0;
	pin U5 = IOB_S4_0;
	pin U6 = IOB_S7_0;
	pin U7 = IOB_S10_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S17_1;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = IOB_S29_1;
	pin U13 = IOB_S34_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S40_0;
	pin U16 = IOB_S42_0;
	pin U17 = IOB_E1_0;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E11_0;
	pin V1 = IOB_W2_1;
	pin V2 = IOB_W2_0;
	pin V3 = GND;
	pin V4 = IOB_S2_1;
	pin V5 = IOB_S4_1;
	pin V6 = IOB_S7_1;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S17_0;
	pin V10 = IOB_S25_0;
	pin V11 = IOB_S25_1;
	pin V12 = IOB_S29_0;
	pin V13 = IOB_S34_0;
	pin V14 = IOB_S37_1;
	pin V15 = IOB_S37_0;
	pin V16 = IOB_S42_1;
	pin V17 = DONE;
	pin V18 = GND;
	pin V19 = IOB_E5_1;
	pin V20 = IOB_E7_0;
	pin W1 = IOB_W7_2;
	pin W2 = IOB_S3_0;
	pin W3 = IOB_S1_2;
	pin W4 = IOB_S6_0;
	pin W5 = VCCO2;
	pin W6 = IOB_S11_0;
	pin W7 = GND;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S21_0;
	pin W10 = IOB_S21_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S31_1;
	pin W13 = IOB_S31_0;
	pin W14 = GND;
	pin W15 = IOB_S39_2;
	pin W16 = IOB_S41_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S44_0;
	pin W19 = IOB_S46_1;
	pin W20 = IOB_E7_1;
	pin Y1 = GND;
	pin Y2 = IOB_S3_1;
	pin Y3 = IOB_S5_2;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S9_2;
	pin Y6 = IOB_S11_1;
	pin Y7 = IOB_S13_2;
	pin Y8 = IOB_S19_1;
	pin Y9 = IOB_S19_0;
	pin Y10 = GND;
	pin Y11 = IOB_S27_0;
	pin Y12 = IOB_S27_1;
	pin Y13 = IOB_S35_2;
	pin Y14 = IOB_S38_1;
	pin Y15 = IOB_S38_0;
	pin Y16 = IOB_S41_0;
	pin Y17 = IOB_S43_2;
	pin Y18 = IOB_S44_1;
	pin Y19 = IOB_S46_0;
	pin Y20 = GND;
	vref IOB_W6_1;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E47_1;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S33_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1200e-ft256 xa3s1200e-ftg256
bond BOND48 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N21_2;
	pin A8 = IOB_N23_0;
	pin A9 = IOB_N24_1;
	pin A10 = IOB_N24_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N42_2;
	pin A13 = IOB_N43_1;
	pin A14 = IOB_N45_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W60_0;
	pin B2 = IOB_W60_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N12_2;
	pin B7 = IOB_N18_0;
	pin B8 = IOB_N23_1;
	pin B9 = GND;
	pin B10 = IOB_N34_2;
	pin B11 = IOB_N35_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N43_0;
	pin B14 = IOB_N45_0;
	pin B15 = TMS;
	pin B16 = IOB_E60_2;
	pin C1 = IOB_W58_0;
	pin C2 = IOB_W58_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N9_0;
	pin C7 = IOB_N18_1;
	pin C8 = IOB_N22_0;
	pin C9 = IOB_N27_1;
	pin C10 = IOB_N27_0;
	pin C11 = IOB_N35_0;
	pin C12 = IOB_N44_1;
	pin C13 = IOB_N46_2;
	pin C14 = TDO;
	pin C15 = IOB_E59_1;
	pin C16 = IOB_E59_0;
	pin D1 = IOB_W42_0;
	pin D2 = IOB_W57_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N9_1;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N22_1;
	pin D9 = IOB_N25_2;
	pin D10 = IOB_N30_0;
	pin D11 = IOB_N37_0;
	pin D12 = IOB_N44_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E57_1;
	pin D15 = IOB_E57_0;
	pin D16 = IOB_E54_2;
	pin E1 = IOB_W42_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W46_0;
	pin E4 = IOB_W46_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N16_0;
	pin E8 = IOB_N20_0;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N30_1;
	pin E11 = IOB_N37_1;
	pin E12 = VCCINT;
	pin E13 = IOB_E49_0;
	pin E14 = IOB_E46_2;
	pin E15 = VCCO1;
	pin E16 = IOB_E49_1;
	pin F1 = VCCAUX;
	pin F2 = IOB_W39_2;
	pin F3 = IOB_W44_0;
	pin F4 = IOB_W44_1;
	pin F5 = IOB_W51_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N20_1;
	pin F9 = IOB_N26_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E43_1;
	pin F13 = IOB_E43_0;
	pin F14 = IOB_E41_0;
	pin F15 = IOB_E41_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W35_2;
	pin G2 = IOB_W36_1;
	pin G3 = IOB_W36_0;
	pin G4 = IOB_W38_1;
	pin G5 = IOB_W38_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E38_2;
	pin G13 = IOB_E37_0;
	pin G14 = IOB_E37_1;
	pin G15 = IOB_E35_0;
	pin G16 = IOB_E35_1;
	pin H1 = IOB_W31_2;
	pin H2 = GND;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W34_0;
	pin H6 = IOB_W34_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E33_1;
	pin H12 = IOB_E33_0;
	pin H13 = IOB_E34_2;
	pin H14 = IOB_E31_1;
	pin H15 = IOB_E31_0;
	pin H16 = IOB_E30_2;
	pin J1 = IOB_W26_0;
	pin J2 = IOB_W30_0;
	pin J3 = IOB_W30_1;
	pin J4 = IOB_W28_1;
	pin J5 = IOB_W28_0;
	pin J6 = IOB_W27_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E22_2;
	pin J12 = IOB_E26_2;
	pin J13 = IOB_E29_1;
	pin J14 = IOB_E29_0;
	pin J15 = GND;
	pin J16 = IOB_E27_1;
	pin K1 = IOB_W26_1;
	pin K2 = IOB_W24_0;
	pin K3 = IOB_W24_1;
	pin K4 = IOB_W23_2;
	pin K5 = IOB_W20_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E23_1;
	pin K13 = IOB_E23_0;
	pin K14 = IOB_E25_1;
	pin K15 = IOB_E25_0;
	pin K16 = IOB_E27_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W22_1;
	pin L3 = IOB_W22_0;
	pin L4 = IOB_W16_1;
	pin L5 = IOB_W20_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S21_1;
	pin L9 = IOB_S27_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = IOB_E17_0;
	pin L13 = IOB_E17_1;
	pin L14 = IOB_E19_0;
	pin L15 = IOB_E19_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W18_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W15_2;
	pin M4 = IOB_W16_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S10_0;
	pin M7 = IOB_S13_2;
	pin M8 = IOB_S21_0;
	pin M9 = IOB_S27_1;
	pin M10 = IOB_S34_1;
	pin M11 = IOB_S41_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E10_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E15_1;
	pin N1 = IOB_W18_1;
	pin N2 = IOB_W11_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S19_0;
	pin N8 = IOB_S23_0;
	pin N9 = IOB_S25_1;
	pin N10 = IOB_S34_0;
	pin N11 = IOB_S41_0;
	pin N12 = IOB_S42_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E5_1;
	pin N16 = IOB_E15_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S17_1;
	pin P7 = IOB_S19_1;
	pin P8 = IOB_S23_1;
	pin P9 = IOB_S25_0;
	pin P10 = IOB_S31_0;
	pin P11 = IOB_S38_1;
	pin P12 = IOB_S42_0;
	pin P13 = IOB_S43_2;
	pin P14 = IOB_S46_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S17_0;
	pin R7 = IOB_S20_0;
	pin R8 = GND;
	pin R9 = IOB_S24_1;
	pin R10 = IOB_S31_1;
	pin R11 = IOB_S38_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S44_1;
	pin R14 = IOB_S46_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S20_1;
	pin T8 = IOB_S22_2;
	pin T9 = IOB_S24_0;
	pin T10 = IOB_S26_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S35_2;
	pin T13 = IOB_S44_0;
	pin T14 = IOB_S45_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1600e-fg320
bond BOND49 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N12_2;
	pin A8 = IOB_N23_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N30_1;
	pin A11 = IOB_N35_2;
	pin A12 = IOB_N42_0;
	pin A13 = IOB_N47_0;
	pin A14 = IOB_N49_1;
	pin A15 = IOB_N56_1;
	pin A16 = IOB_N57_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N29_0;
	pin B9 = IOB_N29_1;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N31_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N47_1;
	pin B14 = IOB_N49_0;
	pin B15 = IOB_N56_0;
	pin B16 = IOB_N57_0;
	pin B17 = GND;
	pin B18 = IOB_E76_2;
	pin C1 = IOB_W76_0;
	pin C2 = IOB_W76_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N22_0;
	pin C8 = IOB_N25_0;
	pin C9 = IOB_N28_0;
	pin C10 = GND;
	pin C11 = IOB_N34_0;
	pin C12 = IOB_N37_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N55_1;
	pin C15 = IOB_N58_2;
	pin C16 = TDO;
	pin C17 = IOB_E75_1;
	pin C18 = IOB_E75_0;
	pin D1 = IOB_W74_0;
	pin D2 = IOB_W74_1;
	pin D3 = IOB_W73_2;
	pin D4 = IOB_W72_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N22_1;
	pin D8 = IOB_N25_1;
	pin D9 = IOB_N28_1;
	pin D10 = IOB_N32_0;
	pin D11 = IOB_N34_1;
	pin D12 = IOB_N37_1;
	pin D13 = IOB_N46_2;
	pin D14 = IOB_N55_0;
	pin D15 = TMS;
	pin D16 = IOB_E73_1;
	pin D17 = IOB_E73_0;
	pin D18 = IOB_E70_2;
	pin E1 = IOB_W68_1;
	pin E2 = IOB_W68_0;
	pin E3 = IOB_W58_1;
	pin E4 = IOB_W58_0;
	pin E5 = VCCINT;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N24_0;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N32_1;
	pin E11 = IOB_N36_0;
	pin E12 = IOB_N45_1;
	pin E13 = IOB_N54_2;
	pin E14 = VCCINT;
	pin E15 = IOB_E71_0;
	pin E16 = IOB_E71_1;
	pin E17 = IOB_E62_2;
	pin E18 = IOB_E54_2;
	pin F1 = IOB_W54_0;
	pin F2 = IOB_W54_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W59_2;
	pin F5 = IOB_W55_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N13_0;
	pin F8 = IOB_N24_1;
	pin F9 = IOB_N26_1;
	pin F10 = IOB_N33_0;
	pin F11 = IOB_N36_1;
	pin F12 = IOB_N45_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E59_1;
	pin F15 = IOB_E59_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E51_1;
	pin F18 = IOB_E51_0;
	pin G1 = IOB_W51_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W52_0;
	pin G4 = IOB_W52_1;
	pin G5 = IOB_W50_1;
	pin G6 = IOB_W50_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N27_2;
	pin G10 = IOB_N33_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E53_1;
	pin G14 = IOB_E53_0;
	pin G15 = IOB_E49_0;
	pin G16 = IOB_E49_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E46_2;
	pin H1 = IOB_W44_1;
	pin H2 = IOB_W44_0;
	pin H3 = IOB_W46_1;
	pin H4 = IOB_W46_0;
	pin H5 = IOB_W48_1;
	pin H6 = IOB_W48_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E50_2;
	pin H14 = IOB_E47_0;
	pin H15 = IOB_E47_1;
	pin H16 = IOB_E45_0;
	pin H17 = IOB_E45_1;
	pin H18 = IOB_E42_2;
	pin J1 = IOB_W40_0;
	pin J2 = IOB_W40_1;
	pin J3 = GND;
	pin J4 = IOB_W42_1;
	pin J5 = IOB_W42_0;
	pin J6 = IOB_W43_2;
	pin J7 = IOB_W47_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E43_0;
	pin J13 = IOB_E43_1;
	pin J14 = IOB_E41_1;
	pin J15 = IOB_E41_0;
	pin J16 = IOB_E39_1;
	pin J17 = IOB_E39_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W39_2;
	pin K3 = IOB_W38_0;
	pin K4 = IOB_W38_1;
	pin K5 = IOB_W36_1;
	pin K6 = IOB_W36_0;
	pin K7 = IOB_W35_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E35_0;
	pin K14 = IOB_E37_1;
	pin K15 = IOB_E37_0;
	pin K16 = GND;
	pin K17 = IOB_E34_2;
	pin K18 = IOB_E38_2;
	pin L1 = IOB_W34_0;
	pin L2 = IOB_W34_1;
	pin L3 = IOB_W32_0;
	pin L4 = IOB_W32_1;
	pin L5 = IOB_W30_1;
	pin L6 = IOB_W30_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E30_2;
	pin L14 = IOB_E26_2;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E33_1;
	pin L18 = IOB_E33_0;
	pin M1 = IOB_W31_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W28_1;
	pin M4 = IOB_W28_0;
	pin M5 = IOB_W26_0;
	pin M6 = IOB_W26_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S27_1;
	pin M10 = IOB_S33_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E23_1;
	pin M14 = IOB_E23_0;
	pin M15 = IOB_E27_0;
	pin M16 = IOB_E27_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E29_1;
	pin N1 = IOB_W27_2;
	pin N2 = IOB_W23_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W24_0;
	pin N5 = IOB_W24_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S14_0;
	pin N8 = IOB_S23_1;
	pin N9 = IOB_S27_0;
	pin N10 = IOB_S33_1;
	pin N11 = IOB_S35_1;
	pin N12 = IOB_S48_0;
	pin N13 = VCCINT;
	pin N14 = IOB_E17_1;
	pin N15 = IOB_E17_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E22_2;
	pin N18 = IOB_E29_0;
	pin P1 = IOB_W20_1;
	pin P2 = IOB_W20_0;
	pin P3 = IOB_W12_0;
	pin P4 = IOB_W12_1;
	pin P5 = VCCINT;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S14_1;
	pin P8 = IOB_S23_0;
	pin P9 = IOB_S24_2;
	pin P10 = IOB_S31_1;
	pin P11 = IOB_S35_0;
	pin P12 = IOB_S48_1;
	pin P13 = IOB_S50_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E14_2;
	pin P16 = IOB_E11_1;
	pin P17 = IOB_E25_0;
	pin P18 = IOB_E25_1;
	pin R1 = IOB_W7_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W15_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S22_1;
	pin R8 = IOB_S25_0;
	pin R9 = IOB_S28_2;
	pin R10 = IOB_S31_0;
	pin R11 = IOB_S36_2;
	pin R12 = IOB_S46_1;
	pin R13 = IOB_S50_1;
	pin R14 = IOB_S54_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S22_0;
	pin T8 = IOB_S25_1;
	pin T9 = GND;
	pin T10 = IOB_S30_1;
	pin T11 = IOB_S34_0;
	pin T12 = IOB_S46_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S54_0;
	pin T15 = IOB_S55_2;
	pin T16 = IOB_S58_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S13_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S26_0;
	pin U9 = IOB_S29_0;
	pin U10 = IOB_S30_0;
	pin U11 = IOB_S34_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S47_2;
	pin U14 = IOB_S53_1;
	pin U15 = IOB_S56_1;
	pin U16 = IOB_S58_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = IOB_S12_0;
	pin V6 = IOB_S12_1;
	pin V7 = IOB_S20_2;
	pin V8 = IOB_S26_1;
	pin V9 = IOB_S29_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S32_2;
	pin V12 = IOB_S37_0;
	pin V13 = IOB_S37_1;
	pin V14 = IOB_S53_0;
	pin V15 = IOB_S56_0;
	pin V16 = IOB_S57_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s1600e-fg400 xa3s1600e-fgg400
bond BOND50 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N23_2;
	pin A9 = IOB_N28_1;
	pin A10 = IOB_N28_0;
	pin A11 = GND;
	pin A12 = IOB_N35_2;
	pin A13 = IOB_N47_1;
	pin A14 = IOB_N47_0;
	pin A15 = IOB_N51_1;
	pin A16 = IOB_N53_0;
	pin A17 = IOB_N53_1;
	pin A18 = IOB_N55_1;
	pin A19 = IOB_N55_0;
	pin A20 = GND;
	pin B1 = IOB_W72_0;
	pin B2 = IOB_N3_0;
	pin B3 = TDI;
	pin B4 = VCCO0;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = GND;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N22_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N33_1;
	pin B12 = IOB_N33_0;
	pin B13 = IOB_N45_1;
	pin B14 = GND;
	pin B15 = IOB_N51_0;
	pin B16 = VCCO0;
	pin B17 = IOB_N57_1;
	pin B18 = IOB_N58_2;
	pin B19 = TDO;
	pin B20 = IOB_E76_2;
	pin C1 = IOB_W72_1;
	pin C2 = PROG_B;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_2;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N24_1;
	pin C10 = IOB_N27_2;
	pin C11 = IOB_N31_2;
	pin C12 = IOB_N36_1;
	pin C13 = IOB_N45_0;
	pin C14 = IOB_N49_1;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N56_1;
	pin C17 = IOB_N57_0;
	pin C18 = GND;
	pin C19 = IOB_E75_1;
	pin C20 = IOB_E75_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W76_1;
	pin D3 = IOB_W76_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N7_1;
	pin D7 = VCCO0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N24_0;
	pin D10 = GND;
	pin D11 = VCCAUX;
	pin D12 = IOB_N36_0;
	pin D13 = VCCO0;
	pin D14 = IOB_N49_0;
	pin D15 = IOB_N52_1;
	pin D16 = IOB_N56_0;
	pin D17 = TCK;
	pin D18 = IOB_E73_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E71_1;
	pin E1 = IOB_W68_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W74_1;
	pin E4 = IOB_W74_0;
	pin E5 = IOB_N2_2;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N19_2;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N30_1;
	pin E11 = IOB_N30_0;
	pin E12 = IOB_N34_1;
	pin E13 = IOB_N46_2;
	pin E14 = IOB_N48_1;
	pin E15 = IOB_N48_0;
	pin E16 = IOB_N54_2;
	pin E17 = TMS;
	pin E18 = IOB_E73_0;
	pin E19 = IOB_E70_2;
	pin E20 = IOB_E71_0;
	pin F1 = IOB_W58_1;
	pin F2 = IOB_W58_0;
	pin F3 = IOB_W66_1;
	pin F4 = IOB_W66_0;
	pin F5 = IOB_W73_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N26_1;
	pin F10 = VCCO0;
	pin F11 = IOB_N32_0;
	pin F12 = IOB_N34_0;
	pin F13 = IOB_N42_0;
	pin F14 = IOB_N50_2;
	pin F15 = GND;
	pin F16 = IOB_E59_0;
	pin F17 = IOB_E67_0;
	pin F18 = IOB_E67_1;
	pin F19 = IOB_E65_1;
	pin F20 = IOB_E65_0;
	pin G1 = IOB_W55_2;
	pin G2 = GND;
	pin G3 = IOB_W56_0;
	pin G4 = IOB_W56_1;
	pin G5 = IOB_W54_1;
	pin G6 = IOB_W59_2;
	pin G7 = IOB_N12_2;
	pin G8 = IOB_N25_0;
	pin G9 = IOB_N25_1;
	pin G10 = IOB_N29_1;
	pin G11 = IOB_N32_1;
	pin G12 = GND;
	pin G13 = IOB_N37_0;
	pin G14 = IOB_N37_1;
	pin G15 = IOB_E62_2;
	pin G16 = IOB_E59_1;
	pin G17 = VCCO1;
	pin G18 = IOB_E54_2;
	pin G19 = GND;
	pin G20 = IOB_E55_0;
	pin H1 = IOB_W51_2;
	pin H2 = IOB_W52_0;
	pin H3 = IOB_W52_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W54_0;
	pin H6 = IOB_W50_0;
	pin H7 = IOB_W50_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_N29_0;
	pin H11 = VCCINT;
	pin H12 = VCCAUX;
	pin H13 = VCCINT;
	pin H14 = IOB_E50_2;
	pin H15 = IOB_E51_1;
	pin H16 = IOB_E51_0;
	pin H17 = IOB_E53_0;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E49_1;
	pin H20 = IOB_E55_1;
	pin J1 = IOB_W46_1;
	pin J2 = IOB_W46_0;
	pin J3 = IOB_W48_0;
	pin J4 = IOB_W48_1;
	pin J5 = IOB_W47_2;
	pin J6 = IOB_W44_1;
	pin J7 = VCCAUX;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E45_1;
	pin J14 = IOB_E45_0;
	pin J15 = IOB_E46_2;
	pin J16 = IOB_E43_0;
	pin J17 = IOB_E47_1;
	pin J18 = IOB_E47_0;
	pin J19 = IOB_E49_0;
	pin J20 = IOB_E41_1;
	pin K1 = GND;
	pin K2 = IOB_W42_1;
	pin K3 = IOB_W42_0;
	pin K4 = VCCAUX;
	pin K5 = IOB_W43_2;
	pin K6 = IOB_W44_0;
	pin K7 = IOB_W40_0;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = IOB_E39_0;
	pin K14 = IOB_E39_1;
	pin K15 = VCCO1;
	pin K16 = IOB_E43_1;
	pin K17 = GND;
	pin K18 = IOB_E42_2;
	pin K19 = VCCO1;
	pin K20 = IOB_E41_0;
	pin L1 = IOB_W38_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W36_1;
	pin L4 = GND;
	pin L5 = IOB_W35_2;
	pin L6 = VCCO3;
	pin L7 = IOB_W40_1;
	pin L8 = IOB_W39_2;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_E37_1;
	pin L15 = IOB_E37_0;
	pin L16 = IOB_E35_1;
	pin L17 = VCCAUX;
	pin L18 = IOB_E38_2;
	pin L19 = IOB_E33_1;
	pin L20 = GND;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W31_2;
	pin M3 = IOB_W36_0;
	pin M4 = IOB_W32_1;
	pin M5 = IOB_W32_0;
	pin M6 = IOB_W30_0;
	pin M7 = IOB_W34_1;
	pin M8 = IOB_W34_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = VCCAUX;
	pin M15 = IOB_E29_0;
	pin M16 = IOB_E35_0;
	pin M17 = IOB_E31_0;
	pin M18 = IOB_E31_1;
	pin M19 = IOB_E33_0;
	pin M20 = IOB_E34_2;
	pin N1 = IOB_W28_0;
	pin N2 = IOB_W28_1;
	pin N3 = IOB_W24_0;
	pin N4 = IOB_W24_1;
	pin N5 = IOB_W23_2;
	pin N6 = IOB_W30_1;
	pin N7 = IOB_W26_0;
	pin N8 = VCCINT;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = IOB_S28_2;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = IOB_E26_2;
	pin N15 = IOB_E29_1;
	pin N16 = IOB_E25_0;
	pin N17 = VCCO1;
	pin N18 = IOB_E27_0;
	pin N19 = IOB_E27_1;
	pin N20 = IOB_E30_2;
	pin P1 = IOB_W22_0;
	pin P2 = GND;
	pin P3 = IOB_W27_2;
	pin P4 = VCCO3;
	pin P5 = IOB_W20_0;
	pin P6 = IOB_W15_2;
	pin P7 = IOB_W26_1;
	pin P8 = IOB_S20_2;
	pin P9 = GND;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_0;
	pin P12 = IOB_S30_1;
	pin P13 = IOB_S36_2;
	pin P14 = IOB_S48_1;
	pin P15 = IOB_E22_2;
	pin P16 = IOB_E25_1;
	pin P17 = IOB_E19_0;
	pin P18 = IOB_E19_1;
	pin P19 = GND;
	pin P20 = IOB_E23_1;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W10_0;
	pin R4 = IOB_W10_1;
	pin R5 = IOB_W20_1;
	pin R6 = GND;
	pin R7 = IOB_S12_1;
	pin R8 = IOB_S22_1;
	pin R9 = IOB_S24_2;
	pin R10 = IOB_S29_0;
	pin R11 = VCCO2;
	pin R12 = IOB_S34_0;
	pin R13 = IOB_S40_2;
	pin R14 = IOB_S48_0;
	pin R15 = GND;
	pin R16 = IOB_E4_2;
	pin R17 = IOB_E11_0;
	pin R18 = IOB_E11_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E23_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W12_1;
	pin T3 = IOB_W4_1;
	pin T4 = IOB_W1_2;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S12_0;
	pin T8 = IOB_S22_0;
	pin T9 = IOB_S26_0;
	pin T10 = IOB_S26_1;
	pin T11 = IOB_S32_2;
	pin T12 = IOB_S34_1;
	pin T13 = IOB_S45_1;
	pin T14 = IOB_S45_0;
	pin T15 = IOB_S52_1;
	pin T16 = IOB_S57_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = VCCO1;
	pin T20 = IOB_E17_1;
	pin U1 = IOB_W6_0;
	pin U2 = VCCO3;
	pin U3 = IOB_W4_0;
	pin U4 = IOB_S2_0;
	pin U5 = IOB_S4_0;
	pin U6 = IOB_S7_0;
	pin U7 = IOB_S10_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S23_1;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = IOB_S35_1;
	pin U13 = IOB_S46_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S52_0;
	pin U16 = IOB_S54_0;
	pin U17 = IOB_E1_0;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E17_0;
	pin V1 = IOB_W2_1;
	pin V2 = IOB_W2_0;
	pin V3 = GND;
	pin V4 = IOB_S2_1;
	pin V5 = IOB_S4_1;
	pin V6 = IOB_S7_1;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S23_0;
	pin V10 = IOB_S31_0;
	pin V11 = IOB_S31_1;
	pin V12 = IOB_S35_0;
	pin V13 = IOB_S46_0;
	pin V14 = IOB_S49_1;
	pin V15 = IOB_S49_0;
	pin V16 = IOB_S54_1;
	pin V17 = DONE;
	pin V18 = GND;
	pin V19 = IOB_E5_1;
	pin V20 = IOB_E9_0;
	pin W1 = IOB_W7_2;
	pin W2 = IOB_S3_0;
	pin W3 = IOB_S1_2;
	pin W4 = IOB_S6_0;
	pin W5 = VCCO2;
	pin W6 = IOB_S11_0;
	pin W7 = GND;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S27_0;
	pin W10 = IOB_S27_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S37_1;
	pin W13 = IOB_S37_0;
	pin W14 = GND;
	pin W15 = IOB_S51_2;
	pin W16 = IOB_S53_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S56_0;
	pin W19 = IOB_S58_1;
	pin W20 = IOB_E9_1;
	pin Y1 = GND;
	pin Y2 = IOB_S3_1;
	pin Y3 = IOB_S5_2;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S9_2;
	pin Y6 = IOB_S11_1;
	pin Y7 = IOB_S13_2;
	pin Y8 = IOB_S25_1;
	pin Y9 = IOB_S25_0;
	pin Y10 = GND;
	pin Y11 = IOB_S33_0;
	pin Y12 = IOB_S33_1;
	pin Y13 = IOB_S47_2;
	pin Y14 = IOB_S50_1;
	pin Y15 = IOB_S50_0;
	pin Y16 = IOB_S53_0;
	pin Y17 = IOB_S55_2;
	pin Y18 = IOB_S56_1;
	pin Y19 = IOB_S58_0;
	pin Y20 = GND;
	vref IOB_W6_1;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E55_1;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S45_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s1600e-fg484 xa3s1600e-fgg484
bond BOND51 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N6_0;
	pin A3 = IOB_N6_1;
	pin A4 = IOB_N9_1;
	pin A5 = IOB_N9_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N24_1;
	pin A10 = IOB_N24_0;
	pin A11 = GND;
	pin A12 = IOB_N33_1;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N40_1;
	pin A15 = IOB_N40_0;
	pin A16 = IOB_N49_1;
	pin A17 = IOB_N49_0;
	pin A18 = IOB_N53_0;
	pin A19 = IOB_N53_1;
	pin A20 = IOB_N55_1;
	pin A21 = IOB_N55_0;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = TDI;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N3_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = GND;
	pin B8 = IOB_N15_1;
	pin B9 = IOB_N18_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N28_1;
	pin B12 = IOB_N30_0;
	pin B13 = IOB_N35_2;
	pin B14 = VCCO0;
	pin B15 = IOB_N47_1;
	pin B16 = GND;
	pin B17 = IOB_N52_0;
	pin B18 = VCCO0;
	pin B19 = IOB_N58_2;
	pin B20 = TDO;
	pin B21 = IOB_E75_1;
	pin B22 = IOB_E75_0;
	pin C1 = IOB_W76_1;
	pin C2 = IOB_W76_0;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_2;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N18_1;
	pin C10 = IOB_N22_0;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N37_0;
	pin C14 = IOB_N44_0;
	pin C15 = IOB_N47_0;
	pin C16 = IOB_N51_1;
	pin C17 = IOB_N52_1;
	pin C18 = IOB_N57_1;
	pin C19 = IOB_N57_0;
	pin C20 = GND;
	pin C21 = IOB_E73_1;
	pin C22 = IOB_E73_0;
	pin D1 = IOB_W70_0;
	pin D2 = IOB_W74_1;
	pin D3 = IOB_W74_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N7_0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N17_0;
	pin D10 = IOB_N22_1;
	pin D11 = IOB_N26_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N37_1;
	pin D14 = IOB_N42_1;
	pin D15 = IOB_N48_0;
	pin D16 = IOB_N51_0;
	pin D17 = IOB_N56_1;
	pin D18 = IOB_N56_0;
	pin D19 = TMS;
	pin D20 = IOB_E76_2;
	pin D21 = IOB_E70_2;
	pin D22 = IOB_E67_1;
	pin E1 = IOB_W70_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W72_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_2;
	pin E7 = IOB_N7_1;
	pin E8 = VCCO0;
	pin E9 = IOB_N17_1;
	pin E10 = GND;
	pin E11 = IOB_N26_0;
	pin E12 = IOB_N32_1;
	pin E13 = GND;
	pin E14 = IOB_N42_0;
	pin E15 = IOB_N48_1;
	pin E16 = IOB_N54_2;
	pin E17 = TCK;
	pin E18 = VCCAUX;
	pin E19 = IOB_E71_0;
	pin E20 = IOB_E71_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E67_0;
	pin F1 = IOB_W64_1;
	pin F2 = IOB_W67_2;
	pin F3 = IOB_W68_0;
	pin F4 = IOB_W68_1;
	pin F5 = IOB_W73_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_N25_1;
	pin F11 = IOB_N25_0;
	pin F12 = IOB_N32_0;
	pin F13 = IOB_N36_0;
	pin F14 = VCCO0;
	pin F15 = IOB_N45_0;
	pin F16 = IOB_N50_2;
	pin F17 = GND;
	pin F18 = IOB_E69_0;
	pin F19 = IOB_E69_1;
	pin F20 = IOB_E63_1;
	pin F21 = IOB_E66_2;
	pin F22 = IOB_E61_1;
	pin G1 = IOB_W64_0;
	pin G2 = GND;
	pin G3 = IOB_W63_2;
	pin G4 = IOB_W66_0;
	pin G5 = IOB_W66_1;
	pin G6 = IOB_W62_1;
	pin G7 = IOB_W62_0;
	pin G8 = IOB_N12_2;
	pin G9 = IOB_N21_1;
	pin G10 = IOB_N21_0;
	pin G11 = VCCO0;
	pin G12 = IOB_N31_2;
	pin G13 = IOB_N36_1;
	pin G14 = IOB_N38_0;
	pin G15 = IOB_N45_1;
	pin G16 = IOB_E62_2;
	pin G17 = IOB_E59_0;
	pin G18 = IOB_E65_1;
	pin G19 = IOB_E65_0;
	pin G20 = IOB_E63_0;
	pin G21 = GND;
	pin G22 = IOB_E61_0;
	pin H1 = IOB_W56_1;
	pin H2 = IOB_W58_1;
	pin H3 = IOB_W58_0;
	pin H4 = IOB_W60_1;
	pin H5 = IOB_W60_0;
	pin H6 = VCCO3;
	pin H7 = IOB_W59_2;
	pin H8 = IOB_N20_1;
	pin H9 = IOB_N20_0;
	pin H10 = IOB_N23_2;
	pin H11 = IOB_N29_1;
	pin H12 = IOB_N29_0;
	pin H13 = IOB_N34_0;
	pin H14 = IOB_N38_1;
	pin H15 = IOB_N46_2;
	pin H16 = IOB_E58_2;
	pin H17 = IOB_E59_1;
	pin H18 = VCCO1;
	pin H19 = IOB_E57_0;
	pin H20 = IOB_E57_1;
	pin H21 = IOB_E55_1;
	pin H22 = IOB_E55_0;
	pin J1 = IOB_W56_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W52_1;
	pin J4 = GND;
	pin J5 = IOB_W54_0;
	pin J6 = IOB_W54_1;
	pin J7 = IOB_W55_2;
	pin J8 = IOB_W50_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_N27_2;
	pin J12 = GND;
	pin J13 = IOB_N34_1;
	pin J14 = GND;
	pin J15 = IOB_E49_0;
	pin J16 = IOB_E54_2;
	pin J17 = IOB_E53_1;
	pin J18 = IOB_E53_0;
	pin J19 = GND;
	pin J20 = IOB_E51_1;
	pin J21 = IOB_E51_0;
	pin J22 = IOB_E50_2;
	pin K1 = IOB_W46_1;
	pin K2 = IOB_W47_2;
	pin K3 = IOB_W52_0;
	pin K4 = IOB_W48_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W51_2;
	pin K7 = IOB_W44_0;
	pin K8 = IOB_W50_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = VCCAUX;
	pin K15 = IOB_E49_1;
	pin K16 = IOB_E45_0;
	pin K17 = IOB_E45_1;
	pin K18 = IOB_E47_0;
	pin K19 = IOB_E47_1;
	pin K20 = IOB_E46_2;
	pin K21 = VCCO1;
	pin K22 = IOB_E43_1;
	pin L1 = IOB_W46_0;
	pin L2 = GND;
	pin L3 = IOB_W43_2;
	pin L4 = VCCAUX;
	pin L5 = IOB_W42_1;
	pin L6 = GND;
	pin L7 = IOB_W44_1;
	pin L8 = IOB_W40_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E38_2;
	pin L16 = VCCO1;
	pin L17 = IOB_E42_2;
	pin L18 = IOB_E41_0;
	pin L19 = IOB_E41_1;
	pin L20 = IOB_E39_0;
	pin L21 = IOB_E39_1;
	pin L22 = IOB_E43_0;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W39_2;
	pin M3 = IOB_W36_0;
	pin M4 = IOB_W36_1;
	pin M5 = IOB_W42_0;
	pin M6 = IOB_W35_2;
	pin M7 = VCCO3;
	pin M8 = IOB_W40_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E37_0;
	pin M16 = IOB_E37_1;
	pin M17 = GND;
	pin M18 = IOB_E34_2;
	pin M19 = VCCAUX;
	pin M20 = IOB_E33_1;
	pin M21 = GND;
	pin M22 = IOB_E35_1;
	pin N1 = IOB_W38_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W31_2;
	pin N4 = IOB_W30_1;
	pin N5 = IOB_W30_0;
	pin N6 = IOB_W34_1;
	pin N7 = IOB_W34_0;
	pin N8 = IOB_W32_0;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E30_2;
	pin N16 = IOB_E31_1;
	pin N17 = IOB_E31_0;
	pin N18 = IOB_E29_1;
	pin N19 = IOB_E29_0;
	pin N20 = IOB_E33_0;
	pin N21 = IOB_E26_2;
	pin N22 = IOB_E35_0;
	pin P1 = IOB_W28_0;
	pin P2 = IOB_W28_1;
	pin P3 = IOB_W27_2;
	pin P4 = GND;
	pin P5 = IOB_W24_0;
	pin P6 = IOB_W24_1;
	pin P7 = IOB_W26_0;
	pin P8 = IOB_W32_1;
	pin P9 = GND;
	pin P10 = IOB_S25_0;
	pin P11 = GND;
	pin P12 = IOB_S30_1;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E23_0;
	pin P18 = IOB_E23_1;
	pin P19 = GND;
	pin P20 = IOB_E22_2;
	pin P21 = VCCO1;
	pin P22 = IOB_E25_1;
	pin R1 = IOB_W22_0;
	pin R2 = IOB_W22_1;
	pin R3 = IOB_W20_1;
	pin R4 = IOB_W20_0;
	pin R5 = VCCO3;
	pin R6 = IOB_W18_0;
	pin R7 = IOB_W26_1;
	pin R8 = IOB_W23_2;
	pin R9 = IOB_S19_1;
	pin R10 = IOB_S25_1;
	pin R11 = IOB_S29_0;
	pin R12 = IOB_S30_0;
	pin R13 = IOB_S34_1;
	pin R14 = IOB_S39_0;
	pin R15 = IOB_E18_2;
	pin R16 = IOB_E19_1;
	pin R17 = VCCO1;
	pin R18 = IOB_E17_0;
	pin R19 = IOB_E17_1;
	pin R20 = IOB_E21_0;
	pin R21 = IOB_E21_1;
	pin R22 = IOB_E25_0;
	pin T1 = IOB_W19_2;
	pin T2 = GND;
	pin T3 = IOB_W15_2;
	pin T4 = IOB_W14_1;
	pin T5 = IOB_W14_0;
	pin T6 = IOB_W18_1;
	pin T7 = IOB_W11_2;
	pin T8 = IOB_S14_1;
	pin T9 = IOB_S19_0;
	pin T10 = IOB_S23_0;
	pin T11 = IOB_S29_1;
	pin T12 = VCCO2;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S39_1;
	pin T15 = IOB_S45_1;
	pin T16 = IOB_E19_0;
	pin T17 = IOB_E10_2;
	pin T18 = IOB_E11_0;
	pin T19 = IOB_E11_1;
	pin T20 = IOB_E14_2;
	pin T21 = GND;
	pin T22 = IOB_E15_1;
	pin U1 = IOB_W16_0;
	pin U2 = IOB_W16_1;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_W10_1;
	pin U5 = IOB_W7_2;
	pin U6 = GND;
	pin U7 = IOB_S10_1;
	pin U8 = IOB_S14_0;
	pin U9 = VCCO2;
	pin U10 = IOB_S23_1;
	pin U11 = IOB_S27_1;
	pin U12 = IOB_S33_1;
	pin U13 = IOB_S37_0;
	pin U14 = IOB_S37_1;
	pin U15 = IOB_S45_0;
	pin U16 = IOB_S48_1;
	pin U17 = GND;
	pin U18 = IOB_E4_2;
	pin U19 = IOB_E7_1;
	pin U20 = IOB_E13_1;
	pin U21 = IOB_E13_0;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W12_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W8_0;
	pin V4 = IOB_W8_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S6_0;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S12_1;
	pin V9 = IOB_S17_0;
	pin V10 = GND;
	pin V11 = IOB_S27_0;
	pin V12 = IOB_S33_0;
	pin V13 = GND;
	pin V14 = IOB_S42_0;
	pin V15 = VCCO2;
	pin V16 = IOB_S48_0;
	pin V17 = IOB_S57_2;
	pin V18 = VCCAUX;
	pin V19 = IOB_E7_0;
	pin V20 = IOB_E5_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E9_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_W1_2;
	pin W5 = IOB_S4_0;
	pin W6 = IOB_S6_1;
	pin W7 = IOB_S8_1;
	pin W8 = IOB_S12_0;
	pin W9 = IOB_S17_1;
	pin W10 = IOB_S22_0;
	pin W11 = VCCAUX;
	pin W12 = IOB_S31_1;
	pin W13 = IOB_S35_0;
	pin W14 = IOB_S42_1;
	pin W15 = IOB_S46_1;
	pin W16 = IOB_S49_0;
	pin W17 = IOB_S52_1;
	pin W18 = IOB_S54_0;
	pin W19 = IOB_S58_1;
	pin W20 = IOB_E5_1;
	pin W21 = IOB_E3_1;
	pin W22 = IOB_E9_0;
	pin Y1 = IOB_W4_0;
	pin Y2 = IOB_W4_1;
	pin Y3 = GND;
	pin Y4 = IOB_S3_0;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S7_1;
	pin Y7 = IOB_S8_0;
	pin Y8 = IOB_S13_2;
	pin Y9 = IOB_S20_2;
	pin Y10 = IOB_S22_1;
	pin Y11 = IOB_S26_0;
	pin Y12 = IOB_S31_0;
	pin Y13 = IOB_S35_1;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S46_0;
	pin Y16 = IOB_S49_1;
	pin Y17 = IOB_S52_0;
	pin Y18 = IOB_S54_1;
	pin Y19 = IOB_S58_0;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E1_1;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S2_0;
	pin AA4 = IOB_S3_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S7_0;
	pin AA7 = GND;
	pin AA8 = IOB_S15_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S24_2;
	pin AA11 = IOB_S26_1;
	pin AA12 = IOB_S32_2;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S44_0;
	pin AA16 = GND;
	pin AA17 = IOB_S50_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S53_1;
	pin AA20 = IOB_S56_1;
	pin AA21 = DONE;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S2_1;
	pin AB4 = IOB_S5_2;
	pin AB5 = IOB_S9_2;
	pin AB6 = IOB_S11_0;
	pin AB7 = IOB_S11_1;
	pin AB8 = IOB_S15_1;
	pin AB9 = IOB_S21_1;
	pin AB10 = IOB_S21_0;
	pin AB11 = IOB_S28_2;
	pin AB12 = GND;
	pin AB13 = IOB_S36_2;
	pin AB14 = IOB_S40_2;
	pin AB15 = IOB_S44_1;
	pin AB16 = IOB_S47_2;
	pin AB17 = IOB_S50_1;
	pin AB18 = IOB_S51_2;
	pin AB19 = IOB_S53_0;
	pin AB20 = IOB_S56_0;
	pin AB21 = IOB_S55_2;
	pin AB22 = GND;
	vref IOB_W6_1;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W62_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E13_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E55_1;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S19_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S45_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N40_1;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s50a-ft256 xc3s50an-ftg256
bond BOND52 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N6_1;
	pin A7 = NC;
	pin A8 = IOB_N7_1;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N12_0;
	pin A12 = NC;
	pin A13 = IOB_N13_0;
	pin A14 = IOB_N13_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N3_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N6_0;
	pin B7 = GND;
	pin B8 = IOB_N7_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N11_1;
	pin B11 = GND;
	pin B12 = IOB_N13_2;
	pin B13 = VCCO0;
	pin B14 = IOB_N15_0;
	pin B15 = IOB_N15_1;
	pin B16 = TDO;
	pin C1 = IOB_W16_0;
	pin C2 = IOB_W16_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_0;
	pin C7 = NC;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_N9_1;
	pin C10 = IOB_N10_1;
	pin C11 = IOB_N12_1;
	pin C12 = IOB_N14_1;
	pin C13 = IOB_N16_0;
	pin C14 = GND;
	pin C15 = IOB_E15_1;
	pin C16 = IOB_E15_0;
	pin D1 = IOB_W14_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W15_0;
	pin D4 = IOB_W15_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N3_2;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N8_0;
	pin D9 = IOB_N10_0;
	pin D10 = NC;
	pin D11 = IOB_N14_0;
	pin D12 = IOB_N15_2;
	pin D13 = IOB_N16_1;
	pin D14 = IOB_E14_1;
	pin D15 = IOB_E13_1;
	pin D16 = IOB_E13_0;
	pin E1 = IOB_W14_0;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = IOB_W13_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = IOB_N9_2;
	pin E10 = NC;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E14_0;
	pin E14 = IOB_E11_0;
	pin E15 = VCCO1;
	pin E16 = NC;
	pin F1 = IOB_W12_1;
	pin F2 = GND;
	pin F3 = NC;
	pin F4 = IOB_W13_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N5_2;
	pin F8 = NC;
	pin F9 = IOB_N7_2;
	pin F10 = IOB_N11_2;
	pin F11 = IOB_E16_1;
	pin F12 = IOB_E16_0;
	pin F13 = IOB_E11_1;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = IOB_W12_0;
	pin G2 = IOB_W11_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E12_1;
	pin G12 = IOB_E12_0;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = GND;
	pin G16 = NC;
	pin H1 = IOB_W11_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W10_1;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = IOB_W9_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E8_0;
	pin H11 = IOB_E8_1;
	pin H12 = VCCO1;
	pin H13 = NC;
	pin H14 = IOB_E9_1;
	pin H15 = IOB_E10_0;
	pin H16 = IOB_E10_1;
	pin J1 = IOB_W8_0;
	pin J2 = IOB_W8_1;
	pin J3 = IOB_W10_0;
	pin J4 = NC;
	pin J5 = VCCO3;
	pin J6 = NC;
	pin J7 = IOB_W9_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = IOB_E5_0;
	pin J13 = IOB_E5_1;
	pin J14 = IOB_E9_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E7_1;
	pin K1 = IOB_W7_0;
	pin K2 = GND;
	pin K3 = IOB_W7_1;
	pin K4 = NC;
	pin K5 = IOB_W5_1;
	pin K6 = IOB_W5_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = NC;
	pin K14 = IOB_E6_1;
	pin K15 = IOB_E6_0;
	pin K16 = IOB_E7_0;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S3_2;
	pin L8 = IOB_S9_2;
	pin L9 = IOB_S11_2;
	pin L10 = IOB_S13_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = GND;
	pin L16 = NC;
	pin M1 = IOB_W6_1;
	pin M2 = VCCO3;
	pin M3 = NC;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S7_2;
	pin M9 = VCCO2;
	pin M10 = NC;
	pin M11 = IOB_S15_2;
	pin M12 = GND;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin M16 = NC;
	pin N1 = IOB_W6_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S3_1;
	pin N7 = NC;
	pin N8 = IOB_S7_1;
	pin N9 = IOB_S9_0;
	pin N10 = NC;
	pin N11 = IOB_S14_1;
	pin N12 = NC;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S4_1;
	pin P6 = NC;
	pin P7 = IOB_S7_0;
	pin P8 = IOB_S8_0;
	pin P9 = IOB_S9_1;
	pin P10 = IOB_S11_0;
	pin P11 = IOB_S14_0;
	pin P12 = IOB_S13_1;
	pin P13 = NC;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S3_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S6_0;
	pin R6 = GND;
	pin R7 = NC;
	pin R8 = VCCO2;
	pin R9 = IOB_S10_0;
	pin R10 = GND;
	pin R11 = IOB_S12_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S16_0;
	pin R14 = IOB_S16_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = IOB_S6_1;
	pin T7 = NC;
	pin T8 = IOB_S8_1;
	pin T9 = IOB_S10_1;
	pin T10 = IOB_S11_1;
	pin T11 = IOB_S12_0;
	pin T12 = IOB_S13_0;
	pin T13 = IOB_S15_0;
	pin T14 = IOB_S15_1;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W12_0;
	vref IOB_W13_0;
	vref IOB_E4_1;
	vref IOB_E12_0;
	vref IOB_E16_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S15_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s50a-tq144 xc3s50an-tqg144
bond BOND53 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W15_1;
	pin P4 = IOB_W16_1;
	pin P5 = IOB_W15_0;
	pin P6 = IOB_W16_0;
	pin P7 = IOB_W14_1;
	pin P8 = IOB_W14_0;
	pin P9 = GND;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W12_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = VCCO3;
	pin P15 = IOB_W10_1;
	pin P16 = IOB_W10_0;
	pin P17 = GND;
	pin P18 = IOB_W8_1;
	pin P19 = IOB_W7_1;
	pin P20 = IOB_W8_0;
	pin P21 = IOB_W7_0;
	pin P22 = VCCINT;
	pin P23 = VCCO3;
	pin P24 = IOB_W6_1;
	pin P25 = IOB_W6_0;
	pin P26 = GND;
	pin P27 = IOB_W4_1;
	pin P28 = IOB_W3_1;
	pin P29 = IOB_W4_0;
	pin P30 = IOB_W3_0;
	pin P31 = IOB_W2_1;
	pin P32 = IOB_W2_0;
	pin P33 = IOB_W1_1;
	pin P34 = GND;
	pin P35 = IOB_W1_0;
	pin P36 = VCCAUX;
	pin P37 = IOB_S1_0;
	pin P38 = IOB_S1_1;
	pin P39 = IOB_S2_0;
	pin P40 = VCCO2;
	pin P41 = IOB_S2_1;
	pin P42 = IOB_S3_0;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S3_1;
	pin P45 = IOB_S4_1;
	pin P46 = IOB_S5_0;
	pin P47 = IOB_S6_0;
	pin P48 = IOB_S5_1;
	pin P49 = IOB_S6_1;
	pin P50 = IOB_S7_0;
	pin P51 = IOB_S7_1;
	pin P52 = VCCINT;
	pin P53 = IOB_S7_2;
	pin P54 = IOB_S8_0;
	pin P55 = IOB_S8_1;
	pin P56 = GND;
	pin P57 = IOB_S9_0;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S9_1;
	pin P60 = IOB_S10_1;
	pin P61 = VCCO2;
	pin P62 = IOB_S11_0;
	pin P63 = IOB_S12_0;
	pin P64 = IOB_S12_1;
	pin P65 = GND;
	pin P66 = VCCAUX;
	pin P67 = IOB_S13_0;
	pin P68 = IOB_S13_1;
	pin P69 = IOB_S15_0;
	pin P70 = IOB_S16_0;
	pin P71 = IOB_S15_1;
	pin P72 = IOB_S16_1;
	pin P73 = DONE;
	pin P74 = SUSPEND;
	pin P75 = IOB_E2_0;
	pin P76 = IOB_E1_0;
	pin P77 = IOB_E2_1;
	pin P78 = IOB_E1_1;
	pin P79 = IOB_E3_0;
	pin P80 = IOB_E4_1;
	pin P81 = GND;
	pin P82 = IOB_E5_0;
	pin P83 = IOB_E6_0;
	pin P84 = IOB_E5_1;
	pin P85 = IOB_E6_1;
	pin P86 = VCCO1;
	pin P87 = IOB_E7_0;
	pin P88 = IOB_E7_1;
	pin P89 = GND;
	pin P90 = IOB_E9_0;
	pin P91 = IOB_E10_0;
	pin P92 = IOB_E9_1;
	pin P93 = IOB_E10_1;
	pin P94 = VCCINT;
	pin P95 = VCCO1;
	pin P96 = IOB_E11_0;
	pin P97 = IOB_E12_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E13_0;
	pin P100 = GND;
	pin P101 = IOB_E13_1;
	pin P102 = IOB_E14_0;
	pin P103 = IOB_E15_0;
	pin P104 = IOB_E14_1;
	pin P105 = IOB_E15_1;
	pin P106 = GND;
	pin P107 = TDO;
	pin P108 = VCCAUX;
	pin P109 = TCK;
	pin P110 = IOB_N16_1;
	pin P111 = IOB_N16_0;
	pin P112 = IOB_N15_1;
	pin P113 = IOB_N15_0;
	pin P114 = IOB_N13_1;
	pin P115 = IOB_N14_1;
	pin P116 = IOB_N13_0;
	pin P117 = IOB_N14_0;
	pin P118 = GND;
	pin P119 = VCCO0;
	pin P120 = IOB_N11_1;
	pin P121 = IOB_N11_0;
	pin P122 = VCCINT;
	pin P123 = IOB_N9_2;
	pin P124 = IOB_N10_1;
	pin P125 = IOB_N9_1;
	pin P126 = IOB_N10_0;
	pin P127 = IOB_N9_0;
	pin P128 = GND;
	pin P129 = IOB_N8_1;
	pin P130 = IOB_N7_1;
	pin P131 = IOB_N8_0;
	pin P132 = IOB_N7_0;
	pin P133 = VCCAUX;
	pin P134 = IOB_N5_1;
	pin P135 = IOB_N5_0;
	pin P136 = VCCO0;
	pin P137 = GND;
	pin P138 = IOB_N4_1;
	pin P139 = IOB_N4_0;
	pin P140 = IOB_N1_2;
	pin P141 = IOB_N1_1;
	pin P142 = IOB_N2_0;
	pin P143 = IOB_N1_0;
	pin P144 = PROG_B;
	vref IOB_W1_0;
	vref IOB_W12_0;
	vref IOB_E4_1;
	vref IOB_E12_0;
	vref IOB_S7_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s50a-vq100
bond BOND54 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W16_1;
	pin P4 = IOB_W16_0;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W14_0;
	pin P7 = IOB_W13_0;
	pin P8 = GND;
	pin P9 = IOB_W11_1;
	pin P10 = IOB_W11_0;
	pin P11 = VCCO3;
	pin P12 = IOB_W10_1;
	pin P13 = IOB_W10_0;
	pin P14 = GND;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W7_0;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W1_1;
	pin P22 = VCCAUX;
	pin P23 = IOB_S1_0;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S1_1;
	pin P26 = VCCO2;
	pin P27 = IOB_S2_1;
	pin P28 = IOB_S3_0;
	pin P29 = IOB_S4_0;
	pin P30 = IOB_S3_1;
	pin P31 = IOB_S4_1;
	pin P32 = IOB_S5_0;
	pin P33 = IOB_S6_0;
	pin P34 = IOB_S5_1;
	pin P35 = IOB_S6_1;
	pin P36 = IOB_S7_0;
	pin P37 = IOB_S7_1;
	pin P38 = VCCINT;
	pin P39 = IOB_S7_2;
	pin P40 = IOB_S8_0;
	pin P41 = IOB_S8_1;
	pin P42 = GND;
	pin P43 = IOB_S9_0;
	pin P44 = IOB_S9_1;
	pin P45 = VCCO2;
	pin P46 = IOB_S11_0;
	pin P47 = GND;
	pin P48 = IOB_S13_0;
	pin P49 = IOB_S13_1;
	pin P50 = IOB_S15_0;
	pin P51 = IOB_S15_1;
	pin P52 = IOB_S16_0;
	pin P53 = IOB_S16_1;
	pin P54 = DONE;
	pin P55 = VCCAUX;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E3_1;
	pin P58 = GND;
	pin P59 = IOB_E6_0;
	pin P60 = IOB_E6_1;
	pin P61 = IOB_E7_0;
	pin P62 = IOB_E7_1;
	pin P63 = GND;
	pin P64 = IOB_E10_0;
	pin P65 = IOB_E10_1;
	pin P66 = VCCINT;
	pin P67 = VCCO1;
	pin P68 = IOB_E12_0;
	pin P69 = GND;
	pin P70 = IOB_E13_0;
	pin P71 = IOB_E13_1;
	pin P72 = IOB_E15_0;
	pin P73 = IOB_E15_1;
	pin P74 = GND;
	pin P75 = TDO;
	pin P76 = TCK;
	pin P77 = IOB_N15_1;
	pin P78 = IOB_N15_0;
	pin P79 = VCCO0;
	pin P80 = GND;
	pin P81 = VCCINT;
	pin P82 = IOB_N9_2;
	pin P83 = IOB_N10_1;
	pin P84 = IOB_N10_0;
	pin P85 = IOB_N9_1;
	pin P86 = IOB_N9_0;
	pin P87 = GND;
	pin P88 = IOB_N8_1;
	pin P89 = IOB_N8_0;
	pin P90 = IOB_N7_0;
	pin P91 = GND;
	pin P92 = VCCAUX;
	pin P93 = IOB_N5_1;
	pin P94 = IOB_N5_0;
	pin P95 = GND;
	pin P96 = VCCO0;
	pin P97 = IOB_N1_2;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = PROG_B;
	vref IOB_W13_0;
	vref IOB_E12_0;
	vref IOB_S7_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s200a-fg320
bond BOND55 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N7_0;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N8_1;
	pin A7 = GND;
	pin A8 = IOB_N12_1;
	pin A9 = VCCAUX;
	pin A10 = IOB_N13_1;
	pin A11 = IOB_N16_0;
	pin A12 = GND;
	pin A13 = IOB_N19_0;
	pin A14 = IOB_N22_0;
	pin A15 = IOB_N22_1;
	pin A16 = IOB_N23_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = IOB_W31_0;
	pin B2 = IOB_W31_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_0;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N11_1;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N14_1;
	pin B11 = IOB_N16_1;
	pin B12 = IOB_N18_0;
	pin B13 = IOB_N19_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N21_1;
	pin B16 = IOB_N23_1;
	pin B17 = IOB_E31_1;
	pin B18 = IOB_E30_1;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = TMS;
	pin C4 = PROG_B;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N10_0;
	pin C8 = IOB_N11_0;
	pin C9 = IOB_N14_0;
	pin C10 = GND;
	pin C11 = IOB_N15_1;
	pin C12 = IOB_N18_1;
	pin C13 = IOB_N20_1;
	pin C14 = IOB_N21_0;
	pin C15 = IOB_N24_0;
	pin C16 = IOB_N24_1;
	pin C17 = IOB_E31_0;
	pin C18 = IOB_E30_0;
	pin D1 = IOB_W26_1;
	pin D2 = IOB_W30_0;
	pin D3 = IOB_W30_1;
	pin D4 = GND;
	pin D5 = IOB_N3_0;
	pin D6 = IOB_N5_0;
	pin D7 = GND;
	pin D8 = IOB_N10_1;
	pin D9 = IOB_N9_1;
	pin D10 = IOB_N15_0;
	pin D11 = VCCO0;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N21_2;
	pin D14 = IOB_N23_2;
	pin D15 = GND;
	pin D16 = IOB_E29_0;
	pin D17 = IOB_E25_1;
	pin D18 = IOB_E25_0;
	pin E1 = IOB_W26_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W27_0;
	pin E4 = TDI;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N13_2;
	pin E11 = IOB_N17_1;
	pin E12 = IOB_N17_2;
	pin E13 = NC;
	pin E14 = TDO;
	pin E15 = IOB_E29_1;
	pin E16 = IOB_E26_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E22_1;
	pin F1 = IOB_W23_0;
	pin F2 = IOB_W23_1;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W27_1;
	pin F5 = IOB_W28_1;
	pin F6 = GND;
	pin F7 = IOB_N3_2;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N9_2;
	pin F10 = IOB_N11_2;
	pin F11 = IOB_N17_0;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_E32_1;
	pin F14 = IOB_E32_0;
	pin F15 = IOB_E27_1;
	pin F16 = IOB_E26_0;
	pin F17 = IOB_E21_1;
	pin F18 = IOB_E22_0;
	pin G1 = GND;
	pin G2 = IOB_W21_0;
	pin G3 = IOB_W21_1;
	pin G4 = IOB_W24_0;
	pin G5 = IOB_W28_0;
	pin G6 = IOB_W29_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N7_2;
	pin G10 = VCCAUX;
	pin G11 = IOB_N15_2;
	pin G12 = GND;
	pin G13 = IOB_E28_1;
	pin G14 = IOB_E24_1;
	pin G15 = IOB_E27_0;
	pin G16 = IOB_E19_1;
	pin G17 = IOB_E21_0;
	pin G18 = GND;
	pin H1 = IOB_W20_0;
	pin H2 = IOB_W20_1;
	pin H3 = IOB_W19_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W25_0;
	pin H6 = IOB_W25_1;
	pin H7 = IOB_W29_0;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E28_0;
	pin H13 = IOB_E24_0;
	pin H14 = VCCO1;
	pin H15 = IOB_E23_1;
	pin H16 = IOB_E19_0;
	pin H17 = IOB_E18_1;
	pin H18 = IOB_E18_0;
	pin J1 = IOB_W18_0;
	pin J2 = IOB_W18_1;
	pin J3 = IOB_W19_0;
	pin J4 = IOB_W16_1;
	pin J5 = IOB_W17_1;
	pin J6 = IOB_W22_0;
	pin J7 = IOB_W22_1;
	pin J8 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E20_1;
	pin J14 = IOB_E23_0;
	pin J15 = GND;
	pin J16 = IOB_E17_0;
	pin J17 = IOB_E15_1;
	pin J18 = VCCAUX;
	pin K1 = VCCAUX;
	pin K2 = IOB_W15_1;
	pin K3 = IOB_W15_0;
	pin K4 = GND;
	pin K5 = IOB_W16_0;
	pin K6 = IOB_W17_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E20_0;
	pin K13 = IOB_E16_0;
	pin K14 = IOB_E16_1;
	pin K15 = IOB_E17_1;
	pin K16 = IOB_E13_1;
	pin K17 = IOB_E14_1;
	pin K18 = IOB_E15_0;
	pin L1 = IOB_W14_1;
	pin L2 = IOB_W14_0;
	pin L3 = IOB_W10_1;
	pin L4 = IOB_W10_0;
	pin L5 = VCCO3;
	pin L6 = IOB_W13_0;
	pin L7 = IOB_W13_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E11_1;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E8_1;
	pin L15 = VCCO1;
	pin L16 = IOB_E12_1;
	pin L17 = IOB_E13_0;
	pin L18 = IOB_E14_0;
	pin M1 = GND;
	pin M2 = IOB_W12_0;
	pin M3 = IOB_W9_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W5_0;
	pin M6 = IOB_W5_1;
	pin M7 = GND;
	pin M8 = IOB_S7_2;
	pin M9 = IOB_S9_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S19_2;
	pin M12 = IOB_S21_2;
	pin M13 = IOB_E8_0;
	pin M14 = IOB_E6_1;
	pin M15 = IOB_E12_0;
	pin M16 = IOB_E9_0;
	pin M17 = IOB_E9_1;
	pin M18 = GND;
	pin N1 = IOB_W12_1;
	pin N2 = IOB_W11_0;
	pin N3 = IOB_W7_1;
	pin N4 = IOB_W7_0;
	pin N5 = IOB_W4_1;
	pin N6 = IOB_W4_0;
	pin N7 = NC;
	pin N8 = IOB_S7_0;
	pin N9 = IOB_S13_2;
	pin N10 = IOB_S15_2;
	pin N11 = IOB_S17_2;
	pin N12 = IOB_S19_0;
	pin N13 = GND;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E5_1;
	pin N17 = IOB_E10_0;
	pin N18 = IOB_E10_1;
	pin P1 = IOB_W11_1;
	pin P2 = VCCO3;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_0;
	pin P5 = IOB_W1_1;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S5_2;
	pin P8 = IOB_S7_1;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S15_0;
	pin P11 = VCCO2;
	pin P12 = IOB_S19_1;
	pin P13 = IOB_S23_2;
	pin P14 = NC;
	pin P15 = IOB_E4_0;
	pin P16 = IOB_E5_0;
	pin P17 = VCCO1;
	pin P18 = IOB_E7_1;
	pin R1 = IOB_W8_1;
	pin R2 = IOB_W8_0;
	pin R3 = IOB_W3_0;
	pin R4 = GND;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S3_2;
	pin R7 = IOB_S8_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S9_1;
	pin R10 = IOB_S15_1;
	pin R11 = IOB_S16_0;
	pin R12 = GND;
	pin R13 = IOB_S20_1;
	pin R14 = IOB_S23_0;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin R17 = IOB_E3_1;
	pin R18 = IOB_E7_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W6_0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S3_0;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S6_0;
	pin T7 = IOB_S8_1;
	pin T8 = IOB_S9_0;
	pin T9 = GND;
	pin T10 = IOB_S13_1;
	pin T11 = IOB_S16_1;
	pin T12 = IOB_S18_0;
	pin T13 = IOB_S20_0;
	pin T14 = IOB_S21_1;
	pin T15 = IOB_S23_1;
	pin T16 = SUSPEND;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_0;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W2_0;
	pin U3 = IOB_S1_1;
	pin U4 = IOB_S3_1;
	pin U5 = VCCO2;
	pin U6 = IOB_S6_1;
	pin U7 = IOB_S10_0;
	pin U8 = IOB_S11_0;
	pin U9 = IOB_S12_0;
	pin U10 = IOB_S13_0;
	pin U11 = IOB_S14_1;
	pin U12 = IOB_S17_0;
	pin U13 = IOB_S18_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S22_1;
	pin U16 = IOB_S24_1;
	pin U17 = IOB_E2_0;
	pin U18 = IOB_E2_1;
	pin V1 = GND;
	pin V2 = IOB_S2_0;
	pin V3 = IOB_S2_1;
	pin V4 = IOB_S5_0;
	pin V5 = IOB_S5_1;
	pin V6 = IOB_S10_1;
	pin V7 = GND;
	pin V8 = IOB_S11_1;
	pin V9 = IOB_S12_1;
	pin V10 = VCCAUX;
	pin V11 = IOB_S14_0;
	pin V12 = GND;
	pin V13 = IOB_S17_1;
	pin V14 = IOB_S21_0;
	pin V15 = IOB_S22_0;
	pin V16 = IOB_S24_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W1_0;
	vref IOB_W14_1;
	vref IOB_W23_0;
	vref IOB_W25_0;
	vref IOB_W29_0;
	vref IOB_E4_1;
	vref IOB_E7_1;
	vref IOB_E8_1;
	vref IOB_E12_0;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E32_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_N1_1;
	vref IOB_N7_0;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N23_1;
}

// xc3s200a-ft256 xa3s200a-ftg256 xc3s200an-ftg256
bond BOND56 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N6_1;
	pin A7 = IOB_N8_1;
	pin A8 = IOB_N11_1;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N15_0;
	pin A11 = IOB_N16_0;
	pin A12 = IOB_N20_0;
	pin A13 = IOB_N21_0;
	pin A14 = IOB_N21_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N3_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N6_0;
	pin B7 = GND;
	pin B8 = IOB_N11_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N15_1;
	pin B11 = GND;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N23_0;
	pin B15 = IOB_N23_1;
	pin B16 = TDO;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N12_1;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N14_1;
	pin C11 = IOB_N16_1;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_0;
	pin C14 = GND;
	pin C15 = IOB_E31_1;
	pin C16 = IOB_E31_0;
	pin D1 = IOB_W30_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W31_0;
	pin D4 = IOB_W31_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N3_2;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N12_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N22_0;
	pin D12 = IOB_N23_2;
	pin D13 = IOB_N24_1;
	pin D14 = IOB_E30_1;
	pin D15 = IOB_E29_1;
	pin D16 = IOB_E29_0;
	pin E1 = IOB_W30_0;
	pin E2 = IOB_W27_0;
	pin E3 = IOB_W27_1;
	pin E4 = IOB_W29_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N7_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N13_2;
	pin E10 = IOB_N19_0;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E30_0;
	pin E14 = IOB_E27_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E23_0;
	pin F1 = IOB_W23_1;
	pin F2 = GND;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W29_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N5_2;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_2;
	pin F10 = IOB_N15_2;
	pin F11 = IOB_E32_1;
	pin F12 = IOB_E32_0;
	pin F13 = IOB_E27_1;
	pin F14 = IOB_E26_1;
	pin F15 = IOB_E23_1;
	pin F16 = IOB_E19_1;
	pin G1 = IOB_W23_0;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W22_1;
	pin G4 = IOB_W24_0;
	pin G5 = IOB_W25_0;
	pin G6 = IOB_W25_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E28_1;
	pin G12 = IOB_E28_0;
	pin G13 = IOB_E26_0;
	pin G14 = IOB_E22_1;
	pin G15 = GND;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W19_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W18_1;
	pin H4 = IOB_W22_0;
	pin H5 = IOB_W20_0;
	pin H6 = IOB_W20_1;
	pin H7 = IOB_W17_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E16_0;
	pin H11 = IOB_E16_1;
	pin H12 = VCCO1;
	pin H13 = IOB_E22_0;
	pin H14 = IOB_E17_1;
	pin H15 = IOB_E18_0;
	pin H16 = IOB_E18_1;
	pin J1 = IOB_W16_0;
	pin J2 = IOB_W16_1;
	pin J3 = IOB_W18_0;
	pin J4 = IOB_W12_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W12_0;
	pin J7 = IOB_W17_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = IOB_E12_0;
	pin J11 = IOB_E12_1;
	pin J12 = IOB_E13_0;
	pin J13 = IOB_E13_1;
	pin J14 = IOB_E17_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E15_1;
	pin K1 = IOB_W15_0;
	pin K2 = GND;
	pin K3 = IOB_W15_1;
	pin K4 = IOB_W11_1;
	pin K5 = IOB_W5_1;
	pin K6 = IOB_W5_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E9_1;
	pin K14 = IOB_E14_1;
	pin K15 = IOB_E14_0;
	pin K16 = IOB_E15_0;
	pin L1 = IOB_W14_1;
	pin L2 = IOB_W14_0;
	pin L3 = IOB_W11_0;
	pin L4 = IOB_W10_0;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S3_2;
	pin L8 = IOB_S13_2;
	pin L9 = IOB_S15_2;
	pin L10 = IOB_S19_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E9_0;
	pin L14 = IOB_E11_0;
	pin L15 = GND;
	pin L16 = IOB_E11_1;
	pin M1 = IOB_W6_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W10_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S11_2;
	pin M9 = VCCO2;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S23_2;
	pin M12 = GND;
	pin M13 = IOB_E7_0;
	pin M14 = IOB_E7_1;
	pin M15 = IOB_E10_0;
	pin M16 = IOB_E10_1;
	pin N1 = IOB_W6_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S5_0;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S10_1;
	pin N9 = IOB_S13_0;
	pin N10 = IOB_S15_0;
	pin N11 = IOB_S19_1;
	pin N12 = IOB_S23_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S5_1;
	pin P6 = IOB_S9_1;
	pin P7 = IOB_S10_0;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S13_1;
	pin P10 = IOB_S16_1;
	pin P11 = IOB_S19_0;
	pin P12 = IOB_S20_1;
	pin P13 = IOB_S23_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S3_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S6_1;
	pin R6 = GND;
	pin R7 = IOB_S11_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S14_0;
	pin R10 = GND;
	pin R11 = IOB_S18_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S22_1;
	pin R14 = IOB_S24_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S3_1;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S11_1;
	pin T8 = IOB_S12_1;
	pin T9 = IOB_S14_1;
	pin T10 = IOB_S16_0;
	pin T11 = IOB_S18_0;
	pin T12 = IOB_S20_0;
	pin T13 = IOB_S22_0;
	pin T14 = IOB_S24_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W14_1;
	vref IOB_W23_0;
	vref IOB_W25_0;
	vref IOB_W29_0;
	vref IOB_E4_1;
	vref IOB_E7_1;
	vref IOB_E12_0;
	vref IOB_E28_0;
	vref IOB_E32_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_N1_1;
	vref IOB_N7_0;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N23_1;
}

// xc3s200a-vq100
bond BOND57 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W32_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W30_1;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W29_0;
	pin P8 = GND;
	pin P9 = IOB_W19_1;
	pin P10 = IOB_W19_0;
	pin P11 = VCCO3;
	pin P12 = IOB_W18_1;
	pin P13 = IOB_W18_0;
	pin P14 = GND;
	pin P15 = IOB_W15_1;
	pin P16 = IOB_W15_0;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W1_1;
	pin P22 = VCCAUX;
	pin P23 = IOB_S1_0;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S1_1;
	pin P26 = VCCO2;
	pin P27 = IOB_S2_1;
	pin P28 = IOB_S3_0;
	pin P29 = IOB_S3_1;
	pin P30 = IOB_S5_0;
	pin P31 = IOB_S5_1;
	pin P32 = IOB_S6_0;
	pin P33 = IOB_S6_1;
	pin P34 = IOB_S8_0;
	pin P35 = IOB_S8_1;
	pin P36 = IOB_S10_0;
	pin P37 = IOB_S10_1;
	pin P38 = VCCINT;
	pin P39 = IOB_S11_2;
	pin P40 = IOB_S12_0;
	pin P41 = IOB_S12_1;
	pin P42 = GND;
	pin P43 = IOB_S13_0;
	pin P44 = IOB_S13_1;
	pin P45 = VCCO2;
	pin P46 = IOB_S16_1;
	pin P47 = GND;
	pin P48 = IOB_S20_0;
	pin P49 = IOB_S20_1;
	pin P50 = IOB_S22_0;
	pin P51 = IOB_S24_0;
	pin P52 = IOB_S22_1;
	pin P53 = IOB_S24_1;
	pin P54 = DONE;
	pin P55 = VCCAUX;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E3_1;
	pin P58 = GND;
	pin P59 = IOB_E14_0;
	pin P60 = IOB_E14_1;
	pin P61 = IOB_E15_0;
	pin P62 = IOB_E15_1;
	pin P63 = GND;
	pin P64 = IOB_E18_0;
	pin P65 = IOB_E18_1;
	pin P66 = VCCINT;
	pin P67 = VCCO1;
	pin P68 = IOB_E28_0;
	pin P69 = GND;
	pin P70 = IOB_E29_0;
	pin P71 = IOB_E29_1;
	pin P72 = IOB_E31_0;
	pin P73 = IOB_E31_1;
	pin P74 = GND;
	pin P75 = TDO;
	pin P76 = TCK;
	pin P77 = IOB_N23_1;
	pin P78 = IOB_N23_0;
	pin P79 = VCCO0;
	pin P80 = GND;
	pin P81 = VCCINT;
	pin P82 = IOB_N13_2;
	pin P83 = IOB_N14_1;
	pin P84 = IOB_N14_0;
	pin P85 = IOB_N13_1;
	pin P86 = IOB_N13_0;
	pin P87 = GND;
	pin P88 = IOB_N12_1;
	pin P89 = IOB_N12_0;
	pin P90 = IOB_N11_0;
	pin P91 = GND;
	pin P92 = VCCAUX;
	pin P93 = IOB_N5_1;
	pin P94 = IOB_N5_0;
	pin P95 = GND;
	pin P96 = VCCO0;
	pin P97 = IOB_N1_2;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = PROG_B;
	vref IOB_W29_0;
	vref IOB_E28_0;
	vref IOB_S11_2;
	vref IOB_N1_1;
	vref IOB_N13_2;
	vref IOB_N23_1;
}

// xc3s400a-fg320
bond BOND58 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N8_0;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = GND;
	pin A8 = IOB_N16_1;
	pin A9 = VCCAUX;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N20_0;
	pin A12 = GND;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N26_1;
	pin A16 = IOB_N31_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = IOB_W39_0;
	pin B2 = IOB_W39_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N8_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N16_0;
	pin B8 = IOB_N15_1;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N22_0;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N25_1;
	pin B16 = IOB_N31_1;
	pin B17 = IOB_E39_1;
	pin B18 = IOB_E38_1;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = TMS;
	pin C4 = PROG_B;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = IOB_N14_0;
	pin C8 = IOB_N15_0;
	pin C9 = IOB_N18_0;
	pin C10 = GND;
	pin C11 = IOB_N19_1;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_1;
	pin C14 = IOB_N25_0;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N32_1;
	pin C17 = IOB_E39_0;
	pin C18 = IOB_E38_0;
	pin D1 = IOB_W30_1;
	pin D2 = IOB_W38_0;
	pin D3 = IOB_W38_1;
	pin D4 = GND;
	pin D5 = IOB_N7_0;
	pin D6 = IOB_N9_0;
	pin D7 = GND;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N19_0;
	pin D11 = VCCO0;
	pin D12 = IOB_N24_0;
	pin D13 = IOB_N25_2;
	pin D14 = IOB_N31_2;
	pin D15 = GND;
	pin D16 = IOB_E37_0;
	pin D17 = IOB_E29_1;
	pin D18 = IOB_E29_0;
	pin E1 = IOB_W30_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W31_0;
	pin E4 = TDI;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N10_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N13_0;
	pin E10 = IOB_N17_2;
	pin E11 = IOB_N21_1;
	pin E12 = IOB_N21_2;
	pin E13 = IOB_N27_2;
	pin E14 = TDO;
	pin E15 = IOB_E37_1;
	pin E16 = IOB_E30_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E26_1;
	pin F1 = IOB_W27_0;
	pin F2 = IOB_W27_1;
	pin F3 = IOB_W28_1;
	pin F4 = IOB_W31_1;
	pin F5 = IOB_W32_1;
	pin F6 = GND;
	pin F7 = IOB_N7_2;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N13_2;
	pin F10 = IOB_N15_2;
	pin F11 = IOB_N21_0;
	pin F12 = IOB_N23_2;
	pin F13 = IOB_E40_1;
	pin F14 = IOB_E40_0;
	pin F15 = IOB_E31_1;
	pin F16 = IOB_E30_0;
	pin F17 = IOB_E25_1;
	pin F18 = IOB_E26_0;
	pin G1 = GND;
	pin G2 = IOB_W25_0;
	pin G3 = IOB_W25_1;
	pin G4 = IOB_W28_0;
	pin G5 = IOB_W32_0;
	pin G6 = IOB_W37_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N9_2;
	pin G9 = IOB_N11_2;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = GND;
	pin G13 = IOB_E32_1;
	pin G14 = IOB_E28_1;
	pin G15 = IOB_E31_0;
	pin G16 = IOB_E23_1;
	pin G17 = IOB_E25_0;
	pin G18 = GND;
	pin H1 = IOB_W24_0;
	pin H2 = IOB_W24_1;
	pin H3 = IOB_W23_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W29_0;
	pin H6 = IOB_W29_1;
	pin H7 = IOB_W37_0;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E32_0;
	pin H13 = IOB_E28_0;
	pin H14 = VCCO1;
	pin H15 = IOB_E27_1;
	pin H16 = IOB_E23_0;
	pin H17 = IOB_E22_1;
	pin H18 = IOB_E22_0;
	pin J1 = IOB_W22_0;
	pin J2 = IOB_W22_1;
	pin J3 = IOB_W23_0;
	pin J4 = IOB_W20_1;
	pin J5 = IOB_W21_1;
	pin J6 = IOB_W26_0;
	pin J7 = IOB_W26_1;
	pin J8 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E24_1;
	pin J14 = IOB_E27_0;
	pin J15 = GND;
	pin J16 = IOB_E21_0;
	pin J17 = IOB_E19_1;
	pin J18 = VCCAUX;
	pin K1 = VCCAUX;
	pin K2 = IOB_W19_1;
	pin K3 = IOB_W19_0;
	pin K4 = GND;
	pin K5 = IOB_W20_0;
	pin K6 = IOB_W21_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E24_0;
	pin K13 = IOB_E20_0;
	pin K14 = IOB_E20_1;
	pin K15 = IOB_E21_1;
	pin K16 = IOB_E17_1;
	pin K17 = IOB_E18_1;
	pin K18 = IOB_E19_0;
	pin L1 = IOB_W18_1;
	pin L2 = IOB_W18_0;
	pin L3 = IOB_W14_1;
	pin L4 = IOB_W14_0;
	pin L5 = VCCO3;
	pin L6 = IOB_W17_0;
	pin L7 = IOB_W17_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E15_1;
	pin L13 = IOB_E15_0;
	pin L14 = IOB_E12_1;
	pin L15 = VCCO1;
	pin L16 = IOB_E16_1;
	pin L17 = IOB_E17_0;
	pin L18 = IOB_E18_0;
	pin M1 = GND;
	pin M2 = IOB_W16_0;
	pin M3 = IOB_W13_1;
	pin M4 = IOB_W13_0;
	pin M5 = IOB_W9_0;
	pin M6 = IOB_W9_1;
	pin M7 = GND;
	pin M8 = IOB_S11_2;
	pin M9 = IOB_S13_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S23_2;
	pin M12 = IOB_S25_2;
	pin M13 = IOB_E12_0;
	pin M14 = IOB_E10_1;
	pin M15 = IOB_E16_0;
	pin M16 = IOB_E13_0;
	pin M17 = IOB_E13_1;
	pin M18 = GND;
	pin N1 = IOB_W16_1;
	pin N2 = IOB_W15_0;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W11_0;
	pin N5 = IOB_W4_1;
	pin N6 = IOB_W4_0;
	pin N7 = IOB_S5_2;
	pin N8 = IOB_S11_0;
	pin N9 = IOB_S17_2;
	pin N10 = IOB_S19_2;
	pin N11 = IOB_S21_2;
	pin N12 = IOB_S23_0;
	pin N13 = GND;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E10_0;
	pin N16 = IOB_E9_1;
	pin N17 = IOB_E14_0;
	pin N18 = IOB_E14_1;
	pin P1 = IOB_W15_1;
	pin P2 = VCCO3;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_0;
	pin P5 = IOB_W1_1;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S9_2;
	pin P8 = IOB_S11_1;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S19_0;
	pin P11 = VCCO2;
	pin P12 = IOB_S23_1;
	pin P13 = IOB_S31_2;
	pin P14 = IOB_S27_2;
	pin P15 = IOB_E4_0;
	pin P16 = IOB_E9_0;
	pin P17 = VCCO1;
	pin P18 = IOB_E11_1;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W3_0;
	pin R4 = GND;
	pin R5 = IOB_S8_0;
	pin R6 = IOB_S7_2;
	pin R7 = IOB_S12_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S13_1;
	pin R10 = IOB_S19_1;
	pin R11 = IOB_S20_0;
	pin R12 = GND;
	pin R13 = IOB_S24_1;
	pin R14 = IOB_S31_0;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin R17 = IOB_E3_1;
	pin R18 = IOB_E11_0;
	pin T1 = IOB_W10_1;
	pin T2 = IOB_W10_0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S7_0;
	pin T5 = IOB_S8_1;
	pin T6 = IOB_S10_0;
	pin T7 = IOB_S12_1;
	pin T8 = IOB_S13_0;
	pin T9 = GND;
	pin T10 = IOB_S17_1;
	pin T11 = IOB_S20_1;
	pin T12 = IOB_S22_0;
	pin T13 = IOB_S24_0;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S31_1;
	pin T16 = SUSPEND;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_0;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W2_0;
	pin U3 = IOB_S1_1;
	pin U4 = IOB_S7_1;
	pin U5 = VCCO2;
	pin U6 = IOB_S10_1;
	pin U7 = IOB_S14_0;
	pin U8 = IOB_S15_0;
	pin U9 = IOB_S16_0;
	pin U10 = IOB_S17_0;
	pin U11 = IOB_S18_1;
	pin U12 = IOB_S21_0;
	pin U13 = IOB_S22_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S26_1;
	pin U16 = IOB_S32_1;
	pin U17 = IOB_E2_0;
	pin U18 = IOB_E2_1;
	pin V1 = GND;
	pin V2 = IOB_S2_0;
	pin V3 = IOB_S2_1;
	pin V4 = IOB_S9_0;
	pin V5 = IOB_S9_1;
	pin V6 = IOB_S14_1;
	pin V7 = GND;
	pin V8 = IOB_S15_1;
	pin V9 = IOB_S16_1;
	pin V10 = VCCAUX;
	pin V11 = IOB_S18_0;
	pin V12 = GND;
	pin V13 = IOB_S21_1;
	pin V14 = IOB_S25_0;
	pin V15 = IOB_S26_0;
	pin V16 = IOB_S32_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W1_0;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E11_1;
	vref IOB_E12_1;
	vref IOB_E16_0;
	vref IOB_E24_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N31_1;
}

// xc3s400a-fg400 xa3s400a-fgg400 xc3s400an-fgg400
bond BOND59 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N8_1;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N15_1;
	pin A10 = IOB_N17_1;
	pin A11 = GND;
	pin A12 = IOB_N20_0;
	pin A13 = VCCAUX;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N25_0;
	pin A16 = IOB_N28_0;
	pin A17 = IOB_N29_0;
	pin A18 = IOB_N32_0;
	pin A19 = TCK;
	pin A20 = GND;
	pin B1 = IOB_W39_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N3_0;
	pin B4 = VCCO0;
	pin B5 = IOB_N7_0;
	pin B6 = GND;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N20_1;
	pin B13 = IOB_N22_1;
	pin B14 = GND;
	pin B15 = IOB_N25_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N29_1;
	pin B18 = IOB_N32_1;
	pin B19 = IOB_E39_1;
	pin B20 = IOB_E39_0;
	pin C1 = IOB_W38_1;
	pin C2 = IOB_W39_0;
	pin C3 = GND;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N8_0;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N13_0;
	pin C9 = IOB_N14_0;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N19_0;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N23_0;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N27_0;
	pin C16 = IOB_N28_1;
	pin C17 = IOB_N31_0;
	pin C18 = GND;
	pin C19 = IOB_E38_1;
	pin C20 = IOB_E38_0;
	pin D1 = IOB_W36_1;
	pin D2 = IOB_W38_0;
	pin D3 = IOB_W40_0;
	pin D4 = IOB_W40_1;
	pin D5 = PROG_B;
	pin D6 = IOB_N5_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N12_0;
	pin D9 = GND;
	pin D10 = IOB_N16_1;
	pin D11 = IOB_N18_1;
	pin D12 = IOB_N21_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N23_1;
	pin D15 = IOB_N27_1;
	pin D16 = IOB_N30_1;
	pin D17 = IOB_N31_1;
	pin D18 = IOB_E35_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E35_0;
	pin E1 = IOB_W36_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W30_1;
	pin E4 = TMS;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N6_1;
	pin E8 = IOB_N10_1;
	pin E9 = IOB_N11_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N18_0;
	pin E12 = GND;
	pin E13 = IOB_N24_1;
	pin E14 = IOB_N25_2;
	pin E15 = IOB_N30_0;
	pin E16 = VCCAUX;
	pin E17 = TDO;
	pin E18 = IOB_E34_0;
	pin E19 = IOB_E33_1;
	pin E20 = IOB_E33_0;
	pin F1 = IOB_W27_1;
	pin F2 = IOB_W30_0;
	pin F3 = IOB_W31_1;
	pin F4 = IOB_W35_1;
	pin F5 = TDI;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N11_0;
	pin F10 = VCCO0;
	pin F11 = IOB_N15_2;
	pin F12 = IOB_N21_0;
	pin F13 = IOB_N24_0;
	pin F14 = IOB_N31_2;
	pin F15 = GND;
	pin F16 = IOB_E37_1;
	pin F17 = IOB_E34_1;
	pin F18 = IOB_E31_1;
	pin F19 = IOB_E30_1;
	pin F20 = IOB_E30_0;
	pin G1 = IOB_W27_0;
	pin G2 = GND;
	pin G3 = IOB_W28_1;
	pin G4 = IOB_W31_0;
	pin G5 = IOB_W35_0;
	pin G6 = IOB_W37_0;
	pin G7 = IOB_W37_1;
	pin G8 = IOB_N1_2;
	pin G9 = IOB_N7_2;
	pin G10 = IOB_N11_2;
	pin G11 = IOB_N17_2;
	pin G12 = IOB_N23_2;
	pin G13 = IOB_N27_2;
	pin G14 = IOB_E40_1;
	pin G15 = IOB_E40_0;
	pin G16 = IOB_E37_0;
	pin G17 = IOB_E31_0;
	pin G18 = IOB_E29_0;
	pin G19 = GND;
	pin G20 = IOB_E27_1;
	pin H1 = VCCAUX;
	pin H2 = IOB_W28_0;
	pin H3 = IOB_W26_0;
	pin H4 = IOB_W32_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W32_1;
	pin H7 = IOB_W33_1;
	pin H8 = GND;
	pin H9 = IOB_N9_2;
	pin H10 = IOB_N13_2;
	pin H11 = IOB_N19_2;
	pin H12 = IOB_N21_2;
	pin H13 = GND;
	pin H14 = IOB_E36_1;
	pin H15 = IOB_E36_0;
	pin H16 = VCCO1;
	pin H17 = IOB_E29_1;
	pin H18 = IOB_E26_1;
	pin H19 = IOB_E26_0;
	pin H20 = IOB_E27_0;
	pin J1 = IOB_W23_1;
	pin J2 = IOB_W24_0;
	pin J3 = IOB_W24_1;
	pin J4 = IOB_W26_1;
	pin J5 = IOB_W34_0;
	pin J6 = IOB_W34_1;
	pin J7 = IOB_W29_0;
	pin J8 = IOB_W29_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E32_1;
	pin J14 = IOB_E32_0;
	pin J15 = IOB_E28_1;
	pin J16 = IOB_E28_0;
	pin J17 = IOB_E25_0;
	pin J18 = IOB_E23_1;
	pin J19 = IOB_E23_0;
	pin J20 = IOB_E22_1;
	pin K1 = GND;
	pin K2 = IOB_W23_0;
	pin K3 = IOB_W22_1;
	pin K4 = IOB_W20_1;
	pin K5 = IOB_W21_0;
	pin K6 = IOB_W21_1;
	pin K7 = IOB_W25_0;
	pin K8 = IOB_W25_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCAUX;
	pin K14 = IOB_E24_1;
	pin K15 = IOB_E24_0;
	pin K16 = IOB_E25_1;
	pin K17 = GND;
	pin K18 = IOB_E21_0;
	pin K19 = VCCO1;
	pin K20 = IOB_E22_0;
	pin L1 = IOB_W19_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W22_0;
	pin L4 = GND;
	pin L5 = IOB_W20_0;
	pin L6 = IOB_W17_0;
	pin L7 = IOB_W17_1;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = IOB_E20_1;
	pin L14 = IOB_E20_0;
	pin L15 = IOB_E17_0;
	pin L16 = IOB_E17_1;
	pin L17 = IOB_E21_1;
	pin L18 = IOB_E19_1;
	pin L19 = IOB_E19_0;
	pin L20 = GND;
	pin M1 = IOB_W19_0;
	pin M2 = IOB_W18_1;
	pin M3 = IOB_W18_0;
	pin M4 = IOB_W16_1;
	pin M5 = IOB_W16_0;
	pin M6 = IOB_W9_1;
	pin M7 = IOB_W13_0;
	pin M8 = IOB_W13_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = IOB_E16_1;
	pin M14 = IOB_E16_0;
	pin M15 = IOB_E12_1;
	pin M16 = IOB_E12_0;
	pin M17 = IOB_E15_0;
	pin M18 = IOB_E15_1;
	pin M19 = IOB_E18_0;
	pin M20 = IOB_E18_1;
	pin N1 = IOB_W15_1;
	pin N2 = IOB_W15_0;
	pin N3 = IOB_W14_1;
	pin N4 = IOB_W14_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W5_0;
	pin N7 = IOB_W9_0;
	pin N8 = GND;
	pin N9 = IOB_S9_2;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = IOB_S23_2;
	pin N13 = GND;
	pin N14 = IOB_E8_1;
	pin N15 = IOB_E13_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E13_1;
	pin N18 = IOB_E14_0;
	pin N19 = IOB_E14_1;
	pin N20 = VCCAUX;
	pin P1 = IOB_W12_1;
	pin P2 = GND;
	pin P3 = IOB_W11_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W5_1;
	pin P6 = IOB_W1_1;
	pin P7 = IOB_W1_0;
	pin P8 = IOB_S1_2;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S15_2;
	pin P11 = IOB_S19_2;
	pin P12 = IOB_S21_2;
	pin P13 = IOB_S25_2;
	pin P14 = IOB_E4_0;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E7_0;
	pin P17 = IOB_E7_1;
	pin P18 = IOB_E11_0;
	pin P19 = GND;
	pin P20 = IOB_E11_1;
	pin R1 = IOB_W12_0;
	pin R2 = IOB_W10_1;
	pin R3 = IOB_W10_0;
	pin R4 = IOB_W7_0;
	pin R5 = IOB_W4_1;
	pin R6 = GND;
	pin R7 = IOB_S4_1;
	pin R8 = IOB_S7_2;
	pin R9 = GND;
	pin R10 = IOB_S13_2;
	pin R11 = VCCO2;
	pin R12 = IOB_S19_1;
	pin R13 = IOB_S23_1;
	pin R14 = IOB_S31_2;
	pin R15 = SUSPEND;
	pin R16 = IOB_E3_1;
	pin R17 = IOB_E9_1;
	pin R18 = IOB_E9_0;
	pin R19 = IOB_E10_0;
	pin R20 = IOB_E10_1;
	pin T1 = IOB_W8_1;
	pin T2 = IOB_W8_0;
	pin T3 = IOB_W7_1;
	pin T4 = IOB_W4_0;
	pin T5 = VCCAUX;
	pin T6 = IOB_S4_0;
	pin T7 = IOB_S6_0;
	pin T8 = IOB_S7_0;
	pin T9 = IOB_S11_0;
	pin T10 = IOB_S14_1;
	pin T11 = IOB_S17_2;
	pin T12 = IOB_S19_0;
	pin T13 = IOB_S23_0;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S27_1;
	pin T16 = GND;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E5_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E5_1;
	pin U1 = IOB_W6_1;
	pin U2 = VCCO3;
	pin U3 = IOB_W6_0;
	pin U4 = IOB_S1_0;
	pin U5 = IOB_S5_1;
	pin U6 = IOB_S6_1;
	pin U7 = IOB_S7_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S11_1;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S18_0;
	pin U12 = GND;
	pin U13 = IOB_S22_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S27_0;
	pin U16 = IOB_S29_1;
	pin U17 = IOB_S31_1;
	pin U18 = IOB_E2_1;
	pin U19 = IOB_E6_0;
	pin U20 = IOB_E6_1;
	pin V1 = IOB_W3_1;
	pin V2 = IOB_W3_0;
	pin V3 = GND;
	pin V4 = IOB_S1_1;
	pin V5 = IOB_S5_0;
	pin V6 = IOB_S9_0;
	pin V7 = IOB_S12_0;
	pin V8 = IOB_S13_0;
	pin V9 = IOB_S13_1;
	pin V10 = IOB_S16_0;
	pin V11 = IOB_S17_1;
	pin V12 = IOB_S18_1;
	pin V13 = IOB_S22_1;
	pin V14 = IOB_S25_0;
	pin V15 = IOB_S26_1;
	pin V16 = IOB_S29_0;
	pin V17 = IOB_S31_0;
	pin V18 = GND;
	pin V19 = IOB_E2_0;
	pin V20 = IOB_E1_1;
	pin W1 = IOB_W2_1;
	pin W2 = IOB_W2_0;
	pin W3 = IOB_S2_0;
	pin W4 = IOB_S3_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S9_1;
	pin W7 = GND;
	pin W8 = IOB_S12_1;
	pin W9 = IOB_S15_0;
	pin W10 = IOB_S16_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S20_1;
	pin W13 = IOB_S21_1;
	pin W14 = IOB_S24_1;
	pin W15 = GND;
	pin W16 = IOB_S28_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S32_0;
	pin W19 = DONE;
	pin W20 = IOB_E1_0;
	pin Y1 = GND;
	pin Y2 = IOB_S2_1;
	pin Y3 = IOB_S3_0;
	pin Y4 = IOB_S8_0;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S10_0;
	pin Y7 = IOB_S10_1;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_S15_1;
	pin Y10 = GND;
	pin Y11 = IOB_S17_0;
	pin Y12 = IOB_S20_0;
	pin Y13 = IOB_S21_0;
	pin Y14 = IOB_S24_0;
	pin Y15 = IOB_S26_0;
	pin Y16 = IOB_S28_0;
	pin Y17 = IOB_S30_0;
	pin Y18 = IOB_S30_1;
	pin Y19 = IOB_S32_1;
	pin Y20 = GND;
	vref IOB_W1_0;
	vref IOB_W8_1;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E8_1;
	vref IOB_E11_1;
	vref IOB_E12_1;
	vref IOB_E16_0;
	vref IOB_E24_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N29_1;
	vref IOB_N31_1;
}

// xc3s400a-ft256 xa3s400a-ftg256 xc3s400an-ftg256
bond BOND60 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N7_1;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N15_1;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N24_0;
	pin A13 = IOB_N25_0;
	pin A14 = IOB_N25_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N7_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_0;
	pin B7 = GND;
	pin B8 = IOB_N15_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N19_1;
	pin B11 = GND;
	pin B12 = IOB_N24_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N31_0;
	pin B15 = IOB_N31_1;
	pin B16 = TDO;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N8_0;
	pin C6 = IOB_N9_0;
	pin C7 = IOB_N12_0;
	pin C8 = IOB_N16_1;
	pin C9 = IOB_N17_1;
	pin C10 = IOB_N18_1;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N26_1;
	pin C13 = IOB_N32_0;
	pin C14 = GND;
	pin C15 = IOB_E39_1;
	pin C16 = IOB_E39_0;
	pin D1 = IOB_W38_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W39_0;
	pin D4 = IOB_W39_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N7_2;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N16_0;
	pin D9 = IOB_N18_0;
	pin D10 = IOB_N23_1;
	pin D11 = IOB_N26_0;
	pin D12 = IOB_N31_2;
	pin D13 = IOB_N32_1;
	pin D14 = IOB_E38_1;
	pin D15 = IOB_E37_1;
	pin D16 = IOB_E37_0;
	pin E1 = IOB_W38_0;
	pin E2 = IOB_W31_0;
	pin E3 = IOB_W31_1;
	pin E4 = IOB_W37_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N11_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N17_2;
	pin E10 = IOB_N23_0;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E38_0;
	pin E14 = IOB_E31_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E27_0;
	pin F1 = IOB_W27_1;
	pin F2 = GND;
	pin F3 = IOB_W28_1;
	pin F4 = IOB_W37_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N9_2;
	pin F8 = IOB_N11_1;
	pin F9 = IOB_N15_2;
	pin F10 = IOB_N19_2;
	pin F11 = IOB_E40_1;
	pin F12 = IOB_E40_0;
	pin F13 = IOB_E31_1;
	pin F14 = IOB_E30_1;
	pin F15 = IOB_E27_1;
	pin F16 = IOB_E23_1;
	pin G1 = IOB_W27_0;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W26_1;
	pin G4 = IOB_W28_0;
	pin G5 = IOB_W29_0;
	pin G6 = IOB_W29_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E32_1;
	pin G12 = IOB_E32_0;
	pin G13 = IOB_E30_0;
	pin G14 = IOB_E26_1;
	pin G15 = GND;
	pin G16 = IOB_E23_0;
	pin H1 = IOB_W23_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W22_1;
	pin H4 = IOB_W26_0;
	pin H5 = IOB_W24_0;
	pin H6 = IOB_W24_1;
	pin H7 = IOB_W21_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E20_0;
	pin H11 = IOB_E20_1;
	pin H12 = VCCO1;
	pin H13 = IOB_E26_0;
	pin H14 = IOB_E21_1;
	pin H15 = IOB_E22_0;
	pin H16 = IOB_E22_1;
	pin J1 = IOB_W20_0;
	pin J2 = IOB_W20_1;
	pin J3 = IOB_W22_0;
	pin J4 = IOB_W16_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W16_0;
	pin J7 = IOB_W21_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = IOB_E16_0;
	pin J11 = IOB_E16_1;
	pin J12 = IOB_E17_0;
	pin J13 = IOB_E17_1;
	pin J14 = IOB_E21_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E19_1;
	pin K1 = IOB_W19_0;
	pin K2 = GND;
	pin K3 = IOB_W19_1;
	pin K4 = IOB_W15_1;
	pin K5 = IOB_W9_1;
	pin K6 = IOB_W9_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E13_1;
	pin K14 = IOB_E18_1;
	pin K15 = IOB_E18_0;
	pin K16 = IOB_E19_0;
	pin L1 = IOB_W18_1;
	pin L2 = IOB_W18_0;
	pin L3 = IOB_W15_0;
	pin L4 = IOB_W14_0;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S7_2;
	pin L8 = IOB_S17_2;
	pin L9 = IOB_S19_2;
	pin L10 = IOB_S23_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E13_0;
	pin L14 = IOB_E15_0;
	pin L15 = GND;
	pin L16 = IOB_E15_1;
	pin M1 = IOB_W10_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W14_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S9_2;
	pin M8 = IOB_S15_2;
	pin M9 = VCCO2;
	pin M10 = IOB_S19_1;
	pin M11 = IOB_S31_2;
	pin M12 = GND;
	pin M13 = IOB_E11_0;
	pin M14 = IOB_E11_1;
	pin M15 = IOB_E14_0;
	pin M16 = IOB_E14_1;
	pin N1 = IOB_W10_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S9_0;
	pin N7 = IOB_S13_0;
	pin N8 = IOB_S14_1;
	pin N9 = IOB_S17_0;
	pin N10 = IOB_S19_0;
	pin N11 = IOB_S23_1;
	pin N12 = IOB_S31_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S9_1;
	pin P6 = IOB_S13_1;
	pin P7 = IOB_S14_0;
	pin P8 = IOB_S16_0;
	pin P9 = IOB_S17_1;
	pin P10 = IOB_S20_1;
	pin P11 = IOB_S23_0;
	pin P12 = IOB_S24_1;
	pin P13 = IOB_S31_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S7_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S10_1;
	pin R6 = GND;
	pin R7 = IOB_S15_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S18_0;
	pin R10 = GND;
	pin R11 = IOB_S22_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S26_1;
	pin R14 = IOB_S32_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S7_1;
	pin T4 = IOB_S10_0;
	pin T5 = IOB_S12_0;
	pin T6 = IOB_S12_1;
	pin T7 = IOB_S15_1;
	pin T8 = IOB_S16_1;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S20_0;
	pin T11 = IOB_S22_0;
	pin T12 = IOB_S24_0;
	pin T13 = IOB_S26_0;
	pin T14 = IOB_S32_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E11_1;
	vref IOB_E16_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N31_1;
}

// xc3s700a-fg400 xa3s700a-fgg400
bond BOND61 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N7_1;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N19_1;
	pin A10 = IOB_N21_1;
	pin A11 = GND;
	pin A12 = IOB_N24_0;
	pin A13 = VCCAUX;
	pin A14 = IOB_N30_0;
	pin A15 = IOB_N29_0;
	pin A16 = IOB_N32_0;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N40_0;
	pin A19 = TCK;
	pin A20 = GND;
	pin B1 = IOB_W47_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N7_0;
	pin B4 = VCCO0;
	pin B5 = IOB_N11_0;
	pin B6 = GND;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N23_1;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N26_1;
	pin B14 = GND;
	pin B15 = IOB_N29_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N33_1;
	pin B18 = IOB_N40_1;
	pin B19 = IOB_E47_1;
	pin B20 = IOB_E47_0;
	pin C1 = IOB_W46_1;
	pin C2 = IOB_W47_0;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N12_0;
	pin C7 = IOB_N16_1;
	pin C8 = IOB_N17_0;
	pin C9 = IOB_N18_0;
	pin C10 = IOB_N21_0;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_N26_0;
	pin C13 = IOB_N27_0;
	pin C14 = IOB_N30_1;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N32_1;
	pin C17 = IOB_N39_0;
	pin C18 = GND;
	pin C19 = IOB_E46_1;
	pin C20 = IOB_E46_0;
	pin D1 = IOB_W40_1;
	pin D2 = IOB_W46_0;
	pin D3 = IOB_W48_0;
	pin D4 = IOB_W48_1;
	pin D5 = PROG_B;
	pin D6 = IOB_N9_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N16_0;
	pin D9 = GND;
	pin D10 = IOB_N20_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N31_1;
	pin D16 = IOB_N34_1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_E39_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E39_0;
	pin E1 = IOB_W40_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W34_1;
	pin E4 = TMS;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N10_1;
	pin E8 = IOB_N14_1;
	pin E9 = IOB_N15_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N22_0;
	pin E12 = GND;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N29_2;
	pin E15 = IOB_N34_0;
	pin E16 = VCCAUX;
	pin E17 = TDO;
	pin E18 = IOB_E38_0;
	pin E19 = IOB_E37_1;
	pin E20 = IOB_E37_0;
	pin F1 = IOB_W31_1;
	pin F2 = IOB_W34_0;
	pin F3 = IOB_W35_1;
	pin F4 = IOB_W39_1;
	pin F5 = TDI;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N10_0;
	pin F8 = IOB_N14_0;
	pin F9 = IOB_N15_0;
	pin F10 = VCCO0;
	pin F11 = IOB_N19_2;
	pin F12 = IOB_N25_0;
	pin F13 = IOB_N28_0;
	pin F14 = IOB_N39_2;
	pin F15 = GND;
	pin F16 = IOB_E45_1;
	pin F17 = IOB_E38_1;
	pin F18 = IOB_E35_1;
	pin F19 = IOB_E34_1;
	pin F20 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = GND;
	pin G3 = IOB_W32_1;
	pin G4 = IOB_W35_0;
	pin G5 = IOB_W39_0;
	pin G6 = IOB_W45_0;
	pin G7 = IOB_W45_1;
	pin G8 = IOB_N1_2;
	pin G9 = IOB_N11_2;
	pin G10 = IOB_N15_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N27_2;
	pin G13 = IOB_N31_2;
	pin G14 = IOB_E48_1;
	pin G15 = IOB_E48_0;
	pin G16 = IOB_E45_0;
	pin G17 = IOB_E35_0;
	pin G18 = IOB_E33_0;
	pin G19 = GND;
	pin G20 = IOB_E31_1;
	pin H1 = VCCAUX;
	pin H2 = IOB_W32_0;
	pin H3 = IOB_W30_0;
	pin H4 = IOB_W36_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W36_1;
	pin H7 = IOB_W37_1;
	pin H8 = GND;
	pin H9 = IOB_N13_2;
	pin H10 = IOB_N17_2;
	pin H11 = IOB_N23_2;
	pin H12 = IOB_N25_2;
	pin H13 = GND;
	pin H14 = IOB_E40_1;
	pin H15 = IOB_E40_0;
	pin H16 = VCCO1;
	pin H17 = IOB_E33_1;
	pin H18 = IOB_E30_1;
	pin H19 = IOB_E30_0;
	pin H20 = IOB_E31_0;
	pin J1 = IOB_W27_1;
	pin J2 = IOB_W28_0;
	pin J3 = IOB_W28_1;
	pin J4 = IOB_W30_1;
	pin J5 = IOB_W38_0;
	pin J6 = IOB_W38_1;
	pin J7 = IOB_W33_0;
	pin J8 = IOB_W33_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E36_1;
	pin J14 = IOB_E36_0;
	pin J15 = IOB_E32_1;
	pin J16 = IOB_E32_0;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E27_1;
	pin J19 = IOB_E27_0;
	pin J20 = IOB_E26_1;
	pin K1 = GND;
	pin K2 = IOB_W27_0;
	pin K3 = IOB_W26_1;
	pin K4 = IOB_W24_1;
	pin K5 = IOB_W25_0;
	pin K6 = IOB_W25_1;
	pin K7 = IOB_W29_0;
	pin K8 = IOB_W29_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCAUX;
	pin K14 = IOB_E28_1;
	pin K15 = IOB_E28_0;
	pin K16 = IOB_E29_1;
	pin K17 = GND;
	pin K18 = IOB_E25_0;
	pin K19 = VCCO1;
	pin K20 = IOB_E26_0;
	pin L1 = IOB_W23_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W26_0;
	pin L4 = GND;
	pin L5 = IOB_W24_0;
	pin L6 = IOB_W21_0;
	pin L7 = IOB_W21_1;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = IOB_E24_1;
	pin L14 = IOB_E24_0;
	pin L15 = IOB_E21_0;
	pin L16 = IOB_E21_1;
	pin L17 = IOB_E25_1;
	pin L18 = IOB_E23_1;
	pin L19 = IOB_E23_0;
	pin L20 = GND;
	pin M1 = IOB_W23_0;
	pin M2 = IOB_W22_1;
	pin M3 = IOB_W22_0;
	pin M4 = IOB_W20_1;
	pin M5 = IOB_W20_0;
	pin M6 = IOB_W13_1;
	pin M7 = IOB_W17_0;
	pin M8 = IOB_W17_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = IOB_E20_1;
	pin M14 = IOB_E20_0;
	pin M15 = IOB_E16_1;
	pin M16 = IOB_E16_0;
	pin M17 = IOB_E19_0;
	pin M18 = IOB_E19_1;
	pin M19 = IOB_E22_0;
	pin M20 = IOB_E22_1;
	pin N1 = IOB_W19_1;
	pin N2 = IOB_W19_0;
	pin N3 = IOB_W18_1;
	pin N4 = IOB_W18_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W9_0;
	pin N7 = IOB_W13_0;
	pin N8 = GND;
	pin N9 = IOB_S13_2;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = IOB_S27_2;
	pin N13 = GND;
	pin N14 = IOB_E12_1;
	pin N15 = IOB_E17_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E18_0;
	pin N19 = IOB_E18_1;
	pin N20 = VCCAUX;
	pin P1 = IOB_W16_1;
	pin P2 = GND;
	pin P3 = IOB_W15_1;
	pin P4 = IOB_W15_0;
	pin P5 = IOB_W9_1;
	pin P6 = IOB_W1_1;
	pin P7 = IOB_W1_0;
	pin P8 = IOB_S1_2;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S19_2;
	pin P11 = IOB_S23_2;
	pin P12 = IOB_S25_2;
	pin P13 = IOB_S29_2;
	pin P14 = IOB_E4_0;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E11_0;
	pin P17 = IOB_E11_1;
	pin P18 = IOB_E15_0;
	pin P19 = GND;
	pin P20 = IOB_E15_1;
	pin R1 = IOB_W16_0;
	pin R2 = IOB_W14_1;
	pin R3 = IOB_W14_0;
	pin R4 = IOB_W11_0;
	pin R5 = IOB_W4_1;
	pin R6 = GND;
	pin R7 = IOB_S8_1;
	pin R8 = IOB_S11_2;
	pin R9 = GND;
	pin R10 = IOB_S17_2;
	pin R11 = VCCO2;
	pin R12 = IOB_S23_1;
	pin R13 = IOB_S27_1;
	pin R14 = IOB_S39_2;
	pin R15 = SUSPEND;
	pin R16 = IOB_E3_1;
	pin R17 = IOB_E13_1;
	pin R18 = IOB_E13_0;
	pin R19 = IOB_E14_0;
	pin R20 = IOB_E14_1;
	pin T1 = IOB_W12_1;
	pin T2 = IOB_W12_0;
	pin T3 = IOB_W11_1;
	pin T4 = IOB_W4_0;
	pin T5 = VCCAUX;
	pin T6 = IOB_S8_0;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S11_0;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S18_1;
	pin T11 = IOB_S21_2;
	pin T12 = IOB_S23_0;
	pin T13 = IOB_S27_0;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S31_1;
	pin T16 = GND;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E9_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E9_1;
	pin U1 = IOB_W10_1;
	pin U2 = VCCO3;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_S1_0;
	pin U5 = IOB_S9_1;
	pin U6 = IOB_S10_1;
	pin U7 = IOB_S11_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S15_1;
	pin U10 = IOB_S18_0;
	pin U11 = IOB_S22_0;
	pin U12 = GND;
	pin U13 = IOB_S26_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S31_0;
	pin U16 = IOB_S33_1;
	pin U17 = IOB_S39_1;
	pin U18 = IOB_E2_1;
	pin U19 = IOB_E10_0;
	pin U20 = IOB_E10_1;
	pin V1 = IOB_W3_1;
	pin V2 = IOB_W3_0;
	pin V3 = GND;
	pin V4 = IOB_S1_1;
	pin V5 = IOB_S9_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S16_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S17_1;
	pin V10 = IOB_S20_0;
	pin V11 = IOB_S21_1;
	pin V12 = IOB_S22_1;
	pin V13 = IOB_S26_1;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S30_1;
	pin V16 = IOB_S33_0;
	pin V17 = IOB_S39_0;
	pin V18 = GND;
	pin V19 = IOB_E2_0;
	pin V20 = IOB_E1_1;
	pin W1 = IOB_W2_1;
	pin W2 = IOB_W2_0;
	pin W3 = IOB_S2_0;
	pin W4 = IOB_S7_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S13_1;
	pin W7 = GND;
	pin W8 = IOB_S16_1;
	pin W9 = IOB_S19_0;
	pin W10 = IOB_S20_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S24_1;
	pin W13 = IOB_S25_1;
	pin W14 = IOB_S28_1;
	pin W15 = GND;
	pin W16 = IOB_S32_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S40_0;
	pin W19 = DONE;
	pin W20 = IOB_E1_0;
	pin Y1 = GND;
	pin Y2 = IOB_S2_1;
	pin Y3 = IOB_S7_0;
	pin Y4 = IOB_S12_0;
	pin Y5 = IOB_S12_1;
	pin Y6 = IOB_S14_0;
	pin Y7 = IOB_S14_1;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_S19_1;
	pin Y10 = GND;
	pin Y11 = IOB_S21_0;
	pin Y12 = IOB_S24_0;
	pin Y13 = IOB_S25_0;
	pin Y14 = IOB_S28_0;
	pin Y15 = IOB_S30_0;
	pin Y16 = IOB_S32_0;
	pin Y17 = IOB_S34_0;
	pin Y18 = IOB_S34_1;
	pin Y19 = IOB_S40_1;
	pin Y20 = GND;
	vref IOB_W1_0;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W45_0;
	vref IOB_E4_1;
	vref IOB_E12_1;
	vref IOB_E15_1;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_E48_0;
	vref IOB_S1_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S39_2;
	vref IOB_N1_1;
	vref IOB_N15_0;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_1;
	vref IOB_N39_1;
}

// xc3s700a-fg484 xa3s700a-fgg484 xc3s700an-fgg484
bond BOND62 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N6_1;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N13_0;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N27_0;
	pin A16 = IOB_N27_1;
	pin A17 = IOB_N29_0;
	pin A18 = IOB_N34_0;
	pin A19 = IOB_N33_0;
	pin A20 = IOB_N36_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W47_1;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N6_0;
	pin B4 = IOB_N8_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N11_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N15_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = GND;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N26_1;
	pin B16 = GND;
	pin B17 = IOB_N29_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N33_1;
	pin B20 = IOB_N36_1;
	pin B21 = IOB_E46_1;
	pin B22 = IOB_E46_0;
	pin C1 = IOB_W48_1;
	pin C2 = IOB_W47_0;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N12_0;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N15_0;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_0;
	pin C14 = IOB_N30_1;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N31_0;
	pin C17 = IOB_N32_0;
	pin C18 = IOB_N34_1;
	pin C19 = IOB_N39_0;
	pin C20 = GND;
	pin C21 = IOB_E45_1;
	pin C22 = IOB_E45_0;
	pin D1 = IOB_W43_1;
	pin D2 = IOB_W48_0;
	pin D3 = IOB_W46_1;
	pin D4 = TMS;
	pin D5 = IOB_N7_0;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_1;
	pin D8 = IOB_N9_0;
	pin D9 = GND;
	pin D10 = IOB_N16_1;
	pin D11 = IOB_N19_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N24_1;
	pin D14 = GND;
	pin D15 = IOB_N28_1;
	pin D16 = IOB_N31_1;
	pin D17 = IOB_N32_1;
	pin D18 = IOB_N40_0;
	pin D19 = IOB_N39_1;
	pin D20 = IOB_E43_1;
	pin D21 = IOB_E43_0;
	pin D22 = IOB_E42_1;
	pin E1 = IOB_W43_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W46_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_0;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N7_2;
	pin E9 = IOB_N9_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N22_0;
	pin E13 = IOB_N25_0;
	pin E14 = IOB_N30_0;
	pin E15 = IOB_N35_1;
	pin E16 = IOB_N37_2;
	pin E17 = IOB_N40_1;
	pin E18 = VCCAUX;
	pin E19 = TDO;
	pin E20 = IOB_E39_0;
	pin E21 = VCCO1;
	pin E22 = IOB_E42_0;
	pin F1 = IOB_W36_0;
	pin F2 = IOB_W36_1;
	pin F3 = IOB_W40_1;
	pin F4 = IOB_W42_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = VCCO0;
	pin F10 = IOB_N11_2;
	pin F11 = GND;
	pin F12 = IOB_N23_2;
	pin F13 = IOB_N25_1;
	pin F14 = VCCO0;
	pin F15 = IOB_N35_0;
	pin F16 = IOB_N39_2;
	pin F17 = GND;
	pin F18 = IOB_E41_1;
	pin F19 = IOB_E41_0;
	pin F20 = IOB_E39_1;
	pin F21 = IOB_E35_1;
	pin F22 = IOB_E35_0;
	pin G1 = IOB_W35_0;
	pin G2 = GND;
	pin G3 = IOB_W35_1;
	pin G4 = IOB_W40_0;
	pin G5 = IOB_W44_0;
	pin G6 = IOB_W44_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N3_2;
	pin G9 = IOB_N5_2;
	pin G10 = IOB_N13_2;
	pin G11 = IOB_N17_2;
	pin G12 = IOB_N19_2;
	pin G13 = IOB_N25_2;
	pin G14 = IOB_N31_2;
	pin G15 = IOB_N35_2;
	pin G16 = IOB_N33_2;
	pin G17 = IOB_E47_1;
	pin G18 = IOB_E47_0;
	pin G19 = IOB_E37_0;
	pin G20 = IOB_E37_1;
	pin G21 = GND;
	pin G22 = IOB_E31_1;
	pin H1 = IOB_W32_0;
	pin H2 = IOB_W32_1;
	pin H3 = IOB_W34_0;
	pin H4 = IOB_W34_1;
	pin H5 = IOB_W39_1;
	pin H6 = IOB_W39_0;
	pin H7 = IOB_W45_0;
	pin H8 = IOB_W45_1;
	pin H9 = IOB_N9_2;
	pin H10 = IOB_N15_2;
	pin H11 = VCCAUX;
	pin H12 = IOB_N21_2;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N29_2;
	pin H15 = IOB_E48_1;
	pin H16 = IOB_E48_0;
	pin H17 = IOB_E40_0;
	pin H18 = IOB_E40_1;
	pin H19 = IOB_E38_1;
	pin H20 = IOB_E34_1;
	pin H21 = IOB_E34_0;
	pin H22 = IOB_E31_0;
	pin J1 = IOB_W31_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W31_1;
	pin J4 = GND;
	pin J5 = IOB_W38_0;
	pin J6 = VCCO3;
	pin J7 = IOB_W37_1;
	pin J8 = IOB_W41_0;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = IOB_E44_1;
	pin J16 = IOB_E44_0;
	pin J17 = VCCO1;
	pin J18 = IOB_E38_0;
	pin J19 = GND;
	pin J20 = IOB_E30_1;
	pin J21 = IOB_E30_0;
	pin J22 = IOB_E27_1;
	pin K1 = IOB_W26_1;
	pin K2 = IOB_W28_0;
	pin K3 = IOB_W28_1;
	pin K4 = IOB_W30_0;
	pin K5 = IOB_W30_1;
	pin K6 = IOB_W38_1;
	pin K7 = IOB_W33_1;
	pin K8 = IOB_W37_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E36_1;
	pin K16 = IOB_E32_1;
	pin K17 = IOB_E33_0;
	pin K18 = IOB_E33_1;
	pin K19 = IOB_E26_1;
	pin K20 = IOB_E26_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E27_0;
	pin L1 = IOB_W26_0;
	pin L2 = GND;
	pin L3 = IOB_W27_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_W27_1;
	pin L6 = GND;
	pin L7 = IOB_W29_1;
	pin L8 = IOB_W33_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E32_0;
	pin L16 = IOB_E28_1;
	pin L17 = GND;
	pin L18 = IOB_E29_0;
	pin L19 = IOB_E29_1;
	pin L20 = IOB_E23_1;
	pin L21 = IOB_E23_0;
	pin L22 = IOB_E22_1;
	pin M1 = IOB_W24_1;
	pin M2 = IOB_W24_0;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W18_1;
	pin M6 = IOB_W25_0;
	pin M7 = IOB_W25_1;
	pin M8 = IOB_W29_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E28_0;
	pin M16 = IOB_E24_1;
	pin M17 = IOB_E24_0;
	pin M18 = IOB_E25_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E25_1;
	pin M21 = GND;
	pin M22 = IOB_E22_0;
	pin N1 = IOB_W22_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W22_0;
	pin N4 = IOB_W18_0;
	pin N5 = IOB_W17_0;
	pin N6 = IOB_W17_1;
	pin N7 = IOB_W13_1;
	pin N8 = IOB_W21_1;
	pin N9 = IOB_W21_0;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E16_0;
	pin N16 = IOB_E16_1;
	pin N17 = IOB_E21_1;
	pin N18 = IOB_E21_0;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E19_0;
	pin N21 = IOB_E18_1;
	pin N22 = IOB_E18_0;
	pin P1 = IOB_W20_1;
	pin P2 = IOB_W20_0;
	pin P3 = IOB_W19_1;
	pin P4 = GND;
	pin P5 = IOB_W19_0;
	pin P6 = VCCO3;
	pin P7 = IOB_W9_1;
	pin P8 = IOB_W13_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = IOB_S25_2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E8_0;
	pin P16 = IOB_E8_1;
	pin P17 = VCCO1;
	pin P18 = IOB_E17_1;
	pin P19 = GND;
	pin P20 = IOB_E15_0;
	pin P21 = VCCO1;
	pin P22 = IOB_E15_1;
	pin R1 = IOB_W16_1;
	pin R2 = IOB_W16_0;
	pin R3 = IOB_W15_1;
	pin R4 = IOB_W15_0;
	pin R5 = IOB_W14_1;
	pin R6 = IOB_W5_0;
	pin R7 = IOB_W1_1;
	pin R8 = IOB_W9_0;
	pin R9 = IOB_S11_2;
	pin R10 = IOB_S17_2;
	pin R11 = IOB_S21_2;
	pin R12 = IOB_S23_2;
	pin R13 = IOB_S27_2;
	pin R14 = IOB_S31_2;
	pin R15 = IOB_E4_0;
	pin R16 = IOB_E4_1;
	pin R17 = IOB_E12_0;
	pin R18 = IOB_E12_1;
	pin R19 = IOB_E17_0;
	pin R20 = IOB_E13_0;
	pin R21 = IOB_E14_0;
	pin R22 = IOB_E14_1;
	pin T1 = IOB_W12_1;
	pin T2 = GND;
	pin T3 = IOB_W12_0;
	pin T4 = IOB_W14_0;
	pin T5 = IOB_W8_1;
	pin T6 = IOB_W1_0;
	pin T7 = IOB_S1_2;
	pin T8 = NC;
	pin T9 = IOB_S9_2;
	pin T10 = IOB_S13_2;
	pin T11 = IOB_S19_2;
	pin T12 = GND;
	pin T13 = IOB_S29_2;
	pin T14 = IOB_S35_2;
	pin T15 = IOB_S39_2;
	pin T16 = IOB_S37_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = IOB_E13_1;
	pin T20 = IOB_E11_0;
	pin T21 = GND;
	pin T22 = IOB_E11_1;
	pin U1 = IOB_W11_1;
	pin U2 = IOB_W11_0;
	pin U3 = IOB_W7_1;
	pin U4 = IOB_W7_0;
	pin U5 = IOB_W8_0;
	pin U6 = GND;
	pin U7 = NC;
	pin U8 = IOB_S5_2;
	pin U9 = VCCO2;
	pin U10 = IOB_S15_2;
	pin U11 = IOB_S19_0;
	pin U12 = IOB_S22_1;
	pin U13 = IOB_S28_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_2;
	pin U16 = NC;
	pin U17 = GND;
	pin U18 = SUSPEND;
	pin U19 = IOB_E10_1;
	pin U20 = IOB_E10_0;
	pin U21 = IOB_E9_1;
	pin U22 = IOB_E9_0;
	pin V1 = IOB_W10_1;
	pin V2 = VCCO3;
	pin V3 = IOB_W10_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S1_0;
	pin V7 = IOB_S3_2;
	pin V8 = IOB_S7_2;
	pin V9 = IOB_S11_0;
	pin V10 = IOB_S15_0;
	pin V11 = IOB_S19_1;
	pin V12 = IOB_S22_0;
	pin V13 = IOB_S28_0;
	pin V14 = IOB_S32_0;
	pin V15 = IOB_S32_1;
	pin V16 = IOB_S33_1;
	pin V17 = IOB_S35_1;
	pin V18 = VCCAUX;
	pin V19 = IOB_E6_0;
	pin V20 = IOB_E6_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E7_1;
	pin W1 = IOB_W6_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W4_0;
	pin W4 = IOB_S2_0;
	pin W5 = IOB_S1_1;
	pin W6 = IOB_S7_0;
	pin W7 = IOB_S9_0;
	pin W8 = IOB_S13_0;
	pin W9 = IOB_S11_1;
	pin W10 = GND;
	pin W11 = VCCAUX;
	pin W12 = IOB_S20_0;
	pin W13 = IOB_S25_0;
	pin W14 = GND;
	pin W15 = IOB_S27_0;
	pin W16 = IOB_S33_0;
	pin W17 = IOB_S36_1;
	pin W18 = IOB_S35_0;
	pin W19 = IOB_E2_0;
	pin W20 = IOB_E2_1;
	pin W21 = IOB_E5_1;
	pin W22 = IOB_E7_0;
	pin Y1 = IOB_W3_1;
	pin Y2 = IOB_W3_0;
	pin Y3 = GND;
	pin Y4 = IOB_S2_1;
	pin Y5 = IOB_S7_1;
	pin Y6 = IOB_S9_1;
	pin Y7 = IOB_S12_0;
	pin Y8 = IOB_S13_1;
	pin Y9 = IOB_S16_0;
	pin Y10 = IOB_S15_1;
	pin Y11 = IOB_S18_0;
	pin Y12 = IOB_S20_1;
	pin Y13 = IOB_S23_1;
	pin Y14 = IOB_S25_1;
	pin Y15 = IOB_S27_1;
	pin Y16 = IOB_S29_1;
	pin Y17 = IOB_S30_1;
	pin Y18 = IOB_S36_0;
	pin Y19 = DONE;
	pin Y20 = GND;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E5_0;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S5_1;
	pin AA4 = IOB_S6_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S10_0;
	pin AA7 = GND;
	pin AA8 = IOB_S14_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S17_0;
	pin AA11 = GND;
	pin AA12 = IOB_S21_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S24_0;
	pin AA15 = IOB_S26_1;
	pin AA16 = GND;
	pin AA17 = IOB_S30_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S34_1;
	pin AA20 = IOB_S40_1;
	pin AA21 = IOB_S39_1;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S5_0;
	pin AB3 = IOB_S6_0;
	pin AB4 = IOB_S8_0;
	pin AB5 = IOB_S8_1;
	pin AB6 = IOB_S10_1;
	pin AB7 = IOB_S12_1;
	pin AB8 = IOB_S14_1;
	pin AB9 = IOB_S16_1;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S18_1;
	pin AB12 = IOB_S21_1;
	pin AB13 = IOB_S23_0;
	pin AB14 = IOB_S24_1;
	pin AB15 = IOB_S26_0;
	pin AB16 = IOB_S29_0;
	pin AB17 = IOB_S31_0;
	pin AB18 = IOB_S31_1;
	pin AB19 = IOB_S34_0;
	pin AB20 = IOB_S40_0;
	pin AB21 = IOB_S39_0;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W5_0;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W41_0;
	vref IOB_W45_0;
	vref IOB_E4_1;
	vref IOB_E12_1;
	vref IOB_E15_1;
	vref IOB_E16_1;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_S1_2;
	vref IOB_S7_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S39_2;
	vref IOB_N1_1;
	vref IOB_N3_2;
	vref IOB_N9_2;
	vref IOB_N15_0;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_1;
	vref IOB_N39_1;
}

// xc3s700a-ft256
bond BOND63 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N12_1;
	pin A6 = IOB_N14_1;
	pin A7 = IOB_N16_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N21_0;
	pin A10 = IOB_N23_0;
	pin A11 = IOB_N24_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N29_0;
	pin A14 = IOB_N29_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N11_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N14_0;
	pin B7 = GND;
	pin B8 = IOB_N19_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N23_1;
	pin B11 = GND;
	pin B12 = IOB_N28_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N39_0;
	pin B15 = IOB_N39_1;
	pin B16 = TDO;
	pin C1 = IOB_W46_0;
	pin C2 = IOB_W46_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N12_0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N20_1;
	pin C9 = IOB_N21_1;
	pin C10 = IOB_N22_1;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N40_0;
	pin C14 = GND;
	pin C15 = IOB_E47_1;
	pin C16 = IOB_E47_0;
	pin D1 = IOB_W43_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W44_0;
	pin D4 = IOB_W44_1;
	pin D5 = IOB_N1_0;
	pin D6 = VCCAUX;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_N20_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N27_0;
	pin D11 = IOB_N27_1;
	pin D12 = IOB_N30_0;
	pin D13 = IOB_N40_1;
	pin D14 = IOB_E46_1;
	pin D15 = IOB_E45_1;
	pin D16 = IOB_E45_0;
	pin E1 = IOB_W43_0;
	pin E2 = IOB_W36_0;
	pin E3 = IOB_W36_1;
	pin E4 = IOB_W42_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N15_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N15_1;
	pin E10 = GND;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E46_0;
	pin E14 = IOB_E35_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E31_0;
	pin F1 = IOB_W31_1;
	pin F2 = GND;
	pin F3 = IOB_W35_1;
	pin F4 = IOB_W42_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = VCCAUX;
	pin F13 = IOB_E35_1;
	pin F14 = IOB_E34_1;
	pin F15 = IOB_E31_1;
	pin F16 = IOB_E27_1;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W27_1;
	pin G3 = IOB_W35_0;
	pin G4 = IOB_W41_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCINT;
	pin G12 = GND;
	pin G13 = IOB_E34_0;
	pin G14 = IOB_E30_1;
	pin G15 = GND;
	pin G16 = IOB_E27_0;
	pin H1 = IOB_W27_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W26_1;
	pin H4 = VCCAUX;
	pin H5 = GND;
	pin H6 = VCCINT;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = IOB_E36_0;
	pin H13 = IOB_E30_0;
	pin H14 = VCCAUX;
	pin H15 = IOB_E26_0;
	pin H16 = IOB_E26_1;
	pin J1 = IOB_W24_0;
	pin J2 = IOB_W24_1;
	pin J3 = IOB_W26_0;
	pin J4 = IOB_W1_1;
	pin J5 = IOB_W33_0;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = VCCINT;
	pin J12 = IOB_E21_0;
	pin J13 = IOB_E21_1;
	pin J14 = IOB_E28_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E23_1;
	pin K1 = IOB_W23_0;
	pin K2 = GND;
	pin K3 = IOB_W23_1;
	pin K4 = IOB_W20_1;
	pin K5 = GND;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_E17_1;
	pin K14 = IOB_E22_1;
	pin K15 = IOB_E22_0;
	pin K16 = IOB_E23_0;
	pin L1 = IOB_W22_1;
	pin L2 = IOB_W22_0;
	pin L3 = IOB_W20_0;
	pin L4 = IOB_W19_0;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = VCCINT;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E17_0;
	pin L14 = IOB_E19_0;
	pin L15 = GND;
	pin L16 = IOB_E19_1;
	pin M1 = IOB_W18_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W19_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S13_2;
	pin M8 = GND;
	pin M9 = IOB_S23_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S31_2;
	pin M12 = GND;
	pin M13 = IOB_E20_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E18_0;
	pin M16 = IOB_E18_1;
	pin N1 = IOB_W18_0;
	pin N2 = IOB_W12_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S7_2;
	pin N6 = IOB_S13_0;
	pin N7 = GND;
	pin N8 = IOB_S18_1;
	pin N9 = IOB_S21_0;
	pin N10 = GND;
	pin N11 = IOB_S33_1;
	pin N12 = IOB_S34_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W12_0;
	pin P2 = IOB_W11_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S13_1;
	pin P6 = IOB_S19_2;
	pin P7 = IOB_S18_0;
	pin P8 = IOB_S20_0;
	pin P9 = IOB_S21_1;
	pin P10 = IOB_S24_1;
	pin P11 = IOB_S33_0;
	pin P12 = IOB_S28_1;
	pin P13 = IOB_S34_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W11_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S11_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S14_1;
	pin R6 = GND;
	pin R7 = IOB_S19_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S22_0;
	pin R10 = GND;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S30_1;
	pin R14 = IOB_S40_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S11_1;
	pin T4 = IOB_S14_0;
	pin T5 = IOB_S16_0;
	pin T6 = IOB_S16_1;
	pin T7 = IOB_S19_1;
	pin T8 = IOB_S20_1;
	pin T9 = IOB_S22_1;
	pin T10 = IOB_S24_0;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S28_0;
	pin T13 = IOB_S30_0;
	pin T14 = IOB_S40_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W41_0;
	vref IOB_E4_1;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_S7_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N15_0;
	vref IOB_N27_0;
	vref IOB_N39_1;
}

// xc3s1400a-fg484 xa3s1400a-fgg484 xc3s1400an-fgg484
bond BOND64 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N12_1;
	pin A5 = IOB_N15_0;
	pin A6 = IOB_N17_0;
	pin A7 = IOB_N17_1;
	pin A8 = IOB_N21_0;
	pin A9 = IOB_N21_1;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N25_0;
	pin A12 = IOB_N25_1;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N30_0;
	pin A15 = IOB_N31_0;
	pin A16 = IOB_N31_1;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N38_0;
	pin A19 = IOB_N37_0;
	pin A20 = IOB_N40_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W71_1;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N12_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N15_1;
	pin B7 = GND;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N19_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N24_1;
	pin B12 = GND;
	pin B13 = IOB_N27_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N30_1;
	pin B16 = GND;
	pin B17 = IOB_N33_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N37_1;
	pin B20 = IOB_N40_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W72_1;
	pin C2 = IOB_W71_0;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N11_1;
	pin C6 = IOB_N14_1;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N18_0;
	pin C9 = IOB_N19_0;
	pin C10 = IOB_N22_0;
	pin C11 = IOB_N24_0;
	pin C12 = IOB_N26_1;
	pin C13 = IOB_N28_0;
	pin C14 = IOB_N34_1;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N35_0;
	pin C17 = IOB_N36_0;
	pin C18 = IOB_N38_1;
	pin C19 = IOB_N47_0;
	pin C20 = GND;
	pin C21 = IOB_E69_1;
	pin C22 = IOB_E69_0;
	pin D1 = IOB_W55_1;
	pin D2 = IOB_W72_0;
	pin D3 = IOB_W70_1;
	pin D4 = TMS;
	pin D5 = IOB_N11_0;
	pin D6 = IOB_N14_0;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N13_0;
	pin D9 = GND;
	pin D10 = IOB_N20_1;
	pin D11 = IOB_N23_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N28_1;
	pin D14 = GND;
	pin D15 = IOB_N32_1;
	pin D16 = IOB_N35_1;
	pin D17 = IOB_N36_1;
	pin D18 = IOB_N48_0;
	pin D19 = IOB_N47_1;
	pin D20 = IOB_E55_1;
	pin D21 = IOB_E55_0;
	pin D22 = IOB_E54_1;
	pin E1 = IOB_W55_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_0;
	pin E4 = IOB_W70_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_0;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N11_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N23_0;
	pin E12 = IOB_N26_0;
	pin E13 = IOB_N29_0;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N39_1;
	pin E16 = IOB_N41_2;
	pin E17 = IOB_N48_1;
	pin E18 = VCCAUX;
	pin E19 = TDO;
	pin E20 = IOB_E51_0;
	pin E21 = VCCO1;
	pin E22 = IOB_E54_0;
	pin F1 = IOB_W48_0;
	pin F2 = IOB_W48_1;
	pin F3 = IOB_W52_1;
	pin F4 = IOB_W54_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N9_0;
	pin F9 = VCCO0;
	pin F10 = IOB_N15_2;
	pin F11 = GND;
	pin F12 = IOB_N27_2;
	pin F13 = IOB_N29_1;
	pin F14 = VCCO0;
	pin F15 = IOB_N39_0;
	pin F16 = IOB_N47_2;
	pin F17 = GND;
	pin F18 = IOB_E53_1;
	pin F19 = IOB_E53_0;
	pin F20 = IOB_E51_1;
	pin F21 = IOB_E47_1;
	pin F22 = IOB_E47_0;
	pin G1 = IOB_W47_0;
	pin G2 = GND;
	pin G3 = IOB_W47_1;
	pin G4 = IOB_W52_0;
	pin G5 = IOB_W56_0;
	pin G6 = IOB_W56_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N7_2;
	pin G9 = IOB_N9_2;
	pin G10 = IOB_N17_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N23_2;
	pin G13 = IOB_N29_2;
	pin G14 = IOB_N35_2;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N37_2;
	pin G17 = IOB_E71_1;
	pin G18 = IOB_E71_0;
	pin G19 = IOB_E49_0;
	pin G20 = IOB_E49_1;
	pin G21 = GND;
	pin G22 = IOB_E43_1;
	pin H1 = IOB_W44_0;
	pin H2 = IOB_W44_1;
	pin H3 = IOB_W46_0;
	pin H4 = IOB_W46_1;
	pin H5 = IOB_W51_1;
	pin H6 = IOB_W51_0;
	pin H7 = IOB_W69_0;
	pin H8 = IOB_W69_1;
	pin H9 = IOB_N13_2;
	pin H10 = IOB_N19_2;
	pin H11 = VCCAUX;
	pin H12 = IOB_N25_2;
	pin H13 = IOB_N31_2;
	pin H14 = IOB_N33_2;
	pin H15 = IOB_E72_1;
	pin H16 = IOB_E72_0;
	pin H17 = IOB_E52_0;
	pin H18 = IOB_E52_1;
	pin H19 = IOB_E50_1;
	pin H20 = IOB_E46_1;
	pin H21 = IOB_E46_0;
	pin H22 = IOB_E43_0;
	pin J1 = IOB_W43_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W43_1;
	pin J4 = GND;
	pin J5 = IOB_W50_0;
	pin J6 = VCCO3;
	pin J7 = IOB_W49_1;
	pin J8 = IOB_W53_0;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = IOB_E56_1;
	pin J16 = IOB_E56_0;
	pin J17 = VCCO1;
	pin J18 = IOB_E50_0;
	pin J19 = GND;
	pin J20 = IOB_E42_1;
	pin J21 = IOB_E42_0;
	pin J22 = IOB_E39_1;
	pin K1 = IOB_W38_1;
	pin K2 = IOB_W40_0;
	pin K3 = IOB_W40_1;
	pin K4 = IOB_W42_0;
	pin K5 = IOB_W42_1;
	pin K6 = IOB_W50_1;
	pin K7 = IOB_W45_1;
	pin K8 = IOB_W49_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_E48_0;
	pin K15 = IOB_E48_1;
	pin K16 = IOB_E44_1;
	pin K17 = IOB_E45_0;
	pin K18 = IOB_E45_1;
	pin K19 = IOB_E38_1;
	pin K20 = IOB_E38_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E39_0;
	pin L1 = IOB_W38_0;
	pin L2 = GND;
	pin L3 = IOB_W39_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_W39_1;
	pin L6 = GND;
	pin L7 = IOB_W41_1;
	pin L8 = IOB_W45_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E44_0;
	pin L16 = IOB_E40_1;
	pin L17 = GND;
	pin L18 = IOB_E41_0;
	pin L19 = IOB_E41_1;
	pin L20 = IOB_E35_1;
	pin L21 = IOB_E35_0;
	pin L22 = IOB_E34_1;
	pin M1 = IOB_W36_1;
	pin M2 = IOB_W36_0;
	pin M3 = IOB_W35_1;
	pin M4 = IOB_W35_0;
	pin M5 = IOB_W30_1;
	pin M6 = IOB_W37_0;
	pin M7 = IOB_W37_1;
	pin M8 = IOB_W41_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E40_0;
	pin M16 = IOB_E36_1;
	pin M17 = IOB_E36_0;
	pin M18 = IOB_E37_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E37_1;
	pin M21 = GND;
	pin M22 = IOB_E34_0;
	pin N1 = IOB_W34_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W34_0;
	pin N4 = IOB_W30_0;
	pin N5 = IOB_W29_0;
	pin N6 = IOB_W29_1;
	pin N7 = IOB_W25_1;
	pin N8 = IOB_W33_1;
	pin N9 = IOB_W33_0;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E28_0;
	pin N16 = IOB_E28_1;
	pin N17 = IOB_E33_1;
	pin N18 = IOB_E33_0;
	pin N19 = IOB_E31_1;
	pin N20 = IOB_E31_0;
	pin N21 = IOB_E30_1;
	pin N22 = IOB_E30_0;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W31_0;
	pin P6 = VCCO3;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W25_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = IOB_S29_2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E20_0;
	pin P16 = IOB_E20_1;
	pin P17 = VCCO1;
	pin P18 = IOB_E29_1;
	pin P19 = GND;
	pin P20 = IOB_E27_0;
	pin P21 = VCCO1;
	pin P22 = IOB_E27_1;
	pin R1 = IOB_W28_1;
	pin R2 = IOB_W28_0;
	pin R3 = IOB_W27_1;
	pin R4 = IOB_W27_0;
	pin R5 = IOB_W26_1;
	pin R6 = IOB_W17_0;
	pin R7 = IOB_W1_1;
	pin R8 = IOB_W21_0;
	pin R9 = IOB_S15_2;
	pin R10 = IOB_S21_2;
	pin R11 = IOB_S25_2;
	pin R12 = IOB_S27_2;
	pin R13 = IOB_S31_2;
	pin R14 = IOB_S35_2;
	pin R15 = IOB_E4_0;
	pin R16 = IOB_E4_1;
	pin R17 = IOB_E24_0;
	pin R18 = IOB_E24_1;
	pin R19 = IOB_E29_0;
	pin R20 = IOB_E25_0;
	pin R21 = IOB_E26_0;
	pin R22 = IOB_E26_1;
	pin T1 = IOB_W24_1;
	pin T2 = GND;
	pin T3 = IOB_W24_0;
	pin T4 = IOB_W26_0;
	pin T5 = IOB_W20_1;
	pin T6 = IOB_W1_0;
	pin T7 = IOB_S1_2;
	pin T8 = IOB_S5_2;
	pin T9 = IOB_S13_2;
	pin T10 = IOB_S17_2;
	pin T11 = IOB_S23_2;
	pin T12 = GND;
	pin T13 = IOB_S33_2;
	pin T14 = IOB_S39_2;
	pin T15 = IOB_S47_2;
	pin T16 = IOB_S41_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E23_0;
	pin T21 = GND;
	pin T22 = IOB_E23_1;
	pin U1 = IOB_W23_1;
	pin U2 = IOB_W23_0;
	pin U3 = IOB_W19_1;
	pin U4 = IOB_W19_0;
	pin U5 = IOB_W20_0;
	pin U6 = GND;
	pin U7 = IOB_S3_2;
	pin U8 = IOB_S9_2;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_2;
	pin U11 = IOB_S23_0;
	pin U12 = IOB_S26_1;
	pin U13 = IOB_S32_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S37_2;
	pin U16 = IOB_S43_2;
	pin U17 = GND;
	pin U18 = SUSPEND;
	pin U19 = IOB_E22_1;
	pin U20 = IOB_E22_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E21_0;
	pin V1 = IOB_W22_1;
	pin V2 = VCCO3;
	pin V3 = IOB_W22_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S1_0;
	pin V7 = IOB_S7_2;
	pin V8 = IOB_S11_2;
	pin V9 = IOB_S15_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S23_1;
	pin V12 = IOB_S26_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S36_0;
	pin V15 = IOB_S36_1;
	pin V16 = IOB_S37_1;
	pin V17 = IOB_S39_1;
	pin V18 = VCCAUX;
	pin V19 = IOB_E18_0;
	pin V20 = IOB_E18_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E19_1;
	pin W1 = IOB_W18_1;
	pin W2 = IOB_W18_0;
	pin W3 = IOB_W4_0;
	pin W4 = IOB_S2_0;
	pin W5 = IOB_S1_1;
	pin W6 = IOB_S11_0;
	pin W7 = IOB_S13_0;
	pin W8 = IOB_S17_0;
	pin W9 = IOB_S15_1;
	pin W10 = GND;
	pin W11 = VCCAUX;
	pin W12 = IOB_S24_0;
	pin W13 = IOB_S29_0;
	pin W14 = GND;
	pin W15 = IOB_S31_0;
	pin W16 = IOB_S37_0;
	pin W17 = IOB_S40_1;
	pin W18 = IOB_S39_0;
	pin W19 = IOB_E2_0;
	pin W20 = IOB_E2_1;
	pin W21 = IOB_E17_1;
	pin W22 = IOB_E19_0;
	pin Y1 = IOB_W3_1;
	pin Y2 = IOB_W3_0;
	pin Y3 = GND;
	pin Y4 = IOB_S2_1;
	pin Y5 = IOB_S11_1;
	pin Y6 = IOB_S13_1;
	pin Y7 = IOB_S16_0;
	pin Y8 = IOB_S17_1;
	pin Y9 = IOB_S20_0;
	pin Y10 = IOB_S19_1;
	pin Y11 = IOB_S22_0;
	pin Y12 = IOB_S24_1;
	pin Y13 = IOB_S27_1;
	pin Y14 = IOB_S29_1;
	pin Y15 = IOB_S31_1;
	pin Y16 = IOB_S33_1;
	pin Y17 = IOB_S34_1;
	pin Y18 = IOB_S40_0;
	pin Y19 = DONE;
	pin Y20 = GND;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E17_0;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S9_1;
	pin AA4 = IOB_S10_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S14_0;
	pin AA7 = GND;
	pin AA8 = IOB_S18_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S21_0;
	pin AA11 = GND;
	pin AA12 = IOB_S25_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S28_0;
	pin AA15 = IOB_S30_1;
	pin AA16 = GND;
	pin AA17 = IOB_S34_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S38_1;
	pin AA20 = IOB_S48_1;
	pin AA21 = IOB_S47_1;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S9_0;
	pin AB3 = IOB_S10_0;
	pin AB4 = IOB_S12_0;
	pin AB5 = IOB_S12_1;
	pin AB6 = IOB_S14_1;
	pin AB7 = IOB_S16_1;
	pin AB8 = IOB_S18_1;
	pin AB9 = IOB_S20_1;
	pin AB10 = IOB_S21_1;
	pin AB11 = IOB_S22_1;
	pin AB12 = IOB_S25_1;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_1;
	pin AB15 = IOB_S30_0;
	pin AB16 = IOB_S33_0;
	pin AB17 = IOB_S35_0;
	pin AB18 = IOB_S35_1;
	pin AB19 = IOB_S38_0;
	pin AB20 = IOB_S48_0;
	pin AB21 = IOB_S47_0;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W17_0;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W45_0;
	vref IOB_W53_0;
	vref IOB_W69_0;
	vref IOB_E4_1;
	vref IOB_E24_1;
	vref IOB_E27_1;
	vref IOB_E28_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_1;
	vref IOB_E72_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S41_2;
	vref IOB_S47_2;
	vref IOB_N1_1;
	vref IOB_N7_2;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N25_2;
	vref IOB_N31_0;
	vref IOB_N37_1;
	vref IOB_N47_1;
}

// xc3s1400a-fg676 xc3s1400an-fgg676
bond BOND65 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N5_2;
	pin A6 = GND;
	pin A7 = IOB_N11_2;
	pin A8 = IOB_N13_1;
	pin A9 = IOB_N15_1;
	pin A10 = IOB_N18_1;
	pin A11 = GND;
	pin A12 = IOB_N22_1;
	pin A13 = IOB_N23_2;
	pin A14 = IOB_N25_0;
	pin A15 = IOB_N28_0;
	pin A16 = GND;
	pin A17 = IOB_N29_2;
	pin A18 = IOB_N33_0;
	pin A19 = IOB_N36_0;
	pin A20 = IOB_N37_0;
	pin A21 = GND;
	pin A22 = IOB_N44_0;
	pin A23 = IOB_N45_2;
	pin A24 = NC;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W71_0;
	pin B2 = IOB_W71_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N6_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N13_0;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N22_0;
	pin B13 = IOB_N23_1;
	pin B14 = IOB_N25_1;
	pin B15 = IOB_N28_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N32_0;
	pin B18 = IOB_N33_1;
	pin B19 = IOB_N36_1;
	pin B20 = IOB_N37_1;
	pin B21 = IOB_N42_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N44_1;
	pin B24 = NC;
	pin B25 = IOB_E72_1;
	pin B26 = IOB_E72_0;
	pin C1 = IOB_W69_0;
	pin C2 = IOB_W69_1;
	pin C3 = GND;
	pin C4 = IOB_N3_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N9_0;
	pin C8 = IOB_N11_1;
	pin C9 = GND;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N19_1;
	pin C12 = IOB_N21_0;
	pin C13 = IOB_N23_0;
	pin C14 = GND;
	pin C15 = IOB_N29_0;
	pin C16 = IOB_N30_0;
	pin C17 = IOB_N32_1;
	pin C18 = IOB_N34_0;
	pin C19 = GND;
	pin C20 = IOB_N40_0;
	pin C21 = IOB_N42_1;
	pin C22 = IOB_N46_0;
	pin C23 = IOB_N45_0;
	pin C24 = GND;
	pin C25 = IOB_E70_1;
	pin C26 = IOB_E70_0;
	pin D1 = IOB_W65_0;
	pin D2 = IOB_W65_1;
	pin D3 = IOB_W67_1;
	pin D4 = TMS;
	pin D5 = NC;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N7_2;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N17_0;
	pin D11 = IOB_N19_0;
	pin D12 = IOB_N19_2;
	pin D13 = IOB_N21_1;
	pin D14 = IOB_N25_2;
	pin D15 = IOB_N35_2;
	pin D16 = IOB_N29_1;
	pin D17 = IOB_N30_1;
	pin D18 = IOB_N34_1;
	pin D19 = IOB_N37_2;
	pin D20 = IOB_N40_1;
	pin D21 = IOB_N41_0;
	pin D22 = IOB_N46_1;
	pin D23 = IOB_N45_1;
	pin D24 = IOB_E67_1;
	pin D25 = IOB_E67_0;
	pin D26 = IOB_E66_1;
	pin E1 = IOB_W62_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W66_1;
	pin E4 = IOB_W67_0;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = IOB_N3_0;
	pin E8 = VCCO0;
	pin E9 = NC;
	pin E10 = IOB_N14_1;
	pin E11 = IOB_N15_2;
	pin E12 = IOB_N20_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N27_1;
	pin E15 = IOB_N31_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N38_0;
	pin E18 = IOB_N33_2;
	pin E19 = VCCO0;
	pin E20 = IOB_N41_2;
	pin E21 = IOB_N41_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E61_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E66_0;
	pin F1 = GND;
	pin F2 = IOB_W62_0;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W66_0;
	pin F5 = IOB_W64_1;
	pin F6 = GND;
	pin F7 = IOB_N3_1;
	pin F8 = IOB_N1_1;
	pin F9 = NC;
	pin F10 = IOB_N9_2;
	pin F11 = GND;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N24_1;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N31_1;
	pin F16 = GND;
	pin F17 = IOB_N38_1;
	pin F18 = NC;
	pin F19 = IOB_N47_0;
	pin F20 = IOB_N48_0;
	pin F21 = GND;
	pin F22 = IOB_E63_0;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E58_1;
	pin F25 = IOB_E58_0;
	pin F26 = GND;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W57_1;
	pin G3 = IOB_W59_1;
	pin G4 = IOB_W64_0;
	pin G5 = IOB_W61_1;
	pin G6 = IOB_W70_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N4_1;
	pin G10 = IOB_N5_1;
	pin G11 = IOB_N13_2;
	pin G12 = IOB_N16_1;
	pin G13 = IOB_N24_0;
	pin G14 = IOB_N27_2;
	pin G15 = IOB_N35_1;
	pin G16 = IOB_N39_2;
	pin G17 = IOB_N43_0;
	pin G18 = NC;
	pin G19 = IOB_N47_1;
	pin G20 = IOB_N48_1;
	pin G21 = IOB_E71_1;
	pin G22 = IOB_E63_1;
	pin G23 = IOB_E55_0;
	pin G24 = IOB_E55_1;
	pin G25 = IOB_E56_1;
	pin G26 = IOB_E56_0;
	pin H1 = IOB_W56_0;
	pin H2 = IOB_W56_1;
	pin H3 = GND;
	pin H4 = IOB_W61_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W63_0;
	pin H7 = IOB_W70_0;
	pin H8 = GND;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N5_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N16_0;
	pin H13 = IOB_N21_2;
	pin H14 = GND;
	pin H15 = IOB_N35_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N43_1;
	pin H18 = IOB_N47_2;
	pin H19 = GND;
	pin H20 = IOB_E71_0;
	pin H21 = IOB_E69_1;
	pin H22 = VCCO1;
	pin H23 = IOB_E52_0;
	pin H24 = IOB_E52_1;
	pin H25 = IOB_E48_1;
	pin H26 = IOB_E48_0;
	pin J1 = IOB_W49_1;
	pin J2 = IOB_W53_0;
	pin J3 = IOB_W53_1;
	pin J4 = IOB_W54_0;
	pin J5 = IOB_W54_1;
	pin J6 = IOB_W60_0;
	pin J7 = IOB_W63_1;
	pin J8 = IOB_W72_1;
	pin J9 = IOB_W72_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N8_1;
	pin J12 = IOB_N12_1;
	pin J13 = IOB_N17_2;
	pin J14 = IOB_N26_0;
	pin J15 = IOB_N31_2;
	pin J16 = IOB_N39_1;
	pin J17 = IOB_N43_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E65_0;
	pin J20 = IOB_E65_1;
	pin J21 = IOB_E69_0;
	pin J22 = IOB_E53_1;
	pin J23 = IOB_E53_0;
	pin J24 = GND;
	pin J25 = IOB_E47_1;
	pin J26 = IOB_E47_0;
	pin K1 = IOB_W49_0;
	pin K2 = IOB_W50_0;
	pin K3 = IOB_W50_1;
	pin K4 = IOB_W51_0;
	pin K5 = IOB_W51_1;
	pin K6 = IOB_W55_1;
	pin K7 = IOB_W60_1;
	pin K8 = IOB_W68_0;
	pin K9 = IOB_W68_1;
	pin K10 = GND;
	pin K11 = IOB_N8_0;
	pin K12 = IOB_N12_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N26_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N39_0;
	pin K17 = GND;
	pin K18 = IOB_E62_1;
	pin K19 = IOB_E62_0;
	pin K20 = IOB_E57_1;
	pin K21 = IOB_E54_1;
	pin K22 = IOB_E50_1;
	pin K23 = IOB_E50_0;
	pin K24 = IOB_E44_0;
	pin K25 = IOB_E45_0;
	pin K26 = IOB_E45_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W48_0;
	pin L4 = IOB_W48_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W55_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W58_0;
	pin L10 = IOB_W58_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E59_1;
	pin L18 = IOB_E59_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E57_0;
	pin L21 = GND;
	pin L22 = IOB_E54_0;
	pin L23 = IOB_E44_1;
	pin L24 = IOB_E42_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W43_0;
	pin M2 = IOB_W43_1;
	pin M3 = IOB_W46_0;
	pin M4 = IOB_W46_1;
	pin M5 = IOB_W44_1;
	pin M6 = IOB_W44_0;
	pin M7 = IOB_W47_0;
	pin M8 = IOB_W47_1;
	pin M9 = IOB_W52_0;
	pin M10 = IOB_W52_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E51_1;
	pin M19 = IOB_E51_0;
	pin M20 = IOB_E46_1;
	pin M21 = IOB_E49_0;
	pin M22 = IOB_E49_1;
	pin M23 = IOB_E42_1;
	pin M24 = IOB_E40_0;
	pin M25 = IOB_E39_1;
	pin M26 = IOB_E39_0;
	pin N1 = IOB_W40_1;
	pin N2 = IOB_W40_0;
	pin N3 = GND;
	pin N4 = IOB_W42_0;
	pin N5 = IOB_W42_1;
	pin N6 = IOB_W39_1;
	pin N7 = IOB_W39_0;
	pin N8 = GND;
	pin N9 = IOB_W35_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E43_1;
	pin N18 = IOB_E43_0;
	pin N19 = IOB_E38_1;
	pin N20 = IOB_E46_0;
	pin N21 = IOB_E41_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E40_1;
	pin N24 = IOB_E37_1;
	pin N25 = IOB_E36_1;
	pin N26 = IOB_E36_0;
	pin P1 = IOB_W38_1;
	pin P2 = IOB_W38_0;
	pin P3 = IOB_W36_0;
	pin P4 = IOB_W36_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W30_1;
	pin P8 = IOB_W27_1;
	pin P9 = IOB_W27_0;
	pin P10 = IOB_W35_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E38_0;
	pin P19 = GND;
	pin P20 = IOB_E34_1;
	pin P21 = IOB_E34_0;
	pin P22 = IOB_E41_0;
	pin P23 = IOB_E37_0;
	pin P24 = GND;
	pin P25 = IOB_E35_1;
	pin P26 = IOB_E35_0;
	pin R1 = IOB_W34_1;
	pin R2 = IOB_W34_0;
	pin R3 = IOB_W32_1;
	pin R4 = IOB_W32_0;
	pin R5 = IOB_W28_1;
	pin R6 = IOB_W28_0;
	pin R7 = IOB_W22_0;
	pin R8 = IOB_W22_1;
	pin R9 = IOB_W24_0;
	pin R10 = IOB_W24_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E31_1;
	pin R18 = IOB_E31_0;
	pin R19 = IOB_E26_0;
	pin R20 = IOB_E26_1;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E32_0;
	pin R24 = IOB_E32_1;
	pin R25 = IOB_E33_0;
	pin R26 = IOB_E33_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W31_1;
	pin T4 = IOB_W31_0;
	pin T5 = IOB_W26_1;
	pin T6 = GND;
	pin T7 = IOB_W16_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W19_0;
	pin T10 = IOB_W19_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E21_1;
	pin T18 = IOB_E21_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E18_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E30_0;
	pin T24 = IOB_E30_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W23_1;
	pin U2 = IOB_W23_0;
	pin U3 = IOB_W21_1;
	pin U4 = IOB_W26_0;
	pin U5 = IOB_W18_1;
	pin U6 = IOB_W16_0;
	pin U7 = IOB_W11_1;
	pin U8 = IOB_W11_0;
	pin U9 = IOB_W6_1;
	pin U10 = GND;
	pin U11 = IOB_S11_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S33_1;
	pin U16 = IOB_S40_1;
	pin U17 = GND;
	pin U18 = IOB_E15_1;
	pin U19 = IOB_E15_0;
	pin U20 = IOB_E13_1;
	pin U21 = IOB_E18_0;
	pin U22 = IOB_E25_1;
	pin U23 = IOB_E27_0;
	pin U24 = IOB_E27_1;
	pin U25 = IOB_E28_0;
	pin U26 = IOB_E28_1;
	pin V1 = IOB_W20_1;
	pin V2 = IOB_W20_0;
	pin V3 = GND;
	pin V4 = IOB_W21_0;
	pin V5 = IOB_W18_0;
	pin V6 = IOB_W8_0;
	pin V7 = IOB_W8_1;
	pin V8 = IOB_W6_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S7_0;
	pin V11 = IOB_S11_0;
	pin V12 = IOB_S14_0;
	pin V13 = IOB_S18_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_0;
	pin V16 = IOB_S40_0;
	pin V17 = IOB_S44_1;
	pin V18 = IOB_E10_0;
	pin V19 = IOB_E10_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E13_0;
	pin V22 = IOB_E22_1;
	pin V23 = IOB_E25_0;
	pin V24 = IOB_E23_0;
	pin V25 = IOB_E23_1;
	pin V26 = IOB_E24_1;
	pin W1 = IOB_W17_1;
	pin W2 = IOB_W17_0;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_W15_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S3_0;
	pin W10 = IOB_S7_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S18_1;
	pin W14 = GND;
	pin W15 = IOB_S29_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S44_0;
	pin W18 = NC;
	pin W19 = GND;
	pin W20 = IOB_E5_0;
	pin W21 = IOB_E5_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E22_0;
	pin W24 = GND;
	pin W25 = IOB_E20_0;
	pin W26 = IOB_E24_0;
	pin Y1 = IOB_W14_1;
	pin Y2 = IOB_W14_0;
	pin Y3 = IOB_W13_1;
	pin Y4 = IOB_W13_0;
	pin Y5 = IOB_W10_1;
	pin Y6 = IOB_W10_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = NC;
	pin Y9 = IOB_S3_1;
	pin Y10 = IOB_S10_0;
	pin Y11 = IOB_S9_2;
	pin Y12 = IOB_S15_0;
	pin Y13 = IOB_S23_1;
	pin Y14 = IOB_S25_0;
	pin Y15 = IOB_S32_1;
	pin Y16 = IOB_S35_2;
	pin Y17 = IOB_S41_1;
	pin Y18 = NC;
	pin Y19 = NC;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E17_0;
	pin Y23 = IOB_E17_1;
	pin Y24 = IOB_E19_0;
	pin Y25 = IOB_E19_1;
	pin Y26 = IOB_E20_1;
	pin AA1 = GND;
	pin AA2 = IOB_W12_1;
	pin AA3 = IOB_W12_0;
	pin AA4 = IOB_W9_1;
	pin AA5 = IOB_W9_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = NC;
	pin AA9 = IOB_S5_2;
	pin AA10 = IOB_S10_1;
	pin AA11 = GND;
	pin AA12 = IOB_S15_1;
	pin AA13 = IOB_S23_0;
	pin AA14 = IOB_S25_1;
	pin AA15 = IOB_S32_0;
	pin AA16 = GND;
	pin AA17 = IOB_S41_0;
	pin AA18 = IOB_S45_1;
	pin AA19 = IOB_S45_2;
	pin AA20 = IOB_S47_2;
	pin AA21 = GND;
	pin AA22 = IOB_E11_0;
	pin AA23 = IOB_E11_1;
	pin AA24 = IOB_E14_0;
	pin AA25 = IOB_E14_1;
	pin AA26 = GND;
	pin AB1 = IOB_W7_1;
	pin AB2 = VCCO3;
	pin AB3 = IOB_W5_1;
	pin AB4 = IOB_W5_0;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S12_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S13_0;
	pin AB10 = IOB_S11_2;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S21_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S28_1;
	pin AB16 = IOB_S36_1;
	pin AB17 = IOB_S37_2;
	pin AB18 = IOB_S45_0;
	pin AB19 = VCCO2;
	pin AB20 = IOB_S43_2;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E9_0;
	pin AB24 = IOB_E9_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E7_1;
	pin AC1 = IOB_W7_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = NC;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S7_2;
	pin AC8 = IOB_S12_0;
	pin AC9 = IOB_S13_1;
	pin AC10 = IOB_S17_2;
	pin AC11 = IOB_S21_1;
	pin AC12 = IOB_S19_1;
	pin AC13 = IOB_S25_2;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S28_0;
	pin AC16 = IOB_S36_0;
	pin AC17 = IOB_S33_2;
	pin AC18 = IOB_S39_2;
	pin AC19 = IOB_S38_1;
	pin AC20 = IOB_S39_1;
	pin AC21 = IOB_S43_1;
	pin AC22 = NC;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E6_1;
	pin AC26 = IOB_E7_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = NC;
	pin AD6 = IOB_S6_1;
	pin AD7 = IOB_S9_0;
	pin AD8 = GND;
	pin AD9 = IOB_S15_2;
	pin AD10 = IOB_S19_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S23_2;
	pin AD13 = GND;
	pin AD14 = IOB_S27_0;
	pin AD15 = IOB_S30_0;
	pin AD16 = IOB_S29_2;
	pin AD17 = IOB_S31_1;
	pin AD18 = GND;
	pin AD19 = IOB_S38_0;
	pin AD20 = IOB_S39_0;
	pin AD21 = IOB_S42_1;
	pin AD22 = IOB_S43_0;
	pin AD23 = NC;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E6_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S4_0;
	pin AE4 = IOB_S5_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S8_1;
	pin AE7 = IOB_S9_1;
	pin AE8 = IOB_S16_0;
	pin AE9 = IOB_S17_0;
	pin AE10 = IOB_S20_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S22_1;
	pin AE13 = IOB_S24_1;
	pin AE14 = IOB_S26_1;
	pin AE15 = IOB_S30_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S31_0;
	pin AE18 = IOB_S34_1;
	pin AE19 = IOB_S35_1;
	pin AE20 = IOB_S37_1;
	pin AE21 = IOB_S42_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S46_1;
	pin AE24 = IOB_S48_1;
	pin AE25 = IOB_S47_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = IOB_S3_2;
	pin AF3 = IOB_S4_1;
	pin AF4 = IOB_S5_1;
	pin AF5 = IOB_S8_0;
	pin AF6 = GND;
	pin AF7 = IOB_S13_2;
	pin AF8 = IOB_S16_1;
	pin AF9 = IOB_S17_1;
	pin AF10 = IOB_S20_1;
	pin AF11 = GND;
	pin AF12 = IOB_S22_0;
	pin AF13 = IOB_S24_0;
	pin AF14 = IOB_S26_0;
	pin AF15 = IOB_S27_2;
	pin AF16 = GND;
	pin AF17 = IOB_S31_2;
	pin AF18 = IOB_S34_0;
	pin AF19 = IOB_S35_0;
	pin AF20 = IOB_S37_0;
	pin AF21 = GND;
	pin AF22 = IOB_S41_2;
	pin AF23 = IOB_S46_0;
	pin AF24 = IOB_S48_0;
	pin AF25 = IOB_S47_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W9_0;
	vref IOB_W17_0;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W53_0;
	vref IOB_W61_0;
	vref IOB_W69_0;
	vref IOB_E9_1;
	vref IOB_E24_1;
	vref IOB_E27_1;
	vref IOB_E28_1;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_1;
	vref IOB_E63_0;
	vref IOB_E72_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S41_2;
	vref IOB_S47_2;
	vref IOB_N1_1;
	vref IOB_N7_2;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N25_2;
	vref IOB_N31_0;
	vref IOB_N37_1;
	vref IOB_N43_2;
	vref IOB_N47_1;
}

// xc3s1400a-ft256
bond BOND66 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N15_1;
	pin A5 = IOB_N16_1;
	pin A6 = IOB_N18_1;
	pin A7 = IOB_N20_1;
	pin A8 = IOB_N23_1;
	pin A9 = IOB_N25_0;
	pin A10 = IOB_N27_0;
	pin A11 = IOB_N28_0;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N33_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N15_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N18_0;
	pin B7 = GND;
	pin B8 = IOB_N23_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N27_1;
	pin B11 = GND;
	pin B12 = IOB_N32_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N47_0;
	pin B15 = IOB_N47_1;
	pin B16 = TDO;
	pin C1 = IOB_W70_0;
	pin C2 = IOB_W70_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N16_0;
	pin C6 = IOB_N17_0;
	pin C7 = IOB_N20_0;
	pin C8 = IOB_N24_1;
	pin C9 = IOB_N25_1;
	pin C10 = IOB_N26_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N34_1;
	pin C13 = IOB_N48_0;
	pin C14 = GND;
	pin C15 = IOB_E71_1;
	pin C16 = IOB_E71_0;
	pin D1 = IOB_W55_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W56_0;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N1_0;
	pin D6 = VCCAUX;
	pin D7 = IOB_N17_1;
	pin D8 = IOB_N24_0;
	pin D9 = IOB_N26_0;
	pin D10 = IOB_N31_0;
	pin D11 = IOB_N31_1;
	pin D12 = IOB_N34_0;
	pin D13 = IOB_N48_1;
	pin D14 = IOB_E70_1;
	pin D15 = IOB_E69_1;
	pin D16 = IOB_E69_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W48_0;
	pin E3 = IOB_W48_1;
	pin E4 = IOB_W54_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N19_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N19_1;
	pin E10 = GND;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E70_0;
	pin E14 = IOB_E47_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E43_0;
	pin F1 = IOB_W43_1;
	pin F2 = GND;
	pin F3 = IOB_W47_1;
	pin F4 = IOB_W54_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = VCCAUX;
	pin F13 = IOB_E47_1;
	pin F14 = IOB_E46_1;
	pin F15 = IOB_E43_1;
	pin F16 = IOB_E39_1;
	pin G1 = IOB_W43_0;
	pin G2 = IOB_W39_1;
	pin G3 = IOB_W47_0;
	pin G4 = IOB_W53_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCINT;
	pin G12 = GND;
	pin G13 = IOB_E46_0;
	pin G14 = IOB_E42_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W39_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W38_1;
	pin H4 = VCCAUX;
	pin H5 = GND;
	pin H6 = VCCINT;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = IOB_E48_0;
	pin H13 = IOB_E42_0;
	pin H14 = VCCAUX;
	pin H15 = IOB_E38_0;
	pin H16 = IOB_E38_1;
	pin J1 = IOB_W36_0;
	pin J2 = IOB_W36_1;
	pin J3 = IOB_W38_0;
	pin J4 = IOB_W1_1;
	pin J5 = IOB_W45_0;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = VCCINT;
	pin J12 = IOB_E33_0;
	pin J13 = IOB_E33_1;
	pin J14 = IOB_E40_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E35_1;
	pin K1 = IOB_W35_0;
	pin K2 = GND;
	pin K3 = IOB_W35_1;
	pin K4 = IOB_W32_1;
	pin K5 = GND;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_E29_1;
	pin K14 = IOB_E34_1;
	pin K15 = IOB_E34_0;
	pin K16 = IOB_E35_0;
	pin L1 = IOB_W34_1;
	pin L2 = IOB_W34_0;
	pin L3 = IOB_W32_0;
	pin L4 = IOB_W31_0;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = VCCINT;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E29_0;
	pin L14 = IOB_E31_0;
	pin L15 = GND;
	pin L16 = IOB_E31_1;
	pin M1 = IOB_W30_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W31_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S17_2;
	pin M8 = GND;
	pin M9 = IOB_S27_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S35_2;
	pin M12 = GND;
	pin M13 = IOB_E32_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E30_0;
	pin M16 = IOB_E30_1;
	pin N1 = IOB_W30_0;
	pin N2 = IOB_W24_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S11_2;
	pin N6 = IOB_S17_0;
	pin N7 = GND;
	pin N8 = IOB_S22_1;
	pin N9 = IOB_S25_0;
	pin N10 = GND;
	pin N11 = IOB_S37_1;
	pin N12 = IOB_S38_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W24_0;
	pin P2 = IOB_W23_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S17_1;
	pin P6 = IOB_S23_2;
	pin P7 = IOB_S22_0;
	pin P8 = IOB_S24_0;
	pin P9 = IOB_S25_1;
	pin P10 = IOB_S28_1;
	pin P11 = IOB_S37_0;
	pin P12 = IOB_S32_1;
	pin P13 = IOB_S38_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W23_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S15_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S18_1;
	pin R6 = GND;
	pin R7 = IOB_S23_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S26_0;
	pin R10 = GND;
	pin R11 = IOB_S30_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S34_1;
	pin R14 = IOB_S48_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S15_1;
	pin T4 = IOB_S18_0;
	pin T5 = IOB_S20_0;
	pin T6 = IOB_S20_1;
	pin T7 = IOB_S23_1;
	pin T8 = IOB_S24_1;
	pin T9 = IOB_S26_1;
	pin T10 = IOB_S28_0;
	pin T11 = IOB_S30_0;
	pin T12 = IOB_S32_0;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S48_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W45_0;
	vref IOB_W53_0;
	vref IOB_E4_1;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S35_2;
	vref IOB_N1_1;
	vref IOB_N19_0;
	vref IOB_N31_0;
	vref IOB_N47_1;
}

// xc3sd1800a-cs484 xa3sd1800a-csg484
bond BOND67 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N23_0;
	pin A5 = IOB_N26_0;
	pin A6 = IOB_N26_1;
	pin A7 = IOB_N27_0;
	pin A8 = IOB_N31_1;
	pin A9 = IOB_N33_1;
	pin A10 = IOB_N31_2;
	pin A11 = IOB_N36_0;
	pin A12 = IOB_N37_2;
	pin A13 = IOB_N40_1;
	pin A14 = IOB_N41_1;
	pin A15 = IOB_N41_2;
	pin A16 = IOB_N45_1;
	pin A17 = IOB_N45_0;
	pin A18 = IOB_N45_2;
	pin A19 = IOB_N44_0;
	pin A20 = IOB_N49_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TMS;
	pin B2 = VCCAUX;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N23_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N27_1;
	pin B7 = GND;
	pin B8 = IOB_N31_0;
	pin B9 = IOB_N33_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N36_1;
	pin B12 = GND;
	pin B13 = IOB_N40_0;
	pin B14 = VCCO0;
	pin B15 = IOB_N41_0;
	pin B16 = GND;
	pin B17 = IOB_N48_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N63_0;
	pin B20 = IOB_N44_1;
	pin B21 = VCCAUX;
	pin B22 = TDO;
	pin C1 = IOB_W87_0;
	pin C2 = IOB_W87_1;
	pin C3 = GND;
	pin C4 = IOB_N22_0;
	pin C5 = IOB_N27_2;
	pin C6 = IOB_N30_1;
	pin C7 = IOB_N25_1;
	pin C8 = IOB_N29_1;
	pin C9 = IOB_N35_1;
	pin C10 = IOB_N29_2;
	pin C11 = IOB_N33_2;
	pin C12 = IOB_N37_0;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_2;
	pin C15 = IOB_N39_0;
	pin C16 = IOB_N43_0;
	pin C17 = IOB_N48_0;
	pin C18 = IOB_N63_1;
	pin C19 = IOB_N64_0;
	pin C20 = GND;
	pin C21 = IOB_E88_1;
	pin C22 = IOB_E88_0;
	pin D1 = IOB_W85_1;
	pin D2 = TDI;
	pin D3 = IOB_W57_1;
	pin D4 = IOB_W57_0;
	pin D5 = IOB_N22_1;
	pin D6 = IOB_N30_0;
	pin D7 = IOB_N25_0;
	pin D8 = GND;
	pin D9 = IOB_N29_0;
	pin D10 = IOB_N35_0;
	pin D11 = GND;
	pin D12 = VCCAUX;
	pin D13 = IOB_N42_0;
	pin D14 = IOB_N39_1;
	pin D15 = IOB_N43_1;
	pin D16 = GND;
	pin D17 = IOB_N47_2;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N64_1;
	pin D20 = IOB_E85_0;
	pin D21 = IOB_E86_0;
	pin D22 = IOB_E86_1;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W56_1;
	pin E4 = IOB_W56_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N1_1;
	pin E8 = IOB_N24_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N25_2;
	pin E11 = IOB_N32_0;
	pin E12 = IOB_N34_1;
	pin E13 = IOB_N42_1;
	pin E14 = VCCO0;
	pin E15 = IOB_N46_1;
	pin E16 = IOB_N47_1;
	pin E17 = IOB_N63_2;
	pin E18 = VCCAUX;
	pin E19 = IOB_E85_1;
	pin E20 = IOB_E61_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E58_1;
	pin F1 = IOB_W59_0;
	pin F2 = IOB_W59_1;
	pin F3 = IOB_W88_1;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W86_0;
	pin F6 = GND;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N24_1;
	pin F9 = IOB_N28_0;
	pin F10 = IOB_N32_1;
	pin F11 = IOB_N34_0;
	pin F12 = IOB_N35_2;
	pin F13 = IOB_N38_0;
	pin F14 = IOB_N38_1;
	pin F15 = IOB_N46_0;
	pin F16 = IOB_N47_0;
	pin F17 = GND;
	pin F18 = IOB_E87_1;
	pin F19 = IOB_E87_0;
	pin F20 = IOB_E55_1;
	pin F21 = IOB_E61_0;
	pin F22 = IOB_E58_0;
	pin G1 = IOB_W54_1;
	pin G2 = GND;
	pin G3 = IOB_W88_0;
	pin G4 = GND;
	pin G5 = IOB_W58_1;
	pin G6 = IOB_W58_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N28_1;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = GND;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = VCCAUX;
	pin G15 = GND;
	pin G16 = VCCINT;
	pin G17 = IOB_E59_0;
	pin G18 = IOB_E59_1;
	pin G19 = IOB_E55_0;
	pin G20 = IOB_E56_1;
	pin G21 = GND;
	pin G22 = IOB_E53_1;
	pin H1 = IOB_W54_0;
	pin H2 = IOB_W51_1;
	pin H3 = IOB_W60_1;
	pin H4 = IOB_W60_0;
	pin H5 = IOB_W55_1;
	pin H6 = IOB_W55_0;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = GND;
	pin H13 = VCCINT;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = GND;
	pin H17 = IOB_E51_0;
	pin H18 = IOB_E51_1;
	pin H19 = GND;
	pin H20 = IOB_E57_1;
	pin H21 = IOB_E56_0;
	pin H22 = IOB_E53_0;
	pin J1 = IOB_W51_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W49_1;
	pin J4 = IOB_W49_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W53_1;
	pin J7 = IOB_W53_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = IOB_E54_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E57_0;
	pin J20 = IOB_E50_1;
	pin J21 = IOB_E52_0;
	pin J22 = IOB_E52_1;
	pin K1 = IOB_W46_1;
	pin K2 = IOB_W48_1;
	pin K3 = IOB_W48_0;
	pin K4 = IOB_W52_1;
	pin K5 = IOB_W52_0;
	pin K6 = IOB_W50_1;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = IOB_E54_0;
	pin K17 = IOB_E48_1;
	pin K18 = IOB_E49_1;
	pin K19 = IOB_E49_0;
	pin K20 = IOB_E50_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E47_1;
	pin L1 = IOB_W46_0;
	pin L2 = GND;
	pin L3 = IOB_W44_1;
	pin L4 = VCCAUX;
	pin L5 = IOB_W50_0;
	pin L6 = IOB_W47_1;
	pin L7 = GND;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCAUX;
	pin L17 = IOB_E46_1;
	pin L18 = IOB_E48_0;
	pin L19 = GND;
	pin L20 = IOB_E45_1;
	pin L21 = IOB_E45_0;
	pin L22 = IOB_E47_0;
	pin M1 = IOB_W42_1;
	pin M2 = IOB_W44_0;
	pin M3 = IOB_W41_1;
	pin M4 = GND;
	pin M5 = IOB_W47_0;
	pin M6 = IOB_W43_1;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = IOB_E42_1;
	pin M18 = IOB_E46_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E43_1;
	pin M21 = GND;
	pin M22 = IOB_E41_1;
	pin N1 = IOB_W42_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W33_1;
	pin N4 = IOB_W41_0;
	pin N5 = IOB_W40_0;
	pin N6 = IOB_W40_1;
	pin N7 = IOB_W43_0;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCAUX;
	pin N17 = IOB_E37_0;
	pin N18 = IOB_E42_0;
	pin N19 = IOB_E39_1;
	pin N20 = IOB_E39_0;
	pin N21 = IOB_E43_0;
	pin N22 = IOB_E41_0;
	pin P1 = IOB_W39_1;
	pin P2 = IOB_W39_0;
	pin P3 = IOB_W33_0;
	pin P4 = IOB_W32_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W38_1;
	pin P7 = VCCAUX;
	pin P8 = GND;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = IOB_E37_1;
	pin P17 = IOB_E36_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E34_0;
	pin P20 = IOB_E40_1;
	pin P21 = VCCO1;
	pin P22 = IOB_E38_1;
	pin R1 = IOB_W36_0;
	pin R2 = IOB_W36_1;
	pin R3 = IOB_W30_1;
	pin R4 = GND;
	pin R5 = IOB_W32_0;
	pin R6 = IOB_W38_0;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = IOB_E36_0;
	pin R18 = IOB_E34_1;
	pin R19 = IOB_E31_0;
	pin R20 = IOB_E31_1;
	pin R21 = IOB_E40_0;
	pin R22 = IOB_E38_0;
	pin T1 = IOB_W34_1;
	pin T2 = GND;
	pin T3 = IOB_W37_1;
	pin T4 = IOB_W30_0;
	pin T5 = IOB_W35_0;
	pin T6 = IOB_W35_1;
	pin T7 = VCCINT;
	pin T8 = GND;
	pin T9 = VCCAUX;
	pin T10 = GND;
	pin T11 = VCCAUX;
	pin T12 = GND;
	pin T13 = VCCAUX;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = IOB_E29_1;
	pin T18 = IOB_E29_0;
	pin T19 = GND;
	pin T20 = IOB_E33_1;
	pin T21 = GND;
	pin T22 = IOB_E35_1;
	pin U1 = IOB_W34_0;
	pin U2 = IOB_W31_1;
	pin U3 = IOB_W37_0;
	pin U4 = IOB_W2_1;
	pin U5 = IOB_W2_0;
	pin U6 = GND;
	pin U7 = IOB_S2_1;
	pin U8 = IOB_S27_1;
	pin U9 = IOB_S26_1;
	pin U10 = IOB_S30_1;
	pin U11 = GND;
	pin U12 = IOB_S33_0;
	pin U13 = IOB_S36_0;
	pin U14 = IOB_S41_0;
	pin U15 = IOB_S41_1;
	pin U16 = IOB_S44_0;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E33_0;
	pin U21 = IOB_E32_1;
	pin U22 = IOB_E35_0;
	pin V1 = IOB_W31_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S2_0;
	pin V7 = IOB_S27_0;
	pin V8 = IOB_S22_1;
	pin V9 = VCCO2;
	pin V10 = IOB_S26_0;
	pin V11 = IOB_S30_0;
	pin V12 = IOB_S33_1;
	pin V13 = IOB_S36_1;
	pin V14 = VCCO2;
	pin V15 = IOB_S43_2;
	pin V16 = IOB_S44_1;
	pin V17 = IOB_S64_1;
	pin V18 = VCCAUX;
	pin V19 = SUSPEND;
	pin V20 = IOB_E3_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E32_0;
	pin W1 = IOB_W28_0;
	pin W2 = IOB_W3_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S19_0;
	pin W6 = IOB_S23_1;
	pin W7 = GND;
	pin W8 = IOB_S22_0;
	pin W9 = IOB_S25_2;
	pin W10 = IOB_S29_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = IOB_S35_2;
	pin W14 = IOB_S37_1;
	pin W15 = IOB_S40_0;
	pin W16 = GND;
	pin W17 = IOB_S64_0;
	pin W18 = IOB_S63_2;
	pin W19 = IOB_E3_0;
	pin W20 = IOB_E4_1;
	pin W21 = IOB_E4_0;
	pin W22 = IOB_E30_0;
	pin Y1 = IOB_W28_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = GND;
	pin Y4 = IOB_S19_1;
	pin Y5 = IOB_S23_0;
	pin Y6 = IOB_S27_2;
	pin Y7 = IOB_S21_2;
	pin Y8 = IOB_S29_0;
	pin Y9 = IOB_S29_1;
	pin Y10 = IOB_S31_1;
	pin Y11 = IOB_S31_0;
	pin Y12 = IOB_S33_2;
	pin Y13 = IOB_S37_0;
	pin Y14 = IOB_S39_2;
	pin Y15 = IOB_S40_1;
	pin Y16 = IOB_S45_1;
	pin Y17 = IOB_S45_0;
	pin Y18 = IOB_S42_0;
	pin Y19 = IOB_S42_1;
	pin Y20 = GND;
	pin Y21 = IOB_E2_0;
	pin Y22 = IOB_E30_1;
	pin AA1 = IOB_W1_0;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S20_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S23_2;
	pin AA7 = GND;
	pin AA8 = IOB_S24_1;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S28_1;
	pin AA11 = GND;
	pin AA12 = IOB_S32_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S34_1;
	pin AA15 = IOB_S35_0;
	pin AA16 = GND;
	pin AA17 = IOB_S38_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S43_1;
	pin AA20 = IOB_S63_0;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E2_1;
	pin AB1 = GND;
	pin AB2 = IOB_S19_2;
	pin AB3 = IOB_S1_1;
	pin AB4 = IOB_S20_0;
	pin AB5 = IOB_S21_0;
	pin AB6 = IOB_S21_1;
	pin AB7 = IOB_S24_0;
	pin AB8 = IOB_S25_0;
	pin AB9 = IOB_S25_1;
	pin AB10 = IOB_S28_0;
	pin AB11 = IOB_S31_2;
	pin AB12 = IOB_S32_1;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S35_1;
	pin AB15 = IOB_S37_2;
	pin AB16 = IOB_S38_1;
	pin AB17 = IOB_S39_0;
	pin AB18 = IOB_S39_1;
	pin AB19 = IOB_S43_0;
	pin AB20 = IOB_S63_1;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W32_1;
	vref IOB_W42_1;
	vref IOB_W51_0;
	vref IOB_W53_0;
	vref IOB_W85_0;
	vref IOB_E4_1;
	vref IOB_E32_1;
	vref IOB_E35_1;
	vref IOB_E36_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E88_0;
	vref IOB_S1_2;
	vref IOB_S19_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S39_2;
	vref IOB_S43_2;
	vref IOB_S63_2;
	vref IOB_N1_1;
	vref IOB_N27_0;
	vref IOB_N33_2;
	vref IOB_N39_0;
	vref IOB_N45_1;
	vref IOB_N63_1;
}

// xc3sd1800a-fg676 xa3sd1800a-fgg676
bond BOND68 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N14_1;
	pin A5 = IOB_N13_2;
	pin A6 = GND;
	pin A7 = IOB_N19_2;
	pin A8 = IOB_N21_1;
	pin A9 = IOB_N23_1;
	pin A10 = IOB_N26_1;
	pin A11 = GND;
	pin A12 = IOB_N30_1;
	pin A13 = IOB_N31_2;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N36_0;
	pin A16 = GND;
	pin A17 = IOB_N37_2;
	pin A18 = IOB_N41_0;
	pin A19 = IOB_N44_0;
	pin A20 = IOB_N45_0;
	pin A21 = GND;
	pin A22 = IOB_N52_0;
	pin A23 = IOB_N53_2;
	pin A24 = IOB_N59_2;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W87_0;
	pin B2 = IOB_W87_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N14_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N18_1;
	pin B7 = IOB_N17_1;
	pin B8 = IOB_N21_0;
	pin B9 = IOB_N23_0;
	pin B10 = IOB_N26_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N30_0;
	pin B13 = IOB_N31_1;
	pin B14 = IOB_N33_1;
	pin B15 = IOB_N36_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N40_0;
	pin B18 = IOB_N41_1;
	pin B19 = IOB_N44_1;
	pin B20 = IOB_N45_1;
	pin B21 = IOB_N50_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N52_1;
	pin B24 = IOB_N61_2;
	pin B25 = IOB_E88_1;
	pin B26 = IOB_E88_0;
	pin C1 = IOB_W85_0;
	pin C2 = IOB_W85_1;
	pin C3 = GND;
	pin C4 = IOB_N11_2;
	pin C5 = IOB_N15_1;
	pin C6 = IOB_N18_0;
	pin C7 = IOB_N17_0;
	pin C8 = IOB_N19_1;
	pin C9 = GND;
	pin C10 = IOB_N25_1;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N31_0;
	pin C14 = GND;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N38_0;
	pin C17 = IOB_N40_1;
	pin C18 = IOB_N42_0;
	pin C19 = GND;
	pin C20 = IOB_N48_0;
	pin C21 = IOB_N50_1;
	pin C22 = IOB_N54_0;
	pin C23 = IOB_N53_0;
	pin C24 = GND;
	pin C25 = IOB_E86_1;
	pin C26 = IOB_E86_0;
	pin D1 = IOB_W73_0;
	pin D2 = IOB_W73_1;
	pin D3 = IOB_W75_1;
	pin D4 = TMS;
	pin D5 = IOB_N5_2;
	pin D6 = IOB_N15_0;
	pin D7 = IOB_N15_2;
	pin D8 = IOB_N19_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N25_0;
	pin D11 = IOB_N27_0;
	pin D12 = IOB_N27_2;
	pin D13 = IOB_N29_1;
	pin D14 = IOB_N33_2;
	pin D15 = IOB_N43_2;
	pin D16 = IOB_N37_1;
	pin D17 = IOB_N38_1;
	pin D18 = IOB_N42_1;
	pin D19 = IOB_N45_2;
	pin D20 = IOB_N48_1;
	pin D21 = IOB_N49_0;
	pin D22 = IOB_N54_1;
	pin D23 = IOB_N53_1;
	pin D24 = IOB_E75_1;
	pin D25 = IOB_E75_0;
	pin D26 = IOB_E74_1;
	pin E1 = IOB_W70_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W74_1;
	pin E4 = IOB_W75_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N3_2;
	pin E7 = IOB_N11_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N7_2;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N23_2;
	pin E12 = IOB_N28_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N35_1;
	pin E15 = IOB_N39_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N46_0;
	pin E18 = IOB_N41_2;
	pin E19 = VCCO0;
	pin E20 = IOB_N49_2;
	pin E21 = IOB_N49_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E69_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E74_0;
	pin F1 = GND;
	pin F2 = IOB_W70_0;
	pin F3 = IOB_W67_0;
	pin F4 = IOB_W74_0;
	pin F5 = IOB_W72_1;
	pin F6 = GND;
	pin F7 = IOB_N11_1;
	pin F8 = IOB_N1_1;
	pin F9 = IOB_N9_2;
	pin F10 = IOB_N17_2;
	pin F11 = GND;
	pin F12 = IOB_N28_0;
	pin F13 = IOB_N32_1;
	pin F14 = IOB_N35_0;
	pin F15 = IOB_N39_1;
	pin F16 = GND;
	pin F17 = IOB_N46_1;
	pin F18 = IOB_N55_2;
	pin F19 = IOB_N63_0;
	pin F20 = IOB_N64_0;
	pin F21 = GND;
	pin F22 = IOB_E71_0;
	pin F23 = IOB_E69_1;
	pin F24 = IOB_E66_1;
	pin F25 = IOB_E66_0;
	pin F26 = GND;
	pin G1 = IOB_W65_0;
	pin G2 = IOB_W65_1;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W72_0;
	pin G5 = IOB_W69_1;
	pin G6 = IOB_W86_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N12_1;
	pin G10 = IOB_N13_1;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N24_1;
	pin G13 = IOB_N32_0;
	pin G14 = IOB_N35_2;
	pin G15 = IOB_N43_1;
	pin G16 = IOB_N47_2;
	pin G17 = IOB_N51_0;
	pin G18 = IOB_N57_2;
	pin G19 = IOB_N63_1;
	pin G20 = IOB_N64_1;
	pin G21 = IOB_E87_1;
	pin G22 = IOB_E71_1;
	pin G23 = IOB_E63_0;
	pin G24 = IOB_E63_1;
	pin G25 = IOB_E64_1;
	pin G26 = IOB_E64_0;
	pin H1 = IOB_W64_0;
	pin H2 = IOB_W64_1;
	pin H3 = GND;
	pin H4 = IOB_W69_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W71_0;
	pin H7 = IOB_W86_0;
	pin H8 = GND;
	pin H9 = IOB_N12_0;
	pin H10 = IOB_N13_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N24_0;
	pin H13 = IOB_N29_2;
	pin H14 = GND;
	pin H15 = IOB_N43_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N51_1;
	pin H18 = IOB_N63_2;
	pin H19 = GND;
	pin H20 = IOB_E87_0;
	pin H21 = IOB_E85_1;
	pin H22 = VCCO1;
	pin H23 = IOB_E60_0;
	pin H24 = IOB_E60_1;
	pin H25 = IOB_E56_1;
	pin H26 = IOB_E56_0;
	pin J1 = IOB_W57_1;
	pin J2 = IOB_W61_0;
	pin J3 = IOB_W61_1;
	pin J4 = IOB_W62_0;
	pin J5 = IOB_W62_1;
	pin J6 = IOB_W68_0;
	pin J7 = IOB_W71_1;
	pin J8 = IOB_W88_1;
	pin J9 = IOB_W88_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N16_1;
	pin J12 = IOB_N20_1;
	pin J13 = IOB_N25_2;
	pin J14 = IOB_N34_0;
	pin J15 = IOB_N39_2;
	pin J16 = IOB_N47_1;
	pin J17 = IOB_N51_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E73_0;
	pin J20 = IOB_E73_1;
	pin J21 = IOB_E85_0;
	pin J22 = IOB_E61_1;
	pin J23 = IOB_E61_0;
	pin J24 = GND;
	pin J25 = IOB_E55_1;
	pin J26 = IOB_E55_0;
	pin K1 = IOB_W57_0;
	pin K2 = IOB_W58_0;
	pin K3 = IOB_W58_1;
	pin K4 = IOB_W59_0;
	pin K5 = IOB_W59_1;
	pin K6 = IOB_W63_1;
	pin K7 = IOB_W68_1;
	pin K8 = IOB_W76_0;
	pin K9 = IOB_W76_1;
	pin K10 = GND;
	pin K11 = IOB_N16_0;
	pin K12 = IOB_N20_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N34_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N47_0;
	pin K17 = GND;
	pin K18 = IOB_E70_1;
	pin K19 = IOB_E70_0;
	pin K20 = IOB_E65_1;
	pin K21 = IOB_E62_1;
	pin K22 = IOB_E58_1;
	pin K23 = IOB_E58_0;
	pin K24 = IOB_E52_0;
	pin K25 = IOB_E53_0;
	pin K26 = IOB_E53_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W56_0;
	pin L4 = IOB_W56_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W63_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W66_0;
	pin L10 = IOB_W66_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E67_1;
	pin L18 = IOB_E67_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E65_0;
	pin L21 = GND;
	pin L22 = IOB_E62_0;
	pin L23 = IOB_E52_1;
	pin L24 = IOB_E50_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W51_0;
	pin M2 = IOB_W51_1;
	pin M3 = IOB_W54_0;
	pin M4 = IOB_W54_1;
	pin M5 = IOB_W52_1;
	pin M6 = IOB_W52_0;
	pin M7 = IOB_W55_0;
	pin M8 = IOB_W55_1;
	pin M9 = IOB_W60_0;
	pin M10 = IOB_W60_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E59_1;
	pin M19 = IOB_E59_0;
	pin M20 = IOB_E54_1;
	pin M21 = IOB_E57_0;
	pin M22 = IOB_E57_1;
	pin M23 = IOB_E50_1;
	pin M24 = IOB_E48_0;
	pin M25 = IOB_E47_1;
	pin M26 = IOB_E47_0;
	pin N1 = IOB_W48_1;
	pin N2 = IOB_W48_0;
	pin N3 = GND;
	pin N4 = IOB_W50_0;
	pin N5 = IOB_W50_1;
	pin N6 = IOB_W47_1;
	pin N7 = IOB_W47_0;
	pin N8 = GND;
	pin N9 = IOB_W43_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E51_1;
	pin N18 = IOB_E51_0;
	pin N19 = IOB_E46_1;
	pin N20 = IOB_E54_0;
	pin N21 = IOB_E49_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E48_1;
	pin N24 = IOB_E45_1;
	pin N25 = IOB_E44_1;
	pin N26 = IOB_E44_0;
	pin P1 = IOB_W46_1;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W44_0;
	pin P4 = IOB_W44_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W38_0;
	pin P7 = IOB_W38_1;
	pin P8 = IOB_W35_1;
	pin P9 = IOB_W35_0;
	pin P10 = IOB_W43_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E46_0;
	pin P19 = GND;
	pin P20 = IOB_E42_1;
	pin P21 = IOB_E42_0;
	pin P22 = IOB_E49_0;
	pin P23 = IOB_E45_0;
	pin P24 = GND;
	pin P25 = IOB_E43_1;
	pin P26 = IOB_E43_0;
	pin R1 = IOB_W42_1;
	pin R2 = IOB_W42_0;
	pin R3 = IOB_W40_1;
	pin R4 = IOB_W40_0;
	pin R5 = IOB_W36_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W30_0;
	pin R8 = IOB_W30_1;
	pin R9 = IOB_W32_0;
	pin R10 = IOB_W32_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E39_1;
	pin R18 = IOB_E39_0;
	pin R19 = IOB_E34_0;
	pin R20 = IOB_E34_1;
	pin R21 = IOB_E37_0;
	pin R22 = IOB_E37_1;
	pin R23 = IOB_E40_0;
	pin R24 = IOB_E40_1;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W39_1;
	pin T4 = IOB_W39_0;
	pin T5 = IOB_W34_1;
	pin T6 = GND;
	pin T7 = IOB_W24_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W27_0;
	pin T10 = IOB_W27_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E29_1;
	pin T18 = IOB_E29_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E26_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E38_0;
	pin T24 = IOB_E38_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W31_1;
	pin U2 = IOB_W31_0;
	pin U3 = IOB_W29_1;
	pin U4 = IOB_W34_0;
	pin U5 = IOB_W26_1;
	pin U6 = IOB_W24_0;
	pin U7 = IOB_W19_1;
	pin U8 = IOB_W19_0;
	pin U9 = IOB_W14_1;
	pin U10 = GND;
	pin U11 = IOB_S19_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S41_1;
	pin U16 = IOB_S48_1;
	pin U17 = GND;
	pin U18 = IOB_E23_1;
	pin U19 = IOB_E23_0;
	pin U20 = IOB_E21_1;
	pin U21 = IOB_E26_0;
	pin U22 = IOB_E33_1;
	pin U23 = IOB_E35_0;
	pin U24 = IOB_E35_1;
	pin U25 = IOB_E36_0;
	pin U26 = IOB_E36_1;
	pin V1 = IOB_W28_1;
	pin V2 = IOB_W28_0;
	pin V3 = GND;
	pin V4 = IOB_W29_0;
	pin V5 = IOB_W26_0;
	pin V6 = IOB_W16_0;
	pin V7 = IOB_W16_1;
	pin V8 = IOB_W14_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S15_0;
	pin V11 = IOB_S19_0;
	pin V12 = IOB_S22_0;
	pin V13 = IOB_S26_0;
	pin V14 = IOB_S37_0;
	pin V15 = IOB_S41_0;
	pin V16 = IOB_S48_0;
	pin V17 = IOB_S52_1;
	pin V18 = IOB_E18_0;
	pin V19 = IOB_E18_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E21_0;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E33_0;
	pin V24 = IOB_E31_0;
	pin V25 = IOB_E31_1;
	pin V26 = IOB_E32_1;
	pin W1 = IOB_W25_1;
	pin W2 = IOB_W25_0;
	pin W3 = IOB_W23_1;
	pin W4 = IOB_W23_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S11_0;
	pin W10 = IOB_S15_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S22_1;
	pin W13 = IOB_S26_1;
	pin W14 = GND;
	pin W15 = IOB_S37_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S52_0;
	pin W18 = IOB_S61_2;
	pin W19 = GND;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E30_0;
	pin W24 = GND;
	pin W25 = IOB_E28_0;
	pin W26 = IOB_E32_0;
	pin Y1 = IOB_W22_1;
	pin Y2 = IOB_W22_0;
	pin Y3 = IOB_W21_1;
	pin Y4 = IOB_W21_0;
	pin Y5 = IOB_W18_1;
	pin Y6 = IOB_W18_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S18_0;
	pin Y11 = IOB_S17_2;
	pin Y12 = IOB_S23_0;
	pin Y13 = IOB_S31_1;
	pin Y14 = IOB_S33_0;
	pin Y15 = IOB_S40_1;
	pin Y16 = IOB_S43_2;
	pin Y17 = IOB_S49_1;
	pin Y18 = IOB_S59_2;
	pin Y19 = IOB_S57_2;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E25_0;
	pin Y23 = IOB_E25_1;
	pin Y24 = IOB_E27_0;
	pin Y25 = IOB_E27_1;
	pin Y26 = IOB_E28_1;
	pin AA1 = GND;
	pin AA2 = IOB_W20_1;
	pin AA3 = IOB_W20_0;
	pin AA4 = IOB_W17_1;
	pin AA5 = IOB_W17_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = IOB_S9_2;
	pin AA9 = IOB_S13_2;
	pin AA10 = IOB_S18_1;
	pin AA11 = GND;
	pin AA12 = IOB_S23_1;
	pin AA13 = IOB_S31_0;
	pin AA14 = IOB_S33_1;
	pin AA15 = IOB_S40_0;
	pin AA16 = GND;
	pin AA17 = IOB_S49_0;
	pin AA18 = IOB_S53_1;
	pin AA19 = IOB_S53_2;
	pin AA20 = IOB_S63_2;
	pin AA21 = GND;
	pin AA22 = IOB_E19_0;
	pin AA23 = IOB_E19_1;
	pin AA24 = IOB_E22_0;
	pin AA25 = IOB_E22_1;
	pin AA26 = GND;
	pin AB1 = IOB_W15_1;
	pin AB2 = VCCO3;
	pin AB3 = IOB_W13_1;
	pin AB4 = IOB_W13_0;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S20_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S21_0;
	pin AB10 = IOB_S19_2;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S27_0;
	pin AB13 = IOB_S29_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S44_1;
	pin AB17 = IOB_S45_2;
	pin AB18 = IOB_S53_0;
	pin AB19 = VCCO2;
	pin AB20 = IOB_S51_2;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E17_0;
	pin AB24 = IOB_E17_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E15_1;
	pin AC1 = IOB_W15_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = IOB_S3_2;
	pin AC6 = IOB_S14_0;
	pin AC7 = IOB_S15_2;
	pin AC8 = IOB_S20_0;
	pin AC9 = IOB_S21_1;
	pin AC10 = IOB_S25_2;
	pin AC11 = IOB_S29_1;
	pin AC12 = IOB_S27_1;
	pin AC13 = IOB_S33_2;
	pin AC14 = IOB_S35_1;
	pin AC15 = IOB_S36_0;
	pin AC16 = IOB_S44_0;
	pin AC17 = IOB_S41_2;
	pin AC18 = IOB_S47_2;
	pin AC19 = IOB_S46_1;
	pin AC20 = IOB_S47_1;
	pin AC21 = IOB_S51_1;
	pin AC22 = IOB_S55_0;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E14_1;
	pin AC26 = IOB_E15_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = IOB_S5_2;
	pin AD6 = IOB_S14_1;
	pin AD7 = IOB_S17_0;
	pin AD8 = GND;
	pin AD9 = IOB_S23_2;
	pin AD10 = IOB_S27_2;
	pin AD11 = IOB_S29_0;
	pin AD12 = IOB_S31_2;
	pin AD13 = GND;
	pin AD14 = IOB_S35_0;
	pin AD15 = IOB_S38_0;
	pin AD16 = IOB_S37_2;
	pin AD17 = IOB_S39_1;
	pin AD18 = GND;
	pin AD19 = IOB_S46_0;
	pin AD20 = IOB_S47_0;
	pin AD21 = IOB_S50_1;
	pin AD22 = IOB_S51_0;
	pin AD23 = IOB_S55_2;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E14_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S12_0;
	pin AE4 = IOB_S13_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S16_1;
	pin AE7 = IOB_S17_1;
	pin AE8 = IOB_S24_0;
	pin AE9 = IOB_S25_0;
	pin AE10 = IOB_S28_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S30_1;
	pin AE13 = IOB_S32_1;
	pin AE14 = IOB_S34_1;
	pin AE15 = IOB_S38_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S42_1;
	pin AE19 = IOB_S43_1;
	pin AE20 = IOB_S45_1;
	pin AE21 = IOB_S50_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S54_1;
	pin AE24 = IOB_S64_1;
	pin AE25 = IOB_S63_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = IOB_S11_2;
	pin AF3 = IOB_S12_1;
	pin AF4 = IOB_S13_1;
	pin AF5 = IOB_S16_0;
	pin AF6 = GND;
	pin AF7 = IOB_S21_2;
	pin AF8 = IOB_S24_1;
	pin AF9 = IOB_S25_1;
	pin AF10 = IOB_S28_1;
	pin AF11 = GND;
	pin AF12 = IOB_S30_0;
	pin AF13 = IOB_S32_0;
	pin AF14 = IOB_S34_0;
	pin AF15 = IOB_S35_2;
	pin AF16 = GND;
	pin AF17 = IOB_S39_2;
	pin AF18 = IOB_S42_0;
	pin AF19 = IOB_S43_0;
	pin AF20 = IOB_S45_0;
	pin AF21 = GND;
	pin AF22 = IOB_S49_2;
	pin AF23 = IOB_S54_0;
	pin AF24 = IOB_S64_0;
	pin AF25 = IOB_S63_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W17_0;
	vref IOB_W25_0;
	vref IOB_W32_1;
	vref IOB_W42_1;
	vref IOB_W51_0;
	vref IOB_W61_0;
	vref IOB_W69_0;
	vref IOB_W85_0;
	vref IOB_E17_1;
	vref IOB_E32_1;
	vref IOB_E35_1;
	vref IOB_E36_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_1;
	vref IOB_E71_0;
	vref IOB_E88_0;
	vref IOB_S1_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S39_2;
	vref IOB_S43_2;
	vref IOB_S49_2;
	vref IOB_S57_2;
	vref IOB_S63_2;
	vref IOB_N1_1;
	vref IOB_N15_2;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_2;
	vref IOB_N39_0;
	vref IOB_N45_1;
	vref IOB_N51_2;
	vref IOB_N63_1;
}

// xc3sd3400a-cs484 xa3sd3400a-csg484
bond BOND69 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N29_0;
	pin A5 = IOB_N32_0;
	pin A6 = IOB_N32_1;
	pin A7 = IOB_N33_0;
	pin A8 = IOB_N37_1;
	pin A9 = IOB_N39_1;
	pin A10 = IOB_N37_2;
	pin A11 = IOB_N42_0;
	pin A12 = IOB_N43_2;
	pin A13 = IOB_N46_1;
	pin A14 = IOB_N47_1;
	pin A15 = IOB_N47_2;
	pin A16 = IOB_N51_1;
	pin A17 = IOB_N51_0;
	pin A18 = IOB_N51_2;
	pin A19 = IOB_N50_0;
	pin A20 = IOB_N55_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TMS;
	pin B2 = VCCAUX;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N29_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N33_1;
	pin B7 = GND;
	pin B8 = IOB_N37_0;
	pin B9 = IOB_N39_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N42_1;
	pin B12 = GND;
	pin B13 = IOB_N46_0;
	pin B14 = VCCO0;
	pin B15 = IOB_N47_0;
	pin B16 = GND;
	pin B17 = IOB_N54_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N77_0;
	pin B20 = IOB_N50_1;
	pin B21 = VCCAUX;
	pin B22 = TDO;
	pin C1 = IOB_W103_0;
	pin C2 = IOB_W103_1;
	pin C3 = GND;
	pin C4 = IOB_N28_0;
	pin C5 = IOB_N33_2;
	pin C6 = IOB_N36_1;
	pin C7 = IOB_N31_1;
	pin C8 = IOB_N35_1;
	pin C9 = IOB_N41_1;
	pin C10 = IOB_N35_2;
	pin C11 = IOB_N39_2;
	pin C12 = IOB_N43_0;
	pin C13 = IOB_N43_1;
	pin C14 = IOB_N45_2;
	pin C15 = IOB_N45_0;
	pin C16 = IOB_N49_0;
	pin C17 = IOB_N54_0;
	pin C18 = IOB_N77_1;
	pin C19 = IOB_N78_0;
	pin C20 = GND;
	pin C21 = IOB_E104_1;
	pin C22 = IOB_E104_0;
	pin D1 = IOB_W101_1;
	pin D2 = TDI;
	pin D3 = IOB_W65_1;
	pin D4 = IOB_W65_0;
	pin D5 = IOB_N28_1;
	pin D6 = IOB_N36_0;
	pin D7 = IOB_N31_0;
	pin D8 = GND;
	pin D9 = IOB_N35_0;
	pin D10 = IOB_N41_0;
	pin D11 = GND;
	pin D12 = VCCAUX;
	pin D13 = IOB_N48_0;
	pin D14 = IOB_N45_1;
	pin D15 = IOB_N49_1;
	pin D16 = GND;
	pin D17 = IOB_N53_2;
	pin D18 = IOB_N49_2;
	pin D19 = IOB_N78_1;
	pin D20 = IOB_E101_0;
	pin D21 = IOB_E102_0;
	pin D22 = IOB_E102_1;
	pin E1 = IOB_W101_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W64_1;
	pin E4 = IOB_W64_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N1_1;
	pin E8 = IOB_N30_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N31_2;
	pin E11 = IOB_N38_0;
	pin E12 = IOB_N40_1;
	pin E13 = IOB_N48_1;
	pin E14 = VCCO0;
	pin E15 = IOB_N52_1;
	pin E16 = IOB_N53_1;
	pin E17 = IOB_N77_2;
	pin E18 = VCCAUX;
	pin E19 = IOB_E101_1;
	pin E20 = IOB_E69_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E66_1;
	pin F1 = IOB_W67_0;
	pin F2 = IOB_W67_1;
	pin F3 = IOB_W104_1;
	pin F4 = IOB_W102_1;
	pin F5 = IOB_W102_0;
	pin F6 = GND;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N30_1;
	pin F9 = IOB_N34_0;
	pin F10 = IOB_N38_1;
	pin F11 = IOB_N40_0;
	pin F12 = IOB_N41_2;
	pin F13 = IOB_N44_0;
	pin F14 = IOB_N44_1;
	pin F15 = IOB_N52_0;
	pin F16 = IOB_N53_0;
	pin F17 = GND;
	pin F18 = IOB_E103_1;
	pin F19 = IOB_E103_0;
	pin F20 = IOB_E63_1;
	pin F21 = IOB_E69_0;
	pin F22 = IOB_E66_0;
	pin G1 = IOB_W62_1;
	pin G2 = GND;
	pin G3 = IOB_W104_0;
	pin G4 = GND;
	pin G5 = IOB_W66_1;
	pin G6 = IOB_W66_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N34_1;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = GND;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = VCCAUX;
	pin G15 = GND;
	pin G16 = VCCINT;
	pin G17 = IOB_E67_0;
	pin G18 = IOB_E67_1;
	pin G19 = IOB_E63_0;
	pin G20 = IOB_E64_1;
	pin G21 = GND;
	pin G22 = IOB_E61_1;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W59_1;
	pin H3 = IOB_W68_1;
	pin H4 = IOB_W68_0;
	pin H5 = IOB_W63_1;
	pin H6 = IOB_W63_0;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = GND;
	pin H13 = VCCINT;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = GND;
	pin H17 = IOB_E59_0;
	pin H18 = IOB_E59_1;
	pin H19 = GND;
	pin H20 = IOB_E65_1;
	pin H21 = IOB_E64_0;
	pin H22 = IOB_E61_0;
	pin J1 = IOB_W59_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W57_1;
	pin J4 = IOB_W57_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W61_1;
	pin J7 = IOB_W61_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = IOB_E62_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E65_0;
	pin J20 = IOB_E58_1;
	pin J21 = IOB_E60_0;
	pin J22 = IOB_E60_1;
	pin K1 = IOB_W54_1;
	pin K2 = IOB_W56_1;
	pin K3 = IOB_W56_0;
	pin K4 = IOB_W60_1;
	pin K5 = IOB_W60_0;
	pin K6 = IOB_W58_1;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = IOB_E62_0;
	pin K17 = IOB_E56_1;
	pin K18 = IOB_E57_1;
	pin K19 = IOB_E57_0;
	pin K20 = IOB_E58_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E55_1;
	pin L1 = IOB_W54_0;
	pin L2 = GND;
	pin L3 = IOB_W52_1;
	pin L4 = VCCAUX;
	pin L5 = IOB_W58_0;
	pin L6 = IOB_W55_1;
	pin L7 = GND;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCAUX;
	pin L17 = IOB_E54_1;
	pin L18 = IOB_E56_0;
	pin L19 = GND;
	pin L20 = IOB_E53_1;
	pin L21 = IOB_E53_0;
	pin L22 = IOB_E55_0;
	pin M1 = IOB_W50_1;
	pin M2 = IOB_W52_0;
	pin M3 = IOB_W49_1;
	pin M4 = GND;
	pin M5 = IOB_W55_0;
	pin M6 = IOB_W51_1;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = IOB_E50_1;
	pin M18 = IOB_E54_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E51_1;
	pin M21 = GND;
	pin M22 = IOB_E49_1;
	pin N1 = IOB_W50_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W41_1;
	pin N4 = IOB_W49_0;
	pin N5 = IOB_W48_0;
	pin N6 = IOB_W48_1;
	pin N7 = IOB_W51_0;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCAUX;
	pin N17 = IOB_E45_0;
	pin N18 = IOB_E50_0;
	pin N19 = IOB_E47_1;
	pin N20 = IOB_E47_0;
	pin N21 = IOB_E51_0;
	pin N22 = IOB_E49_0;
	pin P1 = IOB_W47_1;
	pin P2 = IOB_W47_0;
	pin P3 = IOB_W41_0;
	pin P4 = IOB_W40_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W46_1;
	pin P7 = VCCAUX;
	pin P8 = GND;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = IOB_E45_1;
	pin P17 = IOB_E44_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E42_0;
	pin P20 = IOB_E48_1;
	pin P21 = VCCO1;
	pin P22 = IOB_E46_1;
	pin R1 = IOB_W44_0;
	pin R2 = IOB_W44_1;
	pin R3 = IOB_W38_1;
	pin R4 = GND;
	pin R5 = IOB_W40_0;
	pin R6 = IOB_W46_0;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = IOB_E44_0;
	pin R18 = IOB_E42_1;
	pin R19 = IOB_E39_0;
	pin R20 = IOB_E39_1;
	pin R21 = IOB_E48_0;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W42_1;
	pin T2 = GND;
	pin T3 = IOB_W45_1;
	pin T4 = IOB_W38_0;
	pin T5 = IOB_W43_0;
	pin T6 = IOB_W43_1;
	pin T7 = VCCINT;
	pin T8 = GND;
	pin T9 = VCCAUX;
	pin T10 = GND;
	pin T11 = VCCAUX;
	pin T12 = GND;
	pin T13 = VCCAUX;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = IOB_E37_1;
	pin T18 = IOB_E37_0;
	pin T19 = GND;
	pin T20 = IOB_E41_1;
	pin T21 = GND;
	pin T22 = IOB_E43_1;
	pin U1 = IOB_W42_0;
	pin U2 = IOB_W39_1;
	pin U3 = IOB_W45_0;
	pin U4 = IOB_W2_1;
	pin U5 = IOB_W2_0;
	pin U6 = GND;
	pin U7 = IOB_S2_1;
	pin U8 = IOB_S33_1;
	pin U9 = IOB_S32_1;
	pin U10 = IOB_S36_1;
	pin U11 = GND;
	pin U12 = IOB_S39_0;
	pin U13 = IOB_S42_0;
	pin U14 = IOB_S47_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S50_0;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E41_0;
	pin U21 = IOB_E40_1;
	pin U22 = IOB_E43_0;
	pin V1 = IOB_W39_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S2_0;
	pin V7 = IOB_S33_0;
	pin V8 = IOB_S28_1;
	pin V9 = VCCO2;
	pin V10 = IOB_S32_0;
	pin V11 = IOB_S36_0;
	pin V12 = IOB_S39_1;
	pin V13 = IOB_S42_1;
	pin V14 = VCCO2;
	pin V15 = IOB_S49_2;
	pin V16 = IOB_S50_1;
	pin V17 = IOB_S78_1;
	pin V18 = VCCAUX;
	pin V19 = SUSPEND;
	pin V20 = IOB_E3_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E40_0;
	pin W1 = IOB_W36_0;
	pin W2 = IOB_W3_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S25_0;
	pin W6 = IOB_S29_1;
	pin W7 = GND;
	pin W8 = IOB_S28_0;
	pin W9 = IOB_S31_2;
	pin W10 = IOB_S35_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = IOB_S41_2;
	pin W14 = IOB_S43_1;
	pin W15 = IOB_S46_0;
	pin W16 = GND;
	pin W17 = IOB_S78_0;
	pin W18 = IOB_S77_2;
	pin W19 = IOB_E3_0;
	pin W20 = IOB_E4_1;
	pin W21 = IOB_E4_0;
	pin W22 = IOB_E38_0;
	pin Y1 = IOB_W36_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = GND;
	pin Y4 = IOB_S25_1;
	pin Y5 = IOB_S29_0;
	pin Y6 = IOB_S33_2;
	pin Y7 = IOB_S27_2;
	pin Y8 = IOB_S35_0;
	pin Y9 = IOB_S35_1;
	pin Y10 = IOB_S37_1;
	pin Y11 = IOB_S37_0;
	pin Y12 = IOB_S39_2;
	pin Y13 = IOB_S43_0;
	pin Y14 = IOB_S45_2;
	pin Y15 = IOB_S46_1;
	pin Y16 = IOB_S51_1;
	pin Y17 = IOB_S51_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_S48_1;
	pin Y20 = GND;
	pin Y21 = IOB_E2_0;
	pin Y22 = IOB_E38_1;
	pin AA1 = IOB_W1_0;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S26_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S29_2;
	pin AA7 = GND;
	pin AA8 = IOB_S30_1;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S34_1;
	pin AA11 = GND;
	pin AA12 = IOB_S38_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S40_1;
	pin AA15 = IOB_S41_0;
	pin AA16 = GND;
	pin AA17 = IOB_S44_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S77_0;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E2_1;
	pin AB1 = GND;
	pin AB2 = IOB_S25_2;
	pin AB3 = IOB_S1_1;
	pin AB4 = IOB_S26_0;
	pin AB5 = IOB_S27_0;
	pin AB6 = IOB_S27_1;
	pin AB7 = IOB_S30_0;
	pin AB8 = IOB_S31_0;
	pin AB9 = IOB_S31_1;
	pin AB10 = IOB_S34_0;
	pin AB11 = IOB_S37_2;
	pin AB12 = IOB_S38_1;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S41_1;
	pin AB15 = IOB_S43_2;
	pin AB16 = IOB_S44_1;
	pin AB17 = IOB_S45_0;
	pin AB18 = IOB_S45_1;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S77_1;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W40_1;
	vref IOB_W50_1;
	vref IOB_W59_0;
	vref IOB_W61_0;
	vref IOB_W101_0;
	vref IOB_E4_1;
	vref IOB_E40_1;
	vref IOB_E43_1;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_0;
	vref IOB_E104_0;
	vref IOB_S1_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S41_2;
	vref IOB_S45_2;
	vref IOB_S49_2;
	vref IOB_S77_2;
	vref IOB_N1_1;
	vref IOB_N33_0;
	vref IOB_N39_2;
	vref IOB_N45_0;
	vref IOB_N51_1;
	vref IOB_N77_1;
}

// xc3sd3400a-fg676 xa3sd3400a-fgg676
bond BOND70 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N20_1;
	pin A5 = GND;
	pin A6 = GND;
	pin A7 = VCCO0;
	pin A8 = IOB_N27_1;
	pin A9 = IOB_N29_1;
	pin A10 = IOB_N32_1;
	pin A11 = GND;
	pin A12 = IOB_N36_1;
	pin A13 = IOB_N37_2;
	pin A14 = IOB_N39_0;
	pin A15 = IOB_N42_0;
	pin A16 = GND;
	pin A17 = IOB_N43_2;
	pin A18 = IOB_N47_0;
	pin A19 = IOB_N50_0;
	pin A20 = IOB_N51_0;
	pin A21 = GND;
	pin A22 = IOB_N58_0;
	pin A23 = GND;
	pin A24 = VCCAUX;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W103_0;
	pin B2 = IOB_W103_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N20_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N24_1;
	pin B7 = IOB_N23_1;
	pin B8 = IOB_N27_0;
	pin B9 = IOB_N29_0;
	pin B10 = IOB_N32_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N36_0;
	pin B13 = IOB_N37_1;
	pin B14 = IOB_N39_1;
	pin B15 = IOB_N42_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N46_0;
	pin B18 = IOB_N47_1;
	pin B19 = IOB_N50_1;
	pin B20 = IOB_N51_1;
	pin B21 = IOB_N56_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N58_1;
	pin B24 = GND;
	pin B25 = GND;
	pin B26 = IOB_E104_0;
	pin C1 = IOB_W101_0;
	pin C2 = VCCO3;
	pin C3 = GND;
	pin C4 = VCCINT;
	pin C5 = IOB_N21_1;
	pin C6 = IOB_N24_0;
	pin C7 = IOB_N23_0;
	pin C8 = IOB_N25_1;
	pin C9 = GND;
	pin C10 = IOB_N31_1;
	pin C11 = IOB_N33_1;
	pin C12 = IOB_N35_0;
	pin C13 = IOB_N37_0;
	pin C14 = GND;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_N44_0;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N48_0;
	pin C19 = GND;
	pin C20 = IOB_N54_0;
	pin C21 = IOB_N56_1;
	pin C22 = IOB_N60_0;
	pin C23 = IOB_N59_0;
	pin C24 = GND;
	pin C25 = IOB_E102_1;
	pin C26 = IOB_E102_0;
	pin D1 = VCCAUX;
	pin D2 = GND;
	pin D3 = IOB_W83_1;
	pin D4 = TMS;
	pin D5 = VCCINT;
	pin D6 = IOB_N21_0;
	pin D7 = IOB_N21_2;
	pin D8 = IOB_N25_0;
	pin D9 = IOB_N28_0;
	pin D10 = IOB_N31_0;
	pin D11 = IOB_N33_0;
	pin D12 = IOB_N33_2;
	pin D13 = IOB_N35_1;
	pin D14 = IOB_N39_2;
	pin D15 = GND;
	pin D16 = IOB_N43_1;
	pin D17 = IOB_N44_1;
	pin D18 = IOB_N48_1;
	pin D19 = GND;
	pin D20 = IOB_N54_1;
	pin D21 = IOB_N55_0;
	pin D22 = IOB_N60_1;
	pin D23 = IOB_N59_1;
	pin D24 = IOB_E83_1;
	pin D25 = IOB_E83_0;
	pin D26 = IOB_E82_1;
	pin E1 = IOB_W78_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W82_1;
	pin E4 = IOB_W83_0;
	pin E5 = VCCAUX;
	pin E6 = VCCINT;
	pin E7 = IOB_N17_0;
	pin E8 = VCCO0;
	pin E9 = GND;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N29_2;
	pin E12 = IOB_N34_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N41_1;
	pin E15 = IOB_N45_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N52_0;
	pin E18 = IOB_N47_2;
	pin E19 = VCCO0;
	pin E20 = VCCAUX;
	pin E21 = IOB_N55_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E77_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E82_0;
	pin F1 = GND;
	pin F2 = IOB_W78_0;
	pin F3 = IOB_W75_0;
	pin F4 = IOB_W82_0;
	pin F5 = IOB_W80_1;
	pin F6 = GND;
	pin F7 = IOB_N17_1;
	pin F8 = IOB_N1_1;
	pin F9 = VCCAUX;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = IOB_N34_0;
	pin F13 = IOB_N38_1;
	pin F14 = IOB_N41_0;
	pin F15 = IOB_N45_1;
	pin F16 = GND;
	pin F17 = IOB_N52_1;
	pin F18 = VCCINT;
	pin F19 = IOB_N77_0;
	pin F20 = IOB_N78_0;
	pin F21 = GND;
	pin F22 = IOB_E79_0;
	pin F23 = IOB_E77_1;
	pin F24 = IOB_E74_1;
	pin F25 = IOB_E74_0;
	pin F26 = GND;
	pin G1 = IOB_W73_0;
	pin G2 = GND;
	pin G3 = IOB_W75_1;
	pin G4 = IOB_W80_0;
	pin G5 = GND;
	pin G6 = IOB_W102_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N18_1;
	pin G10 = IOB_N19_1;
	pin G11 = IOB_N27_2;
	pin G12 = IOB_N30_1;
	pin G13 = IOB_N38_0;
	pin G14 = IOB_N41_2;
	pin G15 = IOB_N49_1;
	pin G16 = GND;
	pin G17 = IOB_N57_0;
	pin G18 = VCCINT;
	pin G19 = IOB_N77_1;
	pin G20 = IOB_N78_1;
	pin G21 = IOB_E103_1;
	pin G22 = IOB_E79_1;
	pin G23 = IOB_E71_0;
	pin G24 = IOB_E71_1;
	pin G25 = IOB_E72_1;
	pin G26 = VCCAUX;
	pin H1 = IOB_W72_0;
	pin H2 = IOB_W72_1;
	pin H3 = GND;
	pin H4 = IOB_W77_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W79_0;
	pin H7 = IOB_W102_0;
	pin H8 = GND;
	pin H9 = IOB_N18_0;
	pin H10 = IOB_N19_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N30_0;
	pin H13 = IOB_N35_2;
	pin H14 = GND;
	pin H15 = IOB_N49_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N57_1;
	pin H18 = IOB_N77_2;
	pin H19 = GND;
	pin H20 = IOB_E103_0;
	pin H21 = IOB_E101_1;
	pin H22 = VCCO1;
	pin H23 = VCCAUX;
	pin H24 = IOB_E68_1;
	pin H25 = VCCO1;
	pin H26 = IOB_E64_0;
	pin J1 = IOB_W65_1;
	pin J2 = IOB_W69_0;
	pin J3 = IOB_W69_1;
	pin J4 = IOB_W70_0;
	pin J5 = IOB_W70_1;
	pin J6 = IOB_W76_0;
	pin J7 = IOB_W79_1;
	pin J8 = IOB_W104_1;
	pin J9 = IOB_W104_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N22_1;
	pin J12 = IOB_N26_1;
	pin J13 = IOB_N31_2;
	pin J14 = IOB_N40_0;
	pin J15 = IOB_N45_2;
	pin J16 = IOB_N53_1;
	pin J17 = IOB_N57_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E81_0;
	pin J20 = IOB_E81_1;
	pin J21 = IOB_E101_0;
	pin J22 = IOB_E69_1;
	pin J23 = IOB_E69_0;
	pin J24 = GND;
	pin J25 = IOB_E63_1;
	pin J26 = IOB_E63_0;
	pin K1 = IOB_W65_0;
	pin K2 = IOB_W66_0;
	pin K3 = IOB_W66_1;
	pin K4 = IOB_W67_0;
	pin K5 = IOB_W67_1;
	pin K6 = IOB_W71_1;
	pin K7 = IOB_W76_1;
	pin K8 = IOB_W84_0;
	pin K9 = IOB_W84_1;
	pin K10 = GND;
	pin K11 = IOB_N22_0;
	pin K12 = IOB_N26_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N40_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N53_0;
	pin K17 = GND;
	pin K18 = IOB_E78_1;
	pin K19 = IOB_E78_0;
	pin K20 = IOB_E73_1;
	pin K21 = IOB_E70_1;
	pin K22 = IOB_E66_1;
	pin K23 = IOB_E66_0;
	pin K24 = IOB_E60_0;
	pin K25 = IOB_E61_0;
	pin K26 = IOB_E61_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W64_0;
	pin L4 = IOB_W64_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W71_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W74_0;
	pin L10 = IOB_W74_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E75_1;
	pin L18 = IOB_E75_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E73_0;
	pin L21 = GND;
	pin L22 = IOB_E70_0;
	pin L23 = IOB_E60_1;
	pin L24 = IOB_E58_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W59_0;
	pin M2 = IOB_W59_1;
	pin M3 = IOB_W62_0;
	pin M4 = IOB_W62_1;
	pin M5 = IOB_W60_1;
	pin M6 = IOB_W60_0;
	pin M7 = IOB_W63_0;
	pin M8 = IOB_W63_1;
	pin M9 = IOB_W68_0;
	pin M10 = IOB_W68_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E67_1;
	pin M19 = IOB_E67_0;
	pin M20 = IOB_E62_1;
	pin M21 = IOB_E65_0;
	pin M22 = IOB_E65_1;
	pin M23 = IOB_E58_1;
	pin M24 = IOB_E56_0;
	pin M25 = IOB_E55_1;
	pin M26 = IOB_E55_0;
	pin N1 = IOB_W56_1;
	pin N2 = IOB_W56_0;
	pin N3 = GND;
	pin N4 = IOB_W58_0;
	pin N5 = IOB_W58_1;
	pin N6 = IOB_W55_1;
	pin N7 = IOB_W55_0;
	pin N8 = GND;
	pin N9 = IOB_W51_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E59_1;
	pin N18 = IOB_E59_0;
	pin N19 = IOB_E54_1;
	pin N20 = IOB_E62_0;
	pin N21 = IOB_E57_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E56_1;
	pin N24 = IOB_E53_1;
	pin N25 = IOB_E52_1;
	pin N26 = IOB_E52_0;
	pin P1 = IOB_W54_1;
	pin P2 = IOB_W54_0;
	pin P3 = IOB_W52_0;
	pin P4 = IOB_W52_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W46_0;
	pin P7 = IOB_W46_1;
	pin P8 = IOB_W43_1;
	pin P9 = IOB_W43_0;
	pin P10 = IOB_W51_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E54_0;
	pin P19 = GND;
	pin P20 = IOB_E50_1;
	pin P21 = IOB_E50_0;
	pin P22 = IOB_E57_0;
	pin P23 = IOB_E53_0;
	pin P24 = GND;
	pin P25 = IOB_E51_1;
	pin P26 = IOB_E51_0;
	pin R1 = IOB_W50_1;
	pin R2 = IOB_W50_0;
	pin R3 = IOB_W48_1;
	pin R4 = IOB_W48_0;
	pin R5 = IOB_W44_1;
	pin R6 = IOB_W44_0;
	pin R7 = IOB_W38_0;
	pin R8 = IOB_W38_1;
	pin R9 = IOB_W40_0;
	pin R10 = IOB_W40_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E47_1;
	pin R18 = IOB_E47_0;
	pin R19 = IOB_E42_0;
	pin R20 = IOB_E42_1;
	pin R21 = IOB_E45_0;
	pin R22 = IOB_E45_1;
	pin R23 = IOB_E48_0;
	pin R24 = IOB_E48_1;
	pin R25 = IOB_E49_0;
	pin R26 = IOB_E49_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W47_1;
	pin T4 = IOB_W47_0;
	pin T5 = IOB_W42_1;
	pin T6 = GND;
	pin T7 = IOB_W32_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W35_0;
	pin T10 = IOB_W35_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E37_1;
	pin T18 = IOB_E37_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E34_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E46_0;
	pin T24 = IOB_E46_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W39_1;
	pin U2 = IOB_W39_0;
	pin U3 = IOB_W37_1;
	pin U4 = IOB_W42_0;
	pin U5 = IOB_W34_1;
	pin U6 = IOB_W32_0;
	pin U7 = IOB_W27_1;
	pin U8 = IOB_W27_0;
	pin U9 = IOB_W22_1;
	pin U10 = GND;
	pin U11 = IOB_S25_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S54_1;
	pin U17 = GND;
	pin U18 = IOB_E31_1;
	pin U19 = IOB_E31_0;
	pin U20 = IOB_E29_1;
	pin U21 = IOB_E34_0;
	pin U22 = IOB_E41_1;
	pin U23 = IOB_E43_0;
	pin U24 = IOB_E43_1;
	pin U25 = GND;
	pin U26 = IOB_E44_1;
	pin V1 = IOB_W36_1;
	pin V2 = IOB_W36_0;
	pin V3 = GND;
	pin V4 = IOB_W37_0;
	pin V5 = IOB_W34_0;
	pin V6 = IOB_W24_0;
	pin V7 = IOB_W24_1;
	pin V8 = IOB_W22_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S21_0;
	pin V11 = IOB_S25_0;
	pin V12 = IOB_S28_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S43_0;
	pin V15 = IOB_S47_0;
	pin V16 = IOB_S54_0;
	pin V17 = IOB_S58_1;
	pin V18 = IOB_E26_0;
	pin V19 = IOB_E26_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E29_0;
	pin V22 = IOB_E38_1;
	pin V23 = IOB_E41_0;
	pin V24 = IOB_E39_0;
	pin V25 = IOB_E39_1;
	pin V26 = IOB_E40_1;
	pin W1 = IOB_W33_1;
	pin W2 = IOB_W33_0;
	pin W3 = IOB_W31_1;
	pin W4 = IOB_W31_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S17_0;
	pin W10 = IOB_S21_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S28_1;
	pin W13 = IOB_S32_1;
	pin W14 = GND;
	pin W15 = IOB_S43_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S58_0;
	pin W18 = VCCINT;
	pin W19 = GND;
	pin W20 = IOB_E21_0;
	pin W21 = IOB_E21_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E38_0;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = VCCAUX;
	pin Y1 = IOB_W30_1;
	pin Y2 = IOB_W30_0;
	pin Y3 = IOB_W29_1;
	pin Y4 = VCCINT;
	pin Y5 = IOB_W26_1;
	pin Y6 = IOB_W26_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = VCCINT;
	pin Y9 = IOB_S17_1;
	pin Y10 = IOB_S24_0;
	pin Y11 = VCCINT;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S37_1;
	pin Y14 = IOB_S39_0;
	pin Y15 = IOB_S46_1;
	pin Y16 = IOB_S49_2;
	pin Y17 = IOB_S55_1;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E33_0;
	pin Y23 = IOB_E33_1;
	pin Y24 = IOB_E35_0;
	pin Y25 = IOB_E35_1;
	pin Y26 = IOB_E36_1;
	pin AA1 = GND;
	pin AA2 = IOB_W28_1;
	pin AA3 = IOB_W28_0;
	pin AA4 = GND;
	pin AA5 = IOB_W25_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = VCCINT;
	pin AA9 = IOB_S19_2;
	pin AA10 = IOB_S24_1;
	pin AA11 = GND;
	pin AA12 = IOB_S29_1;
	pin AA13 = IOB_S37_0;
	pin AA14 = IOB_S39_1;
	pin AA15 = IOB_S46_0;
	pin AA16 = GND;
	pin AA17 = IOB_S55_0;
	pin AA18 = IOB_S59_1;
	pin AA19 = GND;
	pin AA20 = IOB_S77_2;
	pin AA21 = GND;
	pin AA22 = IOB_E27_0;
	pin AA23 = IOB_E27_1;
	pin AA24 = IOB_E30_0;
	pin AA25 = IOB_E30_1;
	pin AA26 = GND;
	pin AB1 = IOB_W23_1;
	pin AB2 = VCCO3;
	pin AB3 = GND;
	pin AB4 = VCCAUX;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S26_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S27_0;
	pin AB10 = GND;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S33_0;
	pin AB13 = IOB_S35_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S42_1;
	pin AB16 = IOB_S50_1;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S59_0;
	pin AB19 = VCCO2;
	pin AB20 = GND;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E25_0;
	pin AB24 = IOB_E25_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E23_1;
	pin AC1 = IOB_W23_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = GND;
	pin AC6 = IOB_S20_0;
	pin AC7 = GND;
	pin AC8 = IOB_S26_0;
	pin AC9 = IOB_S27_1;
	pin AC10 = IOB_S31_2;
	pin AC11 = IOB_S35_1;
	pin AC12 = IOB_S33_1;
	pin AC13 = IOB_S39_2;
	pin AC14 = IOB_S41_1;
	pin AC15 = IOB_S42_0;
	pin AC16 = IOB_S50_0;
	pin AC17 = IOB_S47_2;
	pin AC18 = GND;
	pin AC19 = IOB_S52_1;
	pin AC20 = IOB_S53_1;
	pin AC21 = IOB_S57_1;
	pin AC22 = IOB_S61_0;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E22_1;
	pin AC26 = IOB_E23_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = GND;
	pin AD6 = IOB_S20_1;
	pin AD7 = IOB_S23_0;
	pin AD8 = GND;
	pin AD9 = IOB_S29_2;
	pin AD10 = IOB_S33_2;
	pin AD11 = IOB_S35_0;
	pin AD12 = IOB_S37_2;
	pin AD13 = GND;
	pin AD14 = IOB_S41_0;
	pin AD15 = IOB_S44_0;
	pin AD16 = IOB_S43_2;
	pin AD17 = IOB_S45_1;
	pin AD18 = GND;
	pin AD19 = IOB_S52_0;
	pin AD20 = IOB_S53_0;
	pin AD21 = IOB_S56_1;
	pin AD22 = IOB_S57_0;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E22_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S18_0;
	pin AE4 = IOB_S19_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S22_1;
	pin AE7 = IOB_S23_1;
	pin AE8 = IOB_S30_0;
	pin AE9 = IOB_S31_0;
	pin AE10 = IOB_S34_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S36_1;
	pin AE13 = IOB_S38_1;
	pin AE14 = IOB_S40_1;
	pin AE15 = IOB_S44_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S45_0;
	pin AE18 = IOB_S48_1;
	pin AE19 = IOB_S49_1;
	pin AE20 = IOB_S51_1;
	pin AE21 = IOB_S56_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S60_1;
	pin AE24 = IOB_S78_1;
	pin AE25 = IOB_S77_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = IOB_S18_1;
	pin AF4 = IOB_S19_1;
	pin AF5 = IOB_S22_0;
	pin AF6 = GND;
	pin AF7 = VCCO2;
	pin AF8 = IOB_S30_1;
	pin AF9 = IOB_S31_1;
	pin AF10 = IOB_S34_1;
	pin AF11 = GND;
	pin AF12 = IOB_S36_0;
	pin AF13 = IOB_S38_0;
	pin AF14 = IOB_S40_0;
	pin AF15 = IOB_S41_2;
	pin AF16 = GND;
	pin AF17 = IOB_S45_2;
	pin AF18 = IOB_S48_0;
	pin AF19 = IOB_S49_0;
	pin AF20 = IOB_S51_0;
	pin AF21 = GND;
	pin AF22 = IOB_S55_2;
	pin AF23 = IOB_S60_0;
	pin AF24 = IOB_S78_0;
	pin AF25 = IOB_S77_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W25_0;
	vref IOB_W33_0;
	vref IOB_W40_1;
	vref IOB_W50_1;
	vref IOB_W59_0;
	vref IOB_W69_0;
	vref IOB_W77_0;
	vref IOB_W101_0;
	vref IOB_E25_1;
	vref IOB_E40_1;
	vref IOB_E43_1;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_0;
	vref IOB_E72_1;
	vref IOB_E79_0;
	vref IOB_E104_0;
	vref IOB_S1_2;
	vref IOB_S19_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S41_2;
	vref IOB_S45_2;
	vref IOB_S49_2;
	vref IOB_S55_2;
	vref IOB_S77_2;
	vref IOB_N1_1;
	vref IOB_N21_2;
	vref IOB_N27_2;
	vref IOB_N33_0;
	vref IOB_N39_2;
	vref IOB_N45_0;
	vref IOB_N51_1;
	vref IOB_N57_2;
	vref IOB_N77_1;
}

device xc3s50 {
	chip CHIP0;
	bond cp132 = BOND0;
	bond pq208 = BOND1;
	bond tq144 = BOND2;
	bond vq100 = BOND3;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s50 {
	chip CHIP0;
	bond pqg208 = BOND1;
	bond vqg100 = BOND3;
	speed -4;
	speed -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
}

device xc3s200 {
	chip CHIP1;
	bond ft256 = BOND4;
	bond pq208 = BOND5;
	bond tq144 = BOND6;
	bond vq100 = BOND7;
	speed -4;
	speed -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s200 {
	chip CHIP1;
	bond ftg256 = BOND4;
	bond pqg208 = BOND5;
	bond tqg144 = BOND8;
	bond vqg100 = BOND7;
	speed -4;
	speed -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
}

device xc3s400 {
	chip CHIP2;
	bond fg320 = BOND9;
	bond fg456 = BOND10;
	bond ft256 = BOND11;
	bond pq208 = BOND12;
	bond tq144 = BOND13;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
}

device xa3s400 {
	chip CHIP2;
	bond fgg456 = BOND10;
	bond ftg256 = BOND11;
	bond pqg208 = BOND12;
	speed -4;
	speed -4Q;
	combo fgg456 -4;
	combo fgg456 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
}

device xc3s1000 {
	chip CHIP3;
	bond fg320 = BOND14;
	bond fg456 = BOND15;
	bond fg676 = BOND16;
	bond ft256 = BOND17;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo ft256 -4;
	combo ft256 -5;
}

device xa3s1000 {
	chip CHIP3;
	bond fgg456 = BOND15;
	bond ftg256 = BOND17;
	speed -4;
	speed -4Q;
	combo fgg456 -4;
	combo fgg456 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
}

device xc3s1000l {
	chip CHIP3;
	bond fg320 = BOND14;
	bond fg456 = BOND15;
	bond ft256 = BOND17;
	speed -4;
	combo fg320 -4;
	combo fg456 -4;
	combo ft256 -4;
}

device xc3s1500 {
	chip CHIP4;
	bond fg320 = BOND18;
	bond fg456 = BOND19;
	bond fg676 = BOND20;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
}

device xa3s1500 {
	chip CHIP4;
	bond fgg456 = BOND19;
	bond fgg676 = BOND20;
	speed -4;
	combo fgg456 -4;
	combo fgg676 -4;
}

device xc3s1500l {
	chip CHIP4;
	bond fg320 = BOND18;
	bond fg456 = BOND19;
	bond fg676 = BOND20;
	speed -4;
	combo fg320 -4;
	combo fg456 -4;
	combo fg676 -4;
}

device xc3s2000 {
	chip CHIP5;
	bond fg456 = BOND21;
	bond fg676 = BOND22;
	bond fg900 = BOND23;
	speed -4;
	speed -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
}

device xc3s4000 {
	chip CHIP6;
	bond fg1156 = BOND24;
	bond fg676 = BOND25;
	bond fg900 = BOND26;
	speed -4;
	speed -5;
	combo fg1156 -4;
	combo fg1156 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
}

device xc3s4000l {
	chip CHIP6;
	bond fg900 = BOND26;
	speed -4;
	combo fg900 -4;
}

device xc3s5000 {
	chip CHIP7;
	bond fg1156 = BOND27;
	bond fg676 = BOND28;
	bond fg900 = BOND29;
	speed -4;
	speed -5;
	combo fg1156 -4;
	combo fg1156 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
}

device xcexf10 {
	chip CHIP8;
	bond die = BOND30;
	speed -3;
	combo die -3;
}

device xcexf20 {
	chip CHIP9;
	bond die = BOND31;
	speed -3;
	combo die -3;
}

device xcexf40 {
	chip CHIP10;
	bond die = BOND32;
	speed -3;
	combo die -3;
}

device xc3s100e {
	chip CHIP11;
	bond cp132 = BOND33;
	bond tq144 = BOND34;
	bond vq100 = BOND35;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s100e {
	chip CHIP11;
	bond cpg132 = BOND33;
	bond tqg144 = BOND34;
	bond vqg100 = BOND35;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
}

device xc3s250e {
	chip CHIP12;
	bond cp132 = BOND36;
	bond ft256 = BOND37;
	bond pq208 = BOND38;
	bond tq144 = BOND39;
	bond vq100 = BOND40;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s250e {
	chip CHIP12;
	bond cpg132 = BOND36;
	bond ftg256 = BOND37;
	bond pqg208 = BOND38;
	bond tqg144 = BOND39;
	bond vqg100 = BOND40;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
}

device xc3s500e {
	chip CHIP13;
	bond cp132 = BOND41;
	bond fg320 = BOND42;
	bond ft256 = BOND43;
	bond pq208 = BOND44;
	bond vq100 = BOND45;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo fg320 -4;
	combo fg320 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s500e {
	chip CHIP13;
	bond cpg132 = BOND41;
	bond ftg256 = BOND43;
	bond pqg208 = BOND44;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
}

device xc3s1200e {
	chip CHIP14;
	bond fg320 = BOND46;
	bond fg400 = BOND47;
	bond ft256 = BOND48;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo ft256 -4;
	combo ft256 -5;
}

device xa3s1200e {
	chip CHIP14;
	bond fgg400 = BOND47;
	bond ftg256 = BOND48;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
}

device xc3s1600e {
	chip CHIP15;
	bond fg320 = BOND49;
	bond fg400 = BOND50;
	bond fg484 = BOND51;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo fg484 -4;
	combo fg484 -5;
}

device xa3s1600e {
	chip CHIP15;
	bond fgg400 = BOND50;
	bond fgg484 = BOND51;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
}

device xc3s50a {
	chip CHIP16;
	bond ft256 = BOND52;
	bond tq144 = BOND53;
	bond vq100 = BOND54;
	speed -4;
	speed -5;
	combo ft256 -4;
	combo ft256 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xc3s50an {
	chip CHIP16;
	bond ftg256 = BOND52;
	bond tqg144 = BOND53;
	speed -4;
	speed -5;
	combo ftg256 -4;
	combo ftg256 -5;
	combo tqg144 -4;
	combo tqg144 -5;
}

device xc3s200a {
	chip CHIP17;
	bond fg320 = BOND55;
	bond ft256 = BOND56;
	bond vq100 = BOND57;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo vq100 -4;
	combo vq100 -5;
}

device xa3s200a {
	chip CHIP17;
	bond ftg256 = BOND56;
	speed -4;
	speed -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
}

device xc3s200an {
	chip CHIP17;
	bond ftg256 = BOND56;
	speed -4;
	speed -5;
	combo ftg256 -4;
	combo ftg256 -5;
}

device xc3s400a {
	chip CHIP18;
	bond fg320 = BOND58;
	bond fg400 = BOND59;
	bond ft256 = BOND60;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo ft256 -4;
	combo ft256 -5;
}

device xa3s400a {
	chip CHIP18;
	bond fgg400 = BOND59;
	bond ftg256 = BOND60;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
}

device xc3s400an {
	chip CHIP18;
	bond fgg400 = BOND59;
	bond ftg256 = BOND60;
	speed -4;
	speed -5;
	combo fgg400 -4;
	combo fgg400 -5;
	combo ftg256 -4;
	combo ftg256 -5;
}

device xc3s700a {
	chip CHIP19;
	bond fg400 = BOND61;
	bond fg484 = BOND62;
	bond ft256 = BOND63;
	speed -4;
	speed -5;
	combo fg400 -4;
	combo fg400 -5;
	combo fg484 -4;
	combo fg484 -5;
	combo ft256 -4;
	combo ft256 -5;
}

device xa3s700a {
	chip CHIP19;
	bond fgg400 = BOND61;
	bond fgg484 = BOND62;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
}

device xc3s700an {
	chip CHIP19;
	bond fgg484 = BOND62;
	speed -4;
	speed -5;
	combo fgg484 -4;
	combo fgg484 -5;
}

device xc3s1400a {
	chip CHIP20;
	bond fg484 = BOND64;
	bond fg676 = BOND65;
	bond ft256 = BOND66;
	speed -4;
	speed -5;
	combo fg484 -4;
	combo fg484 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo ft256 -4;
	combo ft256 -5;
}

device xa3s1400a {
	chip CHIP20;
	bond fgg484 = BOND64;
	speed -4;
	speed -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
}

device xc3s1400an {
	chip CHIP20;
	bond fgg484 = BOND64;
	bond fgg676 = BOND65;
	speed -4;
	speed -5;
	combo fgg484 -4;
	combo fgg484 -5;
	combo fgg676 -4;
	combo fgg676 -5;
}

device xc3sd1800a {
	chip CHIP21;
	bond cs484 = BOND67;
	bond fg676 = BOND68;
	speed -4;
	speed -5;
	combo cs484 -4;
	combo cs484 -5;
	combo fg676 -4;
	combo fg676 -5;
}

device xa3sd1800a {
	chip CHIP21;
	bond csg484 = BOND67;
	bond fgg676 = BOND68;
	speed -4;
	speed -4Q;
	combo csg484 -4;
	combo csg484 -4Q;
	combo fgg676 -4;
	combo fgg676 -4Q;
}

device xc3sd3400a {
	chip CHIP22;
	bond cs484 = BOND69;
	bond fg676 = BOND70;
	speed -4;
	speed -5;
	combo cs484 -4;
	combo cs484 -5;
	combo fg676 -4;
	combo fg676 -5;
}

device xa3sd3400a {
	chip CHIP22;
	bond csg484 = BOND69;
	bond fgg676 = BOND70;
	speed -4;
	combo csg484 -4;
	combo fgg676 -4;
}

intdb {
	region_slot HCLK;
	region_slot LEAF;
	wire PULLUP: pullup;
	wire GCLK[0]: regional LEAF;
	wire GCLK[1]: regional LEAF;
	wire GCLK[2]: regional LEAF;
	wire GCLK[3]: regional LEAF;
	wire GCLK[4]: regional LEAF;
	wire GCLK[5]: regional LEAF;
	wire GCLK[6]: regional LEAF;
	wire GCLK[7]: regional LEAF;
	wire DCM_CLKPAD[0]: bel;
	wire DCM_CLKPAD[1]: bel;
	wire DCM_CLKPAD[2]: bel;
	wire DCM_CLKPAD[3]: bel;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX[8]: mux;
	wire OMUX[9]: mux;
	wire OMUX[10]: mux;
	wire OMUX[11]: mux;
	wire OMUX[12]: mux;
	wire OMUX[13]: mux;
	wire OMUX[14]: mux;
	wire OMUX[15]: mux;
	wire OMUX_S0: branch N;
	wire OMUX_W1: branch E;
	wire OMUX_WS1: branch N;
	wire OMUX_E2: branch W;
	wire OMUX_S2: branch N;
	wire OMUX_S3: branch N;
	wire OMUX_SE3: branch W;
	wire OMUX_S4: branch N;
	wire OMUX_S5: branch N;
	wire OMUX_SW5: branch E;
	wire OMUX_W6: branch E;
	wire OMUX_E7: branch W;
	wire OMUX_ES7: branch N;
	wire OMUX_E8: branch W;
	wire OMUX_EN8: branch S;
	wire OMUX_W9: branch E;
	wire OMUX_N9: branch S;
	wire OMUX_N10: branch S;
	wire OMUX_NW10: branch E;
	wire OMUX_N11: branch S;
	wire OMUX_N12: branch S;
	wire OMUX_NE12: branch W;
	wire OMUX_E13: branch W;
	wire OMUX_W14: branch E;
	wire OMUX_WN14: branch S;
	wire OMUX_N15: branch S;
	wire DBL_W0[0]: mux;
	wire DBL_W0[1]: mux;
	wire DBL_W0[2]: mux;
	wire DBL_W0[3]: mux;
	wire DBL_W0[4]: mux;
	wire DBL_W0[5]: mux;
	wire DBL_W0[6]: mux;
	wire DBL_W0[7]: mux;
	wire DBL_W1[0]: branch E;
	wire DBL_W1[1]: branch E;
	wire DBL_W1[2]: branch E;
	wire DBL_W1[3]: branch E;
	wire DBL_W1[4]: branch E;
	wire DBL_W1[5]: branch E;
	wire DBL_W1[6]: branch E;
	wire DBL_W1[7]: branch E;
	wire DBL_W2[0]: branch E;
	wire DBL_W2[1]: branch E;
	wire DBL_W2[2]: branch E;
	wire DBL_W2[3]: branch E;
	wire DBL_W2[4]: branch E;
	wire DBL_W2[5]: branch E;
	wire DBL_W2[6]: branch E;
	wire DBL_W2[7]: branch E;
	wire DBL_W2_N[0]: branch S;
	wire DBL_W2_N[1]: branch S;
	wire DBL_W2_N[2]: branch S;
	wire DBL_W2_N[3]: branch S;
	wire DBL_W2_N[4]: branch S;
	wire DBL_W2_N[5]: branch S;
	wire DBL_W2_N[6]: branch S;
	wire DBL_W2_N[7]: branch S;
	wire DBL_E0[0]: mux;
	wire DBL_E0[1]: mux;
	wire DBL_E0[2]: mux;
	wire DBL_E0[3]: mux;
	wire DBL_E0[4]: mux;
	wire DBL_E0[5]: mux;
	wire DBL_E0[6]: mux;
	wire DBL_E0[7]: mux;
	wire DBL_E1[0]: branch W;
	wire DBL_E1[1]: branch W;
	wire DBL_E1[2]: branch W;
	wire DBL_E1[3]: branch W;
	wire DBL_E1[4]: branch W;
	wire DBL_E1[5]: branch W;
	wire DBL_E1[6]: branch W;
	wire DBL_E1[7]: branch W;
	wire DBL_E2[0]: branch W;
	wire DBL_E2[1]: branch W;
	wire DBL_E2[2]: branch W;
	wire DBL_E2[3]: branch W;
	wire DBL_E2[4]: branch W;
	wire DBL_E2[5]: branch W;
	wire DBL_E2[6]: branch W;
	wire DBL_E2[7]: branch W;
	wire DBL_E2_S[0]: branch N;
	wire DBL_E2_S[1]: branch N;
	wire DBL_E2_S[2]: branch N;
	wire DBL_E2_S[3]: branch N;
	wire DBL_E2_S[4]: branch N;
	wire DBL_E2_S[5]: branch N;
	wire DBL_E2_S[6]: branch N;
	wire DBL_E2_S[7]: branch N;
	wire DBL_S0[0]: mux;
	wire DBL_S0[1]: mux;
	wire DBL_S0[2]: mux;
	wire DBL_S0[3]: mux;
	wire DBL_S0[4]: mux;
	wire DBL_S0[5]: mux;
	wire DBL_S0[6]: mux;
	wire DBL_S0[7]: mux;
	wire DBL_S1[0]: branch N;
	wire DBL_S1[1]: branch N;
	wire DBL_S1[2]: branch N;
	wire DBL_S1[3]: branch N;
	wire DBL_S1[4]: branch N;
	wire DBL_S1[5]: branch N;
	wire DBL_S1[6]: branch N;
	wire DBL_S1[7]: branch N;
	wire DBL_S2[0]: branch N;
	wire DBL_S2[1]: branch N;
	wire DBL_S2[2]: branch N;
	wire DBL_S2[3]: branch N;
	wire DBL_S2[4]: branch N;
	wire DBL_S2[5]: branch N;
	wire DBL_S2[6]: branch N;
	wire DBL_S2[7]: branch N;
	wire DBL_S3[0]: branch N;
	wire DBL_S3[1]: branch N;
	wire DBL_S3[2]: branch N;
	wire DBL_S3[3]: branch N;
	wire DBL_S3[4]: branch N;
	wire DBL_S3[5]: branch N;
	wire DBL_S3[6]: branch N;
	wire DBL_S3[7]: branch N;
	wire DBL_N0[0]: mux;
	wire DBL_N0[1]: mux;
	wire DBL_N0[2]: mux;
	wire DBL_N0[3]: mux;
	wire DBL_N0[4]: mux;
	wire DBL_N0[5]: mux;
	wire DBL_N0[6]: mux;
	wire DBL_N0[7]: mux;
	wire DBL_N1[0]: branch S;
	wire DBL_N1[1]: branch S;
	wire DBL_N1[2]: branch S;
	wire DBL_N1[3]: branch S;
	wire DBL_N1[4]: branch S;
	wire DBL_N1[5]: branch S;
	wire DBL_N1[6]: branch S;
	wire DBL_N1[7]: branch S;
	wire DBL_N2[0]: branch S;
	wire DBL_N2[1]: branch S;
	wire DBL_N2[2]: branch S;
	wire DBL_N2[3]: branch S;
	wire DBL_N2[4]: branch S;
	wire DBL_N2[5]: branch S;
	wire DBL_N2[6]: branch S;
	wire DBL_N2[7]: branch S;
	wire DBL_N3[0]: branch S;
	wire DBL_N3[1]: branch S;
	wire DBL_N3[2]: branch S;
	wire DBL_N3[3]: branch S;
	wire DBL_N3[4]: branch S;
	wire DBL_N3[5]: branch S;
	wire DBL_N3[6]: branch S;
	wire DBL_N3[7]: branch S;
	wire HEX_W0[0]: mux;
	wire HEX_W0[1]: mux;
	wire HEX_W0[2]: mux;
	wire HEX_W0[3]: mux;
	wire HEX_W0[4]: mux;
	wire HEX_W0[5]: mux;
	wire HEX_W0[6]: mux;
	wire HEX_W0[7]: mux;
	wire HEX_W1[0]: branch E;
	wire HEX_W1[1]: branch E;
	wire HEX_W1[2]: branch E;
	wire HEX_W1[3]: branch E;
	wire HEX_W1[4]: branch E;
	wire HEX_W1[5]: branch E;
	wire HEX_W1[6]: branch E;
	wire HEX_W1[7]: branch E;
	wire HEX_W2[0]: branch E;
	wire HEX_W2[1]: branch E;
	wire HEX_W2[2]: branch E;
	wire HEX_W2[3]: branch E;
	wire HEX_W2[4]: branch E;
	wire HEX_W2[5]: branch E;
	wire HEX_W2[6]: branch E;
	wire HEX_W2[7]: branch E;
	wire HEX_W3[0]: branch E;
	wire HEX_W3[1]: branch E;
	wire HEX_W3[2]: branch E;
	wire HEX_W3[3]: branch E;
	wire HEX_W3[4]: branch E;
	wire HEX_W3[5]: branch E;
	wire HEX_W3[6]: branch E;
	wire HEX_W3[7]: branch E;
	wire HEX_W4[0]: branch E;
	wire HEX_W4[1]: branch E;
	wire HEX_W4[2]: branch E;
	wire HEX_W4[3]: branch E;
	wire HEX_W4[4]: branch E;
	wire HEX_W4[5]: branch E;
	wire HEX_W4[6]: branch E;
	wire HEX_W4[7]: branch E;
	wire HEX_W5[0]: branch E;
	wire HEX_W5[1]: branch E;
	wire HEX_W5[2]: branch E;
	wire HEX_W5[3]: branch E;
	wire HEX_W5[4]: branch E;
	wire HEX_W5[5]: branch E;
	wire HEX_W5[6]: branch E;
	wire HEX_W5[7]: branch E;
	wire HEX_W6[0]: branch E;
	wire HEX_W6[1]: branch E;
	wire HEX_W6[2]: branch E;
	wire HEX_W6[3]: branch E;
	wire HEX_W6[4]: branch E;
	wire HEX_W6[5]: branch E;
	wire HEX_W6[6]: branch E;
	wire HEX_W6[7]: branch E;
	wire HEX_W6_N[0]: branch S;
	wire HEX_W6_N[1]: branch S;
	wire HEX_W6_N[2]: branch S;
	wire HEX_W6_N[3]: branch S;
	wire HEX_W6_N[4]: branch S;
	wire HEX_W6_N[5]: branch S;
	wire HEX_W6_N[6]: branch S;
	wire HEX_W6_N[7]: branch S;
	wire HEX_E0[0]: mux;
	wire HEX_E0[1]: mux;
	wire HEX_E0[2]: mux;
	wire HEX_E0[3]: mux;
	wire HEX_E0[4]: mux;
	wire HEX_E0[5]: mux;
	wire HEX_E0[6]: mux;
	wire HEX_E0[7]: mux;
	wire HEX_E1[0]: branch W;
	wire HEX_E1[1]: branch W;
	wire HEX_E1[2]: branch W;
	wire HEX_E1[3]: branch W;
	wire HEX_E1[4]: branch W;
	wire HEX_E1[5]: branch W;
	wire HEX_E1[6]: branch W;
	wire HEX_E1[7]: branch W;
	wire HEX_E2[0]: branch W;
	wire HEX_E2[1]: branch W;
	wire HEX_E2[2]: branch W;
	wire HEX_E2[3]: branch W;
	wire HEX_E2[4]: branch W;
	wire HEX_E2[5]: branch W;
	wire HEX_E2[6]: branch W;
	wire HEX_E2[7]: branch W;
	wire HEX_E3[0]: branch W;
	wire HEX_E3[1]: branch W;
	wire HEX_E3[2]: branch W;
	wire HEX_E3[3]: branch W;
	wire HEX_E3[4]: branch W;
	wire HEX_E3[5]: branch W;
	wire HEX_E3[6]: branch W;
	wire HEX_E3[7]: branch W;
	wire HEX_E4[0]: branch W;
	wire HEX_E4[1]: branch W;
	wire HEX_E4[2]: branch W;
	wire HEX_E4[3]: branch W;
	wire HEX_E4[4]: branch W;
	wire HEX_E4[5]: branch W;
	wire HEX_E4[6]: branch W;
	wire HEX_E4[7]: branch W;
	wire HEX_E5[0]: branch W;
	wire HEX_E5[1]: branch W;
	wire HEX_E5[2]: branch W;
	wire HEX_E5[3]: branch W;
	wire HEX_E5[4]: branch W;
	wire HEX_E5[5]: branch W;
	wire HEX_E5[6]: branch W;
	wire HEX_E5[7]: branch W;
	wire HEX_E6[0]: branch W;
	wire HEX_E6[1]: branch W;
	wire HEX_E6[2]: branch W;
	wire HEX_E6[3]: branch W;
	wire HEX_E6[4]: branch W;
	wire HEX_E6[5]: branch W;
	wire HEX_E6[6]: branch W;
	wire HEX_E6[7]: branch W;
	wire HEX_E6_S[0]: branch N;
	wire HEX_E6_S[1]: branch N;
	wire HEX_E6_S[2]: branch N;
	wire HEX_E6_S[3]: branch N;
	wire HEX_E6_S[4]: branch N;
	wire HEX_E6_S[5]: branch N;
	wire HEX_E6_S[6]: branch N;
	wire HEX_E6_S[7]: branch N;
	wire HEX_S0[0]: mux;
	wire HEX_S0[1]: mux;
	wire HEX_S0[2]: mux;
	wire HEX_S0[3]: mux;
	wire HEX_S0[4]: mux;
	wire HEX_S0[5]: mux;
	wire HEX_S0[6]: mux;
	wire HEX_S0[7]: mux;
	wire HEX_S1[0]: branch N;
	wire HEX_S1[1]: branch N;
	wire HEX_S1[2]: branch N;
	wire HEX_S1[3]: branch N;
	wire HEX_S1[4]: branch N;
	wire HEX_S1[5]: branch N;
	wire HEX_S1[6]: branch N;
	wire HEX_S1[7]: branch N;
	wire HEX_S2[0]: branch N;
	wire HEX_S2[1]: branch N;
	wire HEX_S2[2]: branch N;
	wire HEX_S2[3]: branch N;
	wire HEX_S2[4]: branch N;
	wire HEX_S2[5]: branch N;
	wire HEX_S2[6]: branch N;
	wire HEX_S2[7]: branch N;
	wire HEX_S3[0]: branch N;
	wire HEX_S3[1]: branch N;
	wire HEX_S3[2]: branch N;
	wire HEX_S3[3]: branch N;
	wire HEX_S3[4]: branch N;
	wire HEX_S3[5]: branch N;
	wire HEX_S3[6]: branch N;
	wire HEX_S3[7]: branch N;
	wire HEX_S4[0]: branch N;
	wire HEX_S4[1]: branch N;
	wire HEX_S4[2]: branch N;
	wire HEX_S4[3]: branch N;
	wire HEX_S4[4]: branch N;
	wire HEX_S4[5]: branch N;
	wire HEX_S4[6]: branch N;
	wire HEX_S4[7]: branch N;
	wire HEX_S5[0]: branch N;
	wire HEX_S5[1]: branch N;
	wire HEX_S5[2]: branch N;
	wire HEX_S5[3]: branch N;
	wire HEX_S5[4]: branch N;
	wire HEX_S5[5]: branch N;
	wire HEX_S5[6]: branch N;
	wire HEX_S5[7]: branch N;
	wire HEX_S6[0]: branch N;
	wire HEX_S6[1]: branch N;
	wire HEX_S6[2]: branch N;
	wire HEX_S6[3]: branch N;
	wire HEX_S6[4]: branch N;
	wire HEX_S6[5]: branch N;
	wire HEX_S6[6]: branch N;
	wire HEX_S6[7]: branch N;
	wire HEX_S7[0]: branch N;
	wire HEX_S7[1]: branch N;
	wire HEX_S7[2]: branch N;
	wire HEX_S7[3]: branch N;
	wire HEX_S7[4]: branch N;
	wire HEX_S7[5]: branch N;
	wire HEX_S7[6]: branch N;
	wire HEX_S7[7]: branch N;
	wire HEX_N0[0]: mux;
	wire HEX_N0[1]: mux;
	wire HEX_N0[2]: mux;
	wire HEX_N0[3]: mux;
	wire HEX_N0[4]: mux;
	wire HEX_N0[5]: mux;
	wire HEX_N0[6]: mux;
	wire HEX_N0[7]: mux;
	wire HEX_N1[0]: branch S;
	wire HEX_N1[1]: branch S;
	wire HEX_N1[2]: branch S;
	wire HEX_N1[3]: branch S;
	wire HEX_N1[4]: branch S;
	wire HEX_N1[5]: branch S;
	wire HEX_N1[6]: branch S;
	wire HEX_N1[7]: branch S;
	wire HEX_N2[0]: branch S;
	wire HEX_N2[1]: branch S;
	wire HEX_N2[2]: branch S;
	wire HEX_N2[3]: branch S;
	wire HEX_N2[4]: branch S;
	wire HEX_N2[5]: branch S;
	wire HEX_N2[6]: branch S;
	wire HEX_N2[7]: branch S;
	wire HEX_N3[0]: branch S;
	wire HEX_N3[1]: branch S;
	wire HEX_N3[2]: branch S;
	wire HEX_N3[3]: branch S;
	wire HEX_N3[4]: branch S;
	wire HEX_N3[5]: branch S;
	wire HEX_N3[6]: branch S;
	wire HEX_N3[7]: branch S;
	wire HEX_N4[0]: branch S;
	wire HEX_N4[1]: branch S;
	wire HEX_N4[2]: branch S;
	wire HEX_N4[3]: branch S;
	wire HEX_N4[4]: branch S;
	wire HEX_N4[5]: branch S;
	wire HEX_N4[6]: branch S;
	wire HEX_N4[7]: branch S;
	wire HEX_N5[0]: branch S;
	wire HEX_N5[1]: branch S;
	wire HEX_N5[2]: branch S;
	wire HEX_N5[3]: branch S;
	wire HEX_N5[4]: branch S;
	wire HEX_N5[5]: branch S;
	wire HEX_N5[6]: branch S;
	wire HEX_N5[7]: branch S;
	wire HEX_N6[0]: branch S;
	wire HEX_N6[1]: branch S;
	wire HEX_N6[2]: branch S;
	wire HEX_N6[3]: branch S;
	wire HEX_N6[4]: branch S;
	wire HEX_N6[5]: branch S;
	wire HEX_N6[6]: branch S;
	wire HEX_N6[7]: branch S;
	wire HEX_N7[0]: branch S;
	wire HEX_N7[1]: branch S;
	wire HEX_N7[2]: branch S;
	wire HEX_N7[3]: branch S;
	wire HEX_N7[4]: branch S;
	wire HEX_N7[5]: branch S;
	wire HEX_N7[6]: branch S;
	wire HEX_N7[7]: branch S;
	wire LH[0]: multi_branch W;
	wire LH[1]: multi_branch W;
	wire LH[2]: multi_branch W;
	wire LH[3]: multi_branch W;
	wire LH[4]: multi_branch W;
	wire LH[5]: multi_branch W;
	wire LH[6]: multi_branch W;
	wire LH[7]: multi_branch W;
	wire LH[8]: multi_branch W;
	wire LH[9]: multi_branch W;
	wire LH[10]: multi_branch W;
	wire LH[11]: multi_branch W;
	wire LH[12]: multi_branch W;
	wire LH[13]: multi_branch W;
	wire LH[14]: multi_branch W;
	wire LH[15]: multi_branch W;
	wire LH[16]: multi_branch W;
	wire LH[17]: multi_branch W;
	wire LH[18]: multi_branch W;
	wire LH[19]: multi_branch W;
	wire LH[20]: multi_branch W;
	wire LH[21]: multi_branch W;
	wire LH[22]: multi_branch W;
	wire LH[23]: multi_branch W;
	wire LV[0]: multi_branch S;
	wire LV[1]: multi_branch S;
	wire LV[2]: multi_branch S;
	wire LV[3]: multi_branch S;
	wire LV[4]: multi_branch S;
	wire LV[5]: multi_branch S;
	wire LV[6]: multi_branch S;
	wire LV[7]: multi_branch S;
	wire LV[8]: multi_branch S;
	wire LV[9]: multi_branch S;
	wire LV[10]: multi_branch S;
	wire LV[11]: multi_branch S;
	wire LV[12]: multi_branch S;
	wire LV[13]: multi_branch S;
	wire LV[14]: multi_branch S;
	wire LV[15]: multi_branch S;
	wire LV[16]: multi_branch S;
	wire LV[17]: multi_branch S;
	wire LV[18]: multi_branch S;
	wire LV[19]: multi_branch S;
	wire LV[20]: multi_branch S;
	wire LV[21]: multi_branch S;
	wire LV[22]: multi_branch S;
	wire LV[23]: multi_branch S;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_CLK[2]: mux;
	wire IMUX_CLK[3]: mux;
	wire IMUX_CLK_OPTINV[0]: mux;
	wire IMUX_CLK_OPTINV[1]: mux;
	wire IMUX_CLK_OPTINV[2]: mux;
	wire IMUX_CLK_OPTINV[3]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_SR[2]: mux;
	wire IMUX_SR[3]: mux;
	wire IMUX_SR_OPTINV[0]: mux;
	wire IMUX_SR_OPTINV[1]: mux;
	wire IMUX_SR_OPTINV[2]: mux;
	wire IMUX_SR_OPTINV[3]: mux;
	wire IMUX_CE[0]: mux;
	wire IMUX_CE[1]: mux;
	wire IMUX_CE[2]: mux;
	wire IMUX_CE[3]: mux;
	wire IMUX_CE_OPTINV[0]: mux;
	wire IMUX_CE_OPTINV[1]: mux;
	wire IMUX_CE_OPTINV[2]: mux;
	wire IMUX_CE_OPTINV[3]: mux;
	wire IMUX_IOCLK[0]: mux;
	wire IMUX_IOCLK[1]: mux;
	wire IMUX_IOCLK[2]: mux;
	wire IMUX_IOCLK[3]: mux;
	wire IMUX_IOCLK[4]: mux;
	wire IMUX_IOCLK[5]: mux;
	wire IMUX_IOCLK[6]: mux;
	wire IMUX_IOCLK[7]: mux;
	wire IMUX_FAN_BX[0]: mux;
	wire IMUX_FAN_BX[1]: mux;
	wire IMUX_FAN_BX[2]: mux;
	wire IMUX_FAN_BX[3]: mux;
	wire IMUX_FAN_BY[0]: mux;
	wire IMUX_FAN_BY[1]: mux;
	wire IMUX_FAN_BY[2]: mux;
	wire IMUX_FAN_BY[3]: mux;
	wire IMUX_FAN_BX_BOUNCE[0]: mux;
	wire IMUX_FAN_BX_BOUNCE[1]: mux;
	wire IMUX_FAN_BX_BOUNCE[2]: mux;
	wire IMUX_FAN_BX_BOUNCE[3]: mux;
	wire IMUX_FAN_BY_BOUNCE[0]: mux;
	wire IMUX_FAN_BY_BOUNCE[1]: mux;
	wire IMUX_FAN_BY_BOUNCE[2]: mux;
	wire IMUX_FAN_BY_BOUNCE[3]: mux;
	wire IMUX_DATA[0]: mux;
	wire IMUX_DATA[1]: mux;
	wire IMUX_DATA[2]: mux;
	wire IMUX_DATA[3]: mux;
	wire IMUX_DATA[4]: mux;
	wire IMUX_DATA[5]: mux;
	wire IMUX_DATA[6]: mux;
	wire IMUX_DATA[7]: mux;
	wire IMUX_DATA[8]: mux;
	wire IMUX_DATA[9]: mux;
	wire IMUX_DATA[10]: mux;
	wire IMUX_DATA[11]: mux;
	wire IMUX_DATA[12]: mux;
	wire IMUX_DATA[13]: mux;
	wire IMUX_DATA[14]: mux;
	wire IMUX_DATA[15]: mux;
	wire IMUX_DATA[16]: mux;
	wire IMUX_DATA[17]: mux;
	wire IMUX_DATA[18]: mux;
	wire IMUX_DATA[19]: mux;
	wire IMUX_DATA[20]: mux;
	wire IMUX_DATA[21]: mux;
	wire IMUX_DATA[22]: mux;
	wire IMUX_DATA[23]: mux;
	wire IMUX_DATA[24]: mux;
	wire IMUX_DATA[25]: mux;
	wire IMUX_DATA[26]: mux;
	wire IMUX_DATA[27]: mux;
	wire IMUX_DATA[28]: mux;
	wire IMUX_DATA[29]: mux;
	wire IMUX_DATA[30]: mux;
	wire IMUX_DATA[31]: mux;
	wire OUT_FAN[0]: bel;
	wire OUT_FAN[1]: bel;
	wire OUT_FAN[2]: bel;
	wire OUT_FAN[3]: bel;
	wire OUT_FAN[4]: bel;
	wire OUT_FAN[5]: bel;
	wire OUT_FAN[6]: bel;
	wire OUT_FAN[7]: bel;
	wire OUT_FAN_BEL[0]: bel;
	wire OUT_FAN_BEL[1]: bel;
	wire OUT_FAN_BEL[2]: bel;
	wire OUT_FAN_BEL[3]: bel;
	wire OUT_FAN_BEL[4]: bel;
	wire OUT_FAN_BEL[5]: bel;
	wire OUT_FAN_BEL[6]: bel;
	wire OUT_FAN_BEL[7]: bel;
	wire OUT_SEC[0]: bel;
	wire OUT_SEC[1]: bel;
	wire OUT_SEC[2]: bel;
	wire OUT_SEC[3]: bel;
	wire OUT_SEC[4]: bel;
	wire OUT_SEC[5]: bel;
	wire OUT_SEC[6]: bel;
	wire OUT_SEC[7]: bel;
	wire OUT_SEC[8]: bel;
	wire OUT_SEC[9]: bel;
	wire OUT_SEC[10]: bel;
	wire OUT_SEC[11]: bel;
	wire OUT_SEC[12]: bel;
	wire OUT_SEC[13]: bel;
	wire OUT_SEC[14]: bel;
	wire OUT_SEC[15]: bel;
	wire OUT_SEC_BEL[0]: bel;
	wire OUT_SEC_BEL[1]: bel;
	wire OUT_SEC_BEL[2]: bel;
	wire OUT_SEC_BEL[3]: bel;
	wire OUT_SEC_BEL[4]: bel;
	wire OUT_SEC_BEL[5]: bel;
	wire OUT_SEC_BEL[6]: bel;
	wire OUT_SEC_BEL[7]: bel;
	wire OUT_SEC_BEL[8]: bel;
	wire OUT_SEC_BEL[9]: bel;
	wire OUT_SEC_BEL[10]: bel;
	wire OUT_SEC_BEL[11]: bel;
	wire OUT_SEC_BEL[12]: bel;
	wire OUT_SEC_BEL[13]: bel;
	wire OUT_SEC_BEL[14]: bel;
	wire OUT_SEC_BEL[15]: bel;
	wire OUT_HALF0[0]: bel;
	wire OUT_HALF0[1]: bel;
	wire OUT_HALF0[2]: bel;
	wire OUT_HALF0[3]: bel;
	wire OUT_HALF1[0]: bel;
	wire OUT_HALF1[1]: bel;
	wire OUT_HALF1[2]: bel;
	wire OUT_HALF1[3]: bel;
	wire OUT_HALF0_BEL[0]: bel;
	wire OUT_HALF0_BEL[1]: bel;
	wire OUT_HALF0_BEL[2]: bel;
	wire OUT_HALF0_BEL[3]: bel;
	wire OUT_HALF1_BEL[0]: bel;
	wire OUT_HALF1_BEL[1]: bel;
	wire OUT_HALF1_BEL[2]: bel;
	wire OUT_HALF1_BEL[3]: bel;
	wire IMUX_BUFG_CLK[0]: mux;
	wire IMUX_BUFG_CLK[1]: mux;
	wire IMUX_BUFG_CLK[2]: mux;
	wire IMUX_BUFG_CLK[3]: mux;
	wire IMUX_BUFG_SEL[0]: mux;
	wire IMUX_BUFG_SEL[1]: mux;
	wire IMUX_BUFG_SEL[2]: mux;
	wire IMUX_BUFG_SEL[3]: mux;
	wire OUT_BUFG[0]: bel;
	wire OUT_BUFG[1]: bel;
	wire OUT_BUFG[2]: bel;
	wire OUT_BUFG[3]: bel;

	tile_slot INT {
		bel_slot INT: routing;
		bel_slot RLL: legacy;
		bel_slot PTE2OMUX[0]: legacy;
		bel_slot PTE2OMUX[1]: legacy;
		bel_slot PTE2OMUX[2]: legacy;
		bel_slot PTE2OMUX[3]: legacy;

		tile_class INT_CLB {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_CLB_FC {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_IOI_S3 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_IOI_FC {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[6][2], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[6][5]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][2], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][5]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[6][13], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[6][10]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][13], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][10]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[6][18], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[6][21]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][18], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][21]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[6][29], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[6][26]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][29], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][26]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[6][34], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[6][37]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][34], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][37]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[6][45], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[6][42]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][45], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][42]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[6][50], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[6][53]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][50], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][53]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[6][61], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[6][58]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][61], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][58]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_IOI_S3E {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_IOI_S3A_WE {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][4], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][3], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][11], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][12], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][20], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][19], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][27], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][28], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][36], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][35], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][43], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][44], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][52], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][51], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][59], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][60], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_IOI_S3A_SN {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00000110,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b00001101,
					OMUX_E8 = 0b00110000,
					OMUX_W9 = 0b00001110,
					OMUX_N11 = 0b01000100,
					DBL_W0[4] = 0b01010000,
					DBL_W1[4] = 0b10001100,
					DBL_W1[5] = 0b00010010,
					DBL_W2[4] = 0b00011010,
					DBL_W2[5] = 0b01001100,
					DBL_E0[5] = 0b10011000,
					DBL_E1[4] = 0b00111000,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b01011000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b00111100,
					DBL_S1[4] = 0b00000101,
					DBL_S1[5] = 0b10011100,
					DBL_S2[4] = 0b00101100,
					DBL_S2[5] = 0b00010001,
					DBL_N1[4] = 0b00011001,
					DBL_N1[5] = 0b00011101,
					DBL_N2[4] = 0b01000000,
					DBL_N2[5] = 0b00011110,
					IMUX_FAN_BX[0] = 0b00000100,
					IMUX_FAN_BX[1] = 0b00100000,
					OUT_FAN[1] = 0b01011100,
					OUT_FAN[6] = 0b10000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_BRAM_S3 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[6];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0 RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_BRAM_S3E {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[6];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0 RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_BRAM_S3A_03 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[6];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0 RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_BRAM_S3A_12 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[6];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0 RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_BRAM_S3ADSP {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				permabuf IMUX_FAN_BX_BOUNCE[0] = IMUX_FAN_BX[0];
				permabuf IMUX_FAN_BX_BOUNCE[1] = IMUX_FAN_BX[1];
				permabuf IMUX_FAN_BX_BOUNCE[2] = IMUX_FAN_BX[2];
				permabuf IMUX_FAN_BX_BOUNCE[3] = IMUX_FAN_BX[3];
				permabuf IMUX_FAN_BY_BOUNCE[0] = IMUX_FAN_BY[0];
				permabuf IMUX_FAN_BY_BOUNCE[1] = IMUX_FAN_BY[1];
				permabuf IMUX_FAN_BY_BOUNCE[2] = IMUX_FAN_BY[2];
				permabuf IMUX_FAN_BY_BOUNCE[3] = IMUX_FAN_BY[3];
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[6];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0 RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_DCM {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][36], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[4][32], MAIN[4][33], MAIN[4][34], MAIN[4][35], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[4] = 0b000100100000000,
					DBL_W2[4] = 0b000101000000000,
					DBL_E0[4] = 0b000011000000000,
					DBL_E1[4] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[5][27], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[5][31], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[3] = 0b000100100000000,
					DBL_W2[3] = 0b000101000000000,
					DBL_E0[3] = 0b000011000000000,
					DBL_E1[3] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[5][36], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[5][32], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[4] = 0b000100100000000,
					DBL_W2[4] = 0b000101000000000,
					DBL_E0[4] = 0b000011000000000,
					DBL_E1[4] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			bel PTE2OMUX[0] {
				input CLKFB = IMUX_CLK_OPTINV[3];
				input CTLGO = IMUX_DATA[31];
				input CTLSEL1 = IMUX_DATA[3];
				output OUT = OUT_SEC[12];
				input RST = IMUX_DATA[19];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel PTE2OMUX[1] {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CTLOSC1 = IMUX_DATA[30];
				input FREEZEDFS = IMUX_DATA[26];
				output OUT = OUT_SEC[13];
				input PSINCDEC = IMUX_DATA[18];
				input STSADRS3 = IMUX_DATA[22];
			}

			bel PTE2OMUX[2] {
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input FREEZEDLL = IMUX_DATA[25];
				output OUT = OUT_SEC[14];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = IMUX_DATA[17];
				input STSADRS2 = IMUX_DATA[21];
			}

			bel PTE2OMUX[3] {
				input CTLMODE = IMUX_DATA[24];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				output OUT = OUT_SEC[15];
				input STSADRS1 = IMUX_DATA[20];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
			// wire IMUX_CLK_OPTINV[1]             PTE2OMUX[2].PSCLK
			// wire IMUX_CLK_OPTINV[2]             PTE2OMUX[1].CLKIN
			// wire IMUX_CLK_OPTINV[3]             PTE2OMUX[0].CLKFB
			// wire IMUX_DATA[2]                   PTE2OMUX[2].CTLSEL0
			// wire IMUX_DATA[3]                   PTE2OMUX[0].CTLSEL1
			// wire IMUX_DATA[16]                  PTE2OMUX[3].DSSEN
			// wire IMUX_DATA[17]                  PTE2OMUX[2].PSEN
			// wire IMUX_DATA[18]                  PTE2OMUX[1].PSINCDEC
			// wire IMUX_DATA[19]                  PTE2OMUX[0].RST
			// wire IMUX_DATA[20]                  PTE2OMUX[3].STSADRS1
			// wire IMUX_DATA[21]                  PTE2OMUX[2].STSADRS2
			// wire IMUX_DATA[22]                  PTE2OMUX[1].STSADRS3
			// wire IMUX_DATA[23]                  PTE2OMUX[0].STSADRS4
			// wire IMUX_DATA[24]                  PTE2OMUX[3].CTLMODE
			// wire IMUX_DATA[25]                  PTE2OMUX[2].FREEZEDLL
			// wire IMUX_DATA[26]                  PTE2OMUX[1].FREEZEDFS
			// wire IMUX_DATA[27]                  PTE2OMUX[0].STSADRS0
			// wire IMUX_DATA[28]                  PTE2OMUX[3].CTLSEL2
			// wire IMUX_DATA[29]                  PTE2OMUX[2].CTLOSC2
			// wire IMUX_DATA[30]                  PTE2OMUX[1].CTLOSC1
			// wire IMUX_DATA[31]                  PTE2OMUX[0].CTLGO
			// wire OUT_SEC[12]                    PTE2OMUX[0].OUT
			// wire OUT_SEC[13]                    PTE2OMUX[1].OUT
			// wire OUT_SEC[14]                    PTE2OMUX[2].OUT
			// wire OUT_SEC[15]                    PTE2OMUX[3].OUT
		}

		tile_class INT_DCM_S3_DUMMY {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[14][22], MAIN[13][20]] {
					OMUX_WN14 = 0b010001,
					DBL_W2[0] = 0b100001,
					DBL_W2[2] = 0b110001,
					DBL_S1[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[14][54], MAIN[13][52]] {
					OMUX_SW5 = 0b000001,
					OMUX_W9 = 0b010001,
					DBL_W2[4] = 0b100001,
					DBL_W2[6] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[13][60], MAIN[14][62]] {
					OMUX_S0 = 0b010001,
					OMUX_WS1 = 0b000010,
					DBL_W2[5] = 0b100010,
					DBL_W2[7] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[15][22], MAIN[13][23], MAIN[13][22], MAIN[13][21]] {
					OMUX_NE12 = 0b000001,
					DBL_E2[2] = 0b010001,
					DBL_E2[4] = 0b110001,
					DBL_S1[2] = 0b110010,
					DBL_S2[4] = 0b010010,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b010100,
					HEX_W6[2] = 0b101000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b100100,
					HEX_N3[2] = 0b011000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][2], MAIN[15][3], MAIN[13][0], MAIN[15][1], MAIN[13][1], MAIN[13][2]] {
					OMUX_S0 = 0b000001,
					DBL_W1[0] = 0b010010,
					DBL_W2_N[6] = 0b010100,
					DBL_E1[0] = 0b110010,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110001,
					DBL_S2[2] = 0b010001,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b100100,
					HEX_E3[0] = 0b011000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b101000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][17], MAIN[13][18]] {
					OMUX_S4 = 0b010001,
					DBL_W1[2] = 0b100010,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110010,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][26], MAIN[15][27], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b010010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b010100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b010001,
					HEX_W3[3] = 0b011000,
					HEX_W6[2] = 0b101000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b100010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][57], MAIN[13][56], MAIN[13][58]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[7] = 0b100010,
					DBL_W2[5] = 0b110010,
					DBL_E1[7] = 0b110100,
					DBL_E2_S[0] = 0b100100,
					DBL_S2[7] = 0b110001,
					DBL_S3[1] = 0b100001,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000010,
					HEX_S6[7] = 0b010010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[13][3]] {
					OMUX_EN8 = 0b000001,
					OMUX_N9 = 0b010001,
					DBL_W1[0] = 0b100010,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110010,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100001,
					DBL_N3[6] = 0b110001,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[13][19]] {
					OMUX_W1 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[2] = 0b100010,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110010,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110001,
					DBL_N2[2] = 0b100001,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][57], MAIN[14][56], MAIN[13][59]] {
					OMUX_W9 = 0b010001,
					OMUX_N11 = 0b000001,
					DBL_W1[7] = 0b100010,
					DBL_W2[5] = 0b110010,
					DBL_E1[7] = 0b110100,
					DBL_E2_S[0] = 0b100100,
					DBL_N2[5] = 0b110001,
					DBL_N2[7] = 0b100001,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000010,
					HEX_S6[7] = 0b010010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[18][21], MAIN[16][23], MAIN[16][22]] {
					OMUX_WN14 = 0b01001,
					HEX_W6[0] = 0b10001,
					HEX_W6[2] = 0b11001,
					HEX_S3[2] = 0b11010,
					HEX_S6[4] = 0b00010,
					HEX_N3[2] = 0b10100,
					HEX_N6[1] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[18][53], MAIN[16][55], MAIN[16][54]] {
					OMUX_SW5 = 0b00001,
					OMUX_W9 = 0b01001,
					HEX_W6[4] = 0b10001,
					HEX_W6[6] = 0b11001,
					HEX_S3[6] = 0b11010,
					HEX_S7[0] = 0b00010,
					HEX_N3[6] = 0b10100,
					HEX_N6[5] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[18][60], MAIN[17][63]] {
					OMUX_S0 = 0b01001,
					OMUX_WS1 = 0b00010,
					HEX_W6[5] = 0b10010,
					HEX_W6[7] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][21], MAIN[16][20], MAIN[17][23], MAIN[17][22], MAIN[18][20]] {
					OMUX_NE12 = 0b00001,
					HEX_E6[2] = 0b01001,
					HEX_E6[4] = 0b11001,
					HEX_S3[2] = 0b11010,
					HEX_S6[4] = 0b00010,
					HEX_N3[2] = 0b01100,
					HEX_N6[1] = 0b10010,
					LH[6] = 0b01010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][55], MAIN[17][54], MAIN[18][52]] {
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11010,
					HEX_S7[0] = 0b00010,
					HEX_N3[6] = 0b10100,
					HEX_N6[5] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][0], MAIN[17][1], MAIN[18][3]] {
					OMUX_S0 = 0b00001,
					HEX_W3[0] = 0b01010,
					HEX_W6_N[6] = 0b00010,
					HEX_E3[0] = 0b11010,
					HEX_E6[1] = 0b10010,
					HEX_S6[0] = 0b11001,
					HEX_S6[2] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][16], MAIN[17][17], MAIN[18][19]] {
					OMUX_S4 = 0b01001,
					HEX_W3[2] = 0b01010,
					HEX_W6[0] = 0b00010,
					HEX_E3[2] = 0b11010,
					HEX_E6[3] = 0b10010,
					HEX_S6[2] = 0b11001,
					HEX_S6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][26], MAIN[17][27], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b01010,
					HEX_W6[1] = 0b01100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b01001,
					LV[6] = 0b10010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[18][58], MAIN[16][56], MAIN[16][57]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[7] = 0b10010,
					HEX_W6[5] = 0b10100,
					HEX_E3[7] = 0b11010,
					HEX_E6_S[0] = 0b00010,
					HEX_S6[7] = 0b11001,
					HEX_S7[1] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[18][2], MAIN[16][0], MAIN[16][1]] {
					OMUX_EN8 = 0b00001,
					OMUX_N9 = 0b01001,
					HEX_W3[0] = 0b01010,
					HEX_W6_N[6] = 0b00010,
					HEX_E3[0] = 0b11010,
					HEX_E6[1] = 0b10010,
					HEX_N6[0] = 0b10001,
					HEX_N7[6] = 0b11001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[18][18], MAIN[16][16], MAIN[16][17]] {
					OMUX_W1 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[2] = 0b01010,
					HEX_W6[0] = 0b00010,
					HEX_E3[2] = 0b11010,
					HEX_E6[3] = 0b10010,
					HEX_N6[0] = 0b11001,
					HEX_N6[2] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][56], MAIN[17][57], MAIN[18][59]] {
					OMUX_W9 = 0b01001,
					OMUX_N11 = 0b00001,
					HEX_W3[7] = 0b10010,
					HEX_W6[5] = 0b10100,
					HEX_E3[7] = 0b11010,
					HEX_E6_S[0] = 0b00010,
					HEX_N6[5] = 0b11001,
					HEX_N6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][41], MAIN[18][40]] {
					OMUX_S4 = 0b101,
					DBL_W1[4] = 0b001,
					DBL_E1[4] = 0b010,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][32], MAIN[18][33]] {
					OMUX_S4 = 0b101,
					DBL_W1[4] = 0b001,
					DBL_E1[4] = 0b010,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][0], MAIN[18][1], MAIN[18][6]] {
					OMUX_E2 = 0b00001,
					DBL_W1[1] = 0b11010,
					DBL_E1[2] = 0b01001,
					HEX_E1[0] = 0b10100,
					HEX_E2[0] = 0b01010,
					HEX_E3[0] = 0b11001,
					HEX_E4[0] = 0b11100,
					HEX_E5[0] = 0b00100,
					HEX_E6[0] = 0b00010,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][57], MAIN[18][63]] {
					OMUX_W9 = 0b00001,
					DBL_W1[7] = 0b00010,
					DBL_E1[7] = 0b01001,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10001,
					HEX_W3[6] = 0b01010,
					HEX_W4[6] = 0b11001,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][17], MAIN[18][16], MAIN[18][15]] {
					OMUX_E2 = 0b00001,
					DBL_W1[1] = 0b11010,
					DBL_E1[2] = 0b01001,
					HEX_E1[0] = 0b10100,
					HEX_E2[0] = 0b01010,
					HEX_E3[0] = 0b11001,
					HEX_E4[0] = 0b11100,
					HEX_E5[0] = 0b00100,
					HEX_E6[0] = 0b00010,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][48], MAIN[18][46]] {
					OMUX_W9 = 0b00001,
					DBL_W1[7] = 0b00010,
					DBL_E1[7] = 0b01001,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10001,
					HEX_W3[6] = 0b01010,
					HEX_W4[6] = 0b11001,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
		}

		tile_class INT_DCM_S3E_DUMMY {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][7], MAIN[6][5], MAIN[6][3], MAIN[7][4], MAIN[6][7], MAIN[6][6]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[1] @[MAIN[7][6], MAIN[7][5], MAIN[6][4], MAIN[7][3], MAIN[6][1], MAIN[6][0]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[2] @[MAIN[7][8], MAIN[6][10], MAIN[6][12], MAIN[7][11], MAIN[6][9], MAIN[6][8]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[3] @[MAIN[7][9], MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[6][15], MAIN[6][14]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[4] @[MAIN[7][23], MAIN[6][21], MAIN[6][19], MAIN[7][20], MAIN[6][23], MAIN[6][22]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[5] @[MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[7][19], MAIN[6][17], MAIN[6][16]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[6] @[MAIN[7][24], MAIN[6][26], MAIN[6][28], MAIN[7][27], MAIN[6][25], MAIN[6][24]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[7] @[MAIN[7][25], MAIN[7][26], MAIN[6][27], MAIN[7][28], MAIN[6][31], MAIN[6][30]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[8] @[MAIN[7][39], MAIN[6][37], MAIN[6][35], MAIN[7][36], MAIN[6][39], MAIN[6][38]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[9] @[MAIN[7][38], MAIN[7][37], MAIN[6][36], MAIN[7][35], MAIN[6][33], MAIN[6][32]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[10] @[MAIN[7][40], MAIN[6][42], MAIN[6][44], MAIN[7][43], MAIN[6][41], MAIN[6][40]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[11] @[MAIN[7][41], MAIN[7][42], MAIN[6][43], MAIN[7][44], MAIN[6][47], MAIN[6][46]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[12] @[MAIN[7][55], MAIN[6][53], MAIN[6][51], MAIN[7][52], MAIN[6][55], MAIN[6][54]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[13] @[MAIN[7][54], MAIN[7][53], MAIN[6][52], MAIN[7][51], MAIN[6][49], MAIN[6][48]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[14] @[MAIN[7][56], MAIN[6][58], MAIN[6][60], MAIN[7][59], MAIN[6][57], MAIN[6][56]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[15] @[MAIN[7][57], MAIN[7][58], MAIN[6][59], MAIN[7][60], MAIN[6][63], MAIN[6][62]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
			}

			bel RLL {
				input LH0 = HEX_E0[4];
				input LH12 = HEX_W0[4];
				input LH18 = HEX_E0[3];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[0];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_E0[6];
				input LV6 = HEX_W0[7];
			}

			bel PTE2OMUX[0] {
				input CLKFB = IMUX_CLK_OPTINV[3];
				input CTLGO = IMUX_DATA[31];
				input CTLSEL1 = IMUX_DATA[3];
				output OUT = OUT_SEC[12];
				input RST = IMUX_DATA[19];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel PTE2OMUX[1] {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CTLOSC1 = IMUX_DATA[30];
				input FREEZEDFS = IMUX_DATA[26];
				output OUT = OUT_SEC[13];
				input PSINCDEC = IMUX_DATA[18];
				input STSADRS3 = IMUX_DATA[22];
			}

			bel PTE2OMUX[2] {
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input FREEZEDLL = IMUX_DATA[25];
				output OUT = OUT_SEC[14];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = IMUX_DATA[17];
				input STSADRS2 = IMUX_DATA[21];
			}

			bel PTE2OMUX[3] {
				input CTLMODE = IMUX_DATA[24];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				output OUT = OUT_SEC[15];
				input STSADRS1 = IMUX_DATA[20];
			}

			// wire HEX_W0[0]                      RLL.LV0
			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH12
			// wire HEX_W0[7]                      RLL.LV6
			// wire HEX_E0[3]                      RLL.LH18
			// wire HEX_E0[4]                      RLL.LH0
			// wire HEX_E0[6]                      RLL.LV18
			// wire IMUX_CLK_OPTINV[1]             PTE2OMUX[2].PSCLK
			// wire IMUX_CLK_OPTINV[2]             PTE2OMUX[1].CLKIN
			// wire IMUX_CLK_OPTINV[3]             PTE2OMUX[0].CLKFB
			// wire IMUX_DATA[2]                   PTE2OMUX[2].CTLSEL0
			// wire IMUX_DATA[3]                   PTE2OMUX[0].CTLSEL1
			// wire IMUX_DATA[16]                  PTE2OMUX[3].DSSEN
			// wire IMUX_DATA[17]                  PTE2OMUX[2].PSEN
			// wire IMUX_DATA[18]                  PTE2OMUX[1].PSINCDEC
			// wire IMUX_DATA[19]                  PTE2OMUX[0].RST
			// wire IMUX_DATA[20]                  PTE2OMUX[3].STSADRS1
			// wire IMUX_DATA[21]                  PTE2OMUX[2].STSADRS2
			// wire IMUX_DATA[22]                  PTE2OMUX[1].STSADRS3
			// wire IMUX_DATA[23]                  PTE2OMUX[0].STSADRS4
			// wire IMUX_DATA[24]                  PTE2OMUX[3].CTLMODE
			// wire IMUX_DATA[25]                  PTE2OMUX[2].FREEZEDLL
			// wire IMUX_DATA[26]                  PTE2OMUX[1].FREEZEDFS
			// wire IMUX_DATA[27]                  PTE2OMUX[0].STSADRS0
			// wire IMUX_DATA[28]                  PTE2OMUX[3].CTLSEL2
			// wire IMUX_DATA[29]                  PTE2OMUX[2].CTLOSC2
			// wire IMUX_DATA[30]                  PTE2OMUX[1].CTLOSC1
			// wire IMUX_DATA[31]                  PTE2OMUX[0].CTLGO
			// wire OUT_SEC[12]                    PTE2OMUX[0].OUT
			// wire OUT_SEC[13]                    PTE2OMUX[1].OUT
			// wire OUT_SEC[14]                    PTE2OMUX[2].OUT
			// wire OUT_SEC[15]                    PTE2OMUX[3].OUT
		}
	}

	tile_slot INTF {
		bel_slot INTF_TESTMUX: routing;
	}

	tile_slot BEL {
		bel_slot SLICE[0]: legacy;
		bel_slot SLICE[1]: legacy;
		bel_slot SLICE[2]: legacy;
		bel_slot SLICE[3]: legacy;
		bel_slot TBUF[0]: legacy;
		bel_slot TBUF[1]: legacy;
		bel_slot TBUS: legacy;
		bel_slot IOI[0]: legacy;
		bel_slot IOI[1]: legacy;
		bel_slot IOI[2]: legacy;
		bel_slot IOI[3]: legacy;
		bel_slot IBUF[0]: legacy;
		bel_slot IBUF[1]: legacy;
		bel_slot IBUF[2]: legacy;
		bel_slot IBUF[3]: legacy;
		bel_slot OBUF[0]: legacy;
		bel_slot OBUF[1]: legacy;
		bel_slot OBUF[2]: legacy;
		bel_slot OBUF[3]: legacy;
		bel_slot BRAM: legacy;
		bel_slot MULT: legacy;
		bel_slot DSP: legacy;
		bel_slot DSP_TESTMUX: routing;
		bel_slot DCM: legacy;
		bel_slot GT: legacy;
		bel_slot GT10: legacy;
		bel_slot IPAD_RXP: legacy;
		bel_slot IPAD_RXN: legacy;
		bel_slot OPAD_TXP: legacy;
		bel_slot OPAD_TXN: legacy;
		bel_slot PPC405: legacy;
		bel_slot DCI[0]: legacy;
		bel_slot DCI[1]: legacy;
		bel_slot DCIRESET[0]: legacy;
		bel_slot DCIRESET[1]: legacy;
		bel_slot STARTUP: legacy;
		bel_slot CAPTURE: legacy;
		bel_slot ICAP: legacy;
		bel_slot SPI_ACCESS: legacy;
		bel_slot PMV: legacy;
		bel_slot DNA_PORT: legacy;
		bel_slot BSCAN: legacy;
		bel_slot JTAGPPC: legacy;
		bel_slot DCMCONN_S3E: legacy;
		bel_slot BREFCLK_INT: legacy;
		bel_slot RANDOR_OUT: legacy;
		bel_slot MISR: legacy;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel SLICE[0] {
				input BX = IMUX_FAN_BX[0];
				input BY = IMUX_FAN_BY[0];
				input CE = IMUX_CE_OPTINV[0];
				input CLK = IMUX_CLK_OPTINV[0];
				input F1 = IMUX_DATA[0];
				input F2 = IMUX_DATA[4];
				input F3 = IMUX_DATA[8];
				input F4 = IMUX_DATA[12];
				input G1 = IMUX_DATA[16];
				input G2 = IMUX_DATA[20];
				input G3 = IMUX_DATA[24];
				input G4 = IMUX_DATA[28];
				input SR = IMUX_SR_OPTINV[0];
				output X = OUT_FAN[0];
				output XB = OUT_SEC[0];
				output XQ = OUT_SEC[8];
				output Y = OUT_FAN[4];
				output YB = OUT_SEC[4];
				output YQ = OUT_SEC[12];
			}

			bel SLICE[1] {
				input BX = IMUX_FAN_BX[1];
				input BY = IMUX_FAN_BY[1];
				input CE = IMUX_CE_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[1];
				input F1 = IMUX_DATA[1];
				input F2 = IMUX_DATA[5];
				input F3 = IMUX_DATA[9];
				input F4 = IMUX_DATA[13];
				input G1 = IMUX_DATA[17];
				input G2 = IMUX_DATA[21];
				input G3 = IMUX_DATA[25];
				input G4 = IMUX_DATA[29];
				input SR = IMUX_SR_OPTINV[1];
				output X = OUT_FAN[1];
				output XB = OUT_SEC[1];
				output XQ = OUT_SEC[9];
				output Y = OUT_FAN[5];
				output YB = OUT_SEC[5];
				output YQ = OUT_SEC[13];
			}

			bel SLICE[2] {
				input BX = IMUX_FAN_BX[2];
				input BY = IMUX_FAN_BY[2];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[2];
				input F1 = IMUX_DATA[2];
				input F2 = IMUX_DATA[6];
				input F3 = IMUX_DATA[10];
				input F4 = IMUX_DATA[14];
				input G1 = IMUX_DATA[18];
				input G2 = IMUX_DATA[22];
				input G3 = IMUX_DATA[26];
				input G4 = IMUX_DATA[30];
				input SR = IMUX_SR_OPTINV[2];
				output X = OUT_FAN[2];
				output XB = OUT_SEC[2];
				output XQ = OUT_SEC[10];
				output Y = OUT_FAN[6];
				output YB = OUT_SEC[6];
				output YQ = OUT_SEC[14];
			}

			bel SLICE[3] {
				input BX = IMUX_FAN_BX[3];
				input BY = IMUX_FAN_BY[3];
				input CE = IMUX_CE_OPTINV[3];
				input CLK = IMUX_CLK_OPTINV[3];
				input F1 = IMUX_DATA[3];
				input F2 = IMUX_DATA[7];
				input F3 = IMUX_DATA[11];
				input F4 = IMUX_DATA[15];
				input G1 = IMUX_DATA[19];
				input G2 = IMUX_DATA[23];
				input G3 = IMUX_DATA[27];
				input G4 = IMUX_DATA[31];
				input SR = IMUX_SR_OPTINV[3];
				output X = OUT_FAN[3];
				output XB = OUT_SEC[3];
				output XQ = OUT_SEC[11];
				output Y = OUT_FAN[7];
				output YB = OUT_SEC[7];
				output YQ = OUT_SEC[15];
			}

			// wire IMUX_CLK_OPTINV[0]             SLICE[0].CLK
			// wire IMUX_CLK_OPTINV[1]             SLICE[1].CLK
			// wire IMUX_CLK_OPTINV[2]             SLICE[2].CLK
			// wire IMUX_CLK_OPTINV[3]             SLICE[3].CLK
			// wire IMUX_SR_OPTINV[0]              SLICE[0].SR
			// wire IMUX_SR_OPTINV[1]              SLICE[1].SR
			// wire IMUX_SR_OPTINV[2]              SLICE[2].SR
			// wire IMUX_SR_OPTINV[3]              SLICE[3].SR
			// wire IMUX_CE_OPTINV[0]              SLICE[0].CE
			// wire IMUX_CE_OPTINV[1]              SLICE[1].CE
			// wire IMUX_CE_OPTINV[2]              SLICE[2].CE
			// wire IMUX_CE_OPTINV[3]              SLICE[3].CE
			// wire IMUX_FAN_BX[0]                 SLICE[0].BX
			// wire IMUX_FAN_BX[1]                 SLICE[1].BX
			// wire IMUX_FAN_BX[2]                 SLICE[2].BX
			// wire IMUX_FAN_BX[3]                 SLICE[3].BX
			// wire IMUX_FAN_BY[0]                 SLICE[0].BY
			// wire IMUX_FAN_BY[1]                 SLICE[1].BY
			// wire IMUX_FAN_BY[2]                 SLICE[2].BY
			// wire IMUX_FAN_BY[3]                 SLICE[3].BY
			// wire IMUX_DATA[0]                   SLICE[0].F1
			// wire IMUX_DATA[1]                   SLICE[1].F1
			// wire IMUX_DATA[2]                   SLICE[2].F1
			// wire IMUX_DATA[3]                   SLICE[3].F1
			// wire IMUX_DATA[4]                   SLICE[0].F2
			// wire IMUX_DATA[5]                   SLICE[1].F2
			// wire IMUX_DATA[6]                   SLICE[2].F2
			// wire IMUX_DATA[7]                   SLICE[3].F2
			// wire IMUX_DATA[8]                   SLICE[0].F3
			// wire IMUX_DATA[9]                   SLICE[1].F3
			// wire IMUX_DATA[10]                  SLICE[2].F3
			// wire IMUX_DATA[11]                  SLICE[3].F3
			// wire IMUX_DATA[12]                  SLICE[0].F4
			// wire IMUX_DATA[13]                  SLICE[1].F4
			// wire IMUX_DATA[14]                  SLICE[2].F4
			// wire IMUX_DATA[15]                  SLICE[3].F4
			// wire IMUX_DATA[16]                  SLICE[0].G1
			// wire IMUX_DATA[17]                  SLICE[1].G1
			// wire IMUX_DATA[18]                  SLICE[2].G1
			// wire IMUX_DATA[19]                  SLICE[3].G1
			// wire IMUX_DATA[20]                  SLICE[0].G2
			// wire IMUX_DATA[21]                  SLICE[1].G2
			// wire IMUX_DATA[22]                  SLICE[2].G2
			// wire IMUX_DATA[23]                  SLICE[3].G2
			// wire IMUX_DATA[24]                  SLICE[0].G3
			// wire IMUX_DATA[25]                  SLICE[1].G3
			// wire IMUX_DATA[26]                  SLICE[2].G3
			// wire IMUX_DATA[27]                  SLICE[3].G3
			// wire IMUX_DATA[28]                  SLICE[0].G4
			// wire IMUX_DATA[29]                  SLICE[1].G4
			// wire IMUX_DATA[30]                  SLICE[2].G4
			// wire IMUX_DATA[31]                  SLICE[3].G4
			// wire OUT_FAN[0]                     SLICE[0].X
			// wire OUT_FAN[1]                     SLICE[1].X
			// wire OUT_FAN[2]                     SLICE[2].X
			// wire OUT_FAN[3]                     SLICE[3].X
			// wire OUT_FAN[4]                     SLICE[0].Y
			// wire OUT_FAN[5]                     SLICE[1].Y
			// wire OUT_FAN[6]                     SLICE[2].Y
			// wire OUT_FAN[7]                     SLICE[3].Y
			// wire OUT_SEC[0]                     SLICE[0].XB
			// wire OUT_SEC[1]                     SLICE[1].XB
			// wire OUT_SEC[2]                     SLICE[2].XB
			// wire OUT_SEC[3]                     SLICE[3].XB
			// wire OUT_SEC[4]                     SLICE[0].YB
			// wire OUT_SEC[5]                     SLICE[1].YB
			// wire OUT_SEC[6]                     SLICE[2].YB
			// wire OUT_SEC[7]                     SLICE[3].YB
			// wire OUT_SEC[8]                     SLICE[0].XQ
			// wire OUT_SEC[9]                     SLICE[1].XQ
			// wire OUT_SEC[10]                    SLICE[2].XQ
			// wire OUT_SEC[11]                    SLICE[3].XQ
			// wire OUT_SEC[12]                    SLICE[0].YQ
			// wire OUT_SEC[13]                    SLICE[1].YQ
			// wire OUT_SEC[14]                    SLICE[2].YQ
			// wire OUT_SEC[15]                    SLICE[3].YQ
		}

		tile_class IOI_S3 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IOI[0] {
				output I = OUT_FAN[4];
				input ICE = IMUX_DATA[8];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				input O1 = IMUX_DATA[24];
				input O2 = IMUX_DATA[28];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[0];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_FAN[0];
				input T1 = IMUX_DATA[16];
				input T2 = IMUX_DATA[20];
				input TCE = IMUX_DATA[4];
			}

			bel IOI[1] {
				output I = OUT_FAN[5];
				input ICE = IMUX_DATA[9];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				input O1 = IMUX_DATA[25];
				input O2 = IMUX_DATA[29];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[1];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_FAN[1];
				input T1 = IMUX_DATA[17];
				input T2 = IMUX_DATA[21];
				input TCE = IMUX_DATA[5];
			}

			bel IOI[2] {
				output I = OUT_FAN[6];
				input ICE = IMUX_DATA[10];
				input ICLK1 = IMUX_IOCLK[2];
				input ICLK2 = IMUX_IOCLK[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				input O1 = IMUX_DATA[26];
				input O2 = IMUX_DATA[30];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_IOCLK[3];
				input OTCLK2 = IMUX_IOCLK[7];
				input REV = IMUX_DATA[2];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_FAN[2];
				input T1 = IMUX_DATA[18];
				input T2 = IMUX_DATA[22];
				input TCE = IMUX_DATA[6];
			}

			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_FC {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IBUF[0] {
				input CE = IMUX_DATA[8];
				input CLK = IMUX_IOCLK[0];
				output I = OUT_FAN[4];
				output IQ = OUT_SEC[8];
				input REV = IMUX_DATA[0];
				input SR = IMUX_DATA[12];
			}

			bel IBUF[1] {
				input CE = IMUX_DATA[9];
				input CLK = IMUX_IOCLK[2];
				output I = OUT_FAN[5];
				output IQ = OUT_SEC[9];
				input REV = IMUX_DATA[1];
				input SR = IMUX_DATA[13];
			}

			bel IBUF[2] {
				input CE = IMUX_DATA[10];
				input CLK = IMUX_IOCLK[4];
				output I = OUT_FAN[6];
				output IQ = OUT_SEC[10];
				input REV = IMUX_DATA[2];
				input SR = IMUX_DATA[14];
			}

			bel IBUF[3] {
				input CE = IMUX_DATA[11];
				input CLK = IMUX_IOCLK[6];
				output I = OUT_FAN[7];
				output IQ = OUT_SEC[11];
				input REV = IMUX_DATA[3];
				input SR = IMUX_DATA[15];
			}

			bel OBUF[0] {
				input CE = IMUX_CE_OPTINV[0];
				input CLK = IMUX_IOCLK[1];
				input O = IMUX_DATA[24];
				input REV = IMUX_DATA[4];
				input SR = IMUX_SR_OPTINV[0];
			}

			bel OBUF[1] {
				input CE = IMUX_CE_OPTINV[1];
				input CLK = IMUX_IOCLK[3];
				input O = IMUX_DATA[25];
				input REV = IMUX_DATA[5];
				input SR = IMUX_SR_OPTINV[1];
			}

			bel OBUF[2] {
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_IOCLK[5];
				input O = IMUX_DATA[26];
				input REV = IMUX_DATA[6];
				input SR = IMUX_SR_OPTINV[2];
			}

			bel OBUF[3] {
				input CE = IMUX_CE_OPTINV[3];
				input CLK = IMUX_IOCLK[7];
				input O = IMUX_DATA[27];
				input REV = IMUX_DATA[7];
				input SR = IMUX_SR_OPTINV[3];
			}

			// wire IMUX_SR_OPTINV[0]              OBUF[0].SR
			// wire IMUX_SR_OPTINV[1]              OBUF[1].SR
			// wire IMUX_SR_OPTINV[2]              OBUF[2].SR
			// wire IMUX_SR_OPTINV[3]              OBUF[3].SR
			// wire IMUX_CE_OPTINV[0]              OBUF[0].CE
			// wire IMUX_CE_OPTINV[1]              OBUF[1].CE
			// wire IMUX_CE_OPTINV[2]              OBUF[2].CE
			// wire IMUX_CE_OPTINV[3]              OBUF[3].CE
			// wire IMUX_IOCLK[0]                  IBUF[0].CLK
			// wire IMUX_IOCLK[1]                  OBUF[0].CLK
			// wire IMUX_IOCLK[2]                  IBUF[1].CLK
			// wire IMUX_IOCLK[3]                  OBUF[1].CLK
			// wire IMUX_IOCLK[4]                  IBUF[2].CLK
			// wire IMUX_IOCLK[5]                  OBUF[2].CLK
			// wire IMUX_IOCLK[6]                  IBUF[3].CLK
			// wire IMUX_IOCLK[7]                  OBUF[3].CLK
			// wire IMUX_DATA[0]                   IBUF[0].REV
			// wire IMUX_DATA[1]                   IBUF[1].REV
			// wire IMUX_DATA[2]                   IBUF[2].REV
			// wire IMUX_DATA[3]                   IBUF[3].REV
			// wire IMUX_DATA[4]                   OBUF[0].REV
			// wire IMUX_DATA[5]                   OBUF[1].REV
			// wire IMUX_DATA[6]                   OBUF[2].REV
			// wire IMUX_DATA[7]                   OBUF[3].REV
			// wire IMUX_DATA[8]                   IBUF[0].CE
			// wire IMUX_DATA[9]                   IBUF[1].CE
			// wire IMUX_DATA[10]                  IBUF[2].CE
			// wire IMUX_DATA[11]                  IBUF[3].CE
			// wire IMUX_DATA[12]                  IBUF[0].SR
			// wire IMUX_DATA[13]                  IBUF[1].SR
			// wire IMUX_DATA[14]                  IBUF[2].SR
			// wire IMUX_DATA[15]                  IBUF[3].SR
			// wire IMUX_DATA[24]                  OBUF[0].O
			// wire IMUX_DATA[25]                  OBUF[1].O
			// wire IMUX_DATA[26]                  OBUF[2].O
			// wire IMUX_DATA[27]                  OBUF[3].O
			// wire OUT_FAN[4]                     IBUF[0].I
			// wire OUT_FAN[5]                     IBUF[1].I
			// wire OUT_FAN[6]                     IBUF[2].I
			// wire OUT_FAN[7]                     IBUF[3].I
			// wire OUT_SEC[8]                     IBUF[0].IQ
			// wire OUT_SEC[9]                     IBUF[1].IQ
			// wire OUT_SEC[10]                    IBUF[2].IQ
			// wire OUT_SEC[11]                    IBUF[3].IQ
		}

		tile_class IOI_S3E {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IOI[0] {
				output I = OUT_FAN[4];
				input ICE = IMUX_DATA[8];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				input O1 = IMUX_DATA[24];
				input O2 = IMUX_DATA[28];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[0];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_FAN[0];
				input T1 = IMUX_DATA[16];
				input T2 = IMUX_DATA[20];
				input TCE = IMUX_DATA[4];
			}

			bel IOI[1] {
				output I = OUT_FAN[5];
				input ICE = IMUX_DATA[9];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				input O1 = IMUX_DATA[25];
				input O2 = IMUX_DATA[29];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[1];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_FAN[1];
				input T1 = IMUX_DATA[17];
				input T2 = IMUX_DATA[21];
				input TCE = IMUX_DATA[5];
			}

			bel IOI[2] {
				output I = OUT_FAN[6];
				input ICE = IMUX_DATA[10];
				input ICLK1 = IMUX_IOCLK[2];
				input ICLK2 = IMUX_IOCLK[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				input O1 = IMUX_DATA[26];
				input O2 = IMUX_DATA[30];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_IOCLK[3];
				input OTCLK2 = IMUX_IOCLK[7];
				input REV = IMUX_DATA[2];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_FAN[2];
				input T1 = IMUX_DATA[18];
				input T2 = IMUX_DATA[22];
				input TCE = IMUX_DATA[6];
			}

			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_S3A_WE {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IOI[0] {
				output I = OUT_FAN[4];
				input ICE = IMUX_DATA[8];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				input O1 = IMUX_DATA[24];
				input O2 = IMUX_DATA[28];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[0];
				input S1 = IMUX_DATA[26];
				input S2 = IMUX_DATA[30];
				input S3 = IMUX_DATA[18];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_FAN[0];
				input T1 = IMUX_DATA[16];
				input T2 = IMUX_DATA[20];
				input TCE = IMUX_DATA[4];
			}

			bel IOI[1] {
				output I = OUT_FAN[5];
				input ICE = IMUX_DATA[9];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				input O1 = IMUX_DATA[25];
				input O2 = IMUX_DATA[29];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[1];
				input S1 = IMUX_DATA[22];
				input S2 = IMUX_DATA[10];
				input S3 = IMUX_DATA[2];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_FAN[1];
				input T1 = IMUX_DATA[17];
				input T2 = IMUX_DATA[21];
				input TCE = IMUX_DATA[5];
			}

			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[1].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[1].S2
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[0].S3
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[1].S1
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[0].S1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[0].S2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
		}

		tile_class IOI_S3A_S {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IOI[0] {
				output I = OUT_FAN[4];
				input ICE = IMUX_DATA[8];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				input O1 = IMUX_DATA[24];
				input O2 = IMUX_DATA[28];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[0];
				input S1 = IMUX_DATA[12];
				input S2 = IMUX_DATA[7];
				input S3 = IMUX_DATA[3];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_FAN[0];
				input T1 = IMUX_DATA[16];
				input T2 = IMUX_DATA[20];
				input TCE = IMUX_DATA[4];
			}

			bel IOI[1] {
				output I = OUT_FAN[5];
				input ICE = IMUX_DATA[9];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				input O1 = IMUX_DATA[25];
				input O2 = IMUX_DATA[29];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[1];
				input S1 = IMUX_DATA[15];
				input S2 = IMUX_DATA[14];
				input S3 = IMUX_DATA[11];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_FAN[1];
				input T1 = IMUX_DATA[17];
				input T2 = IMUX_DATA[21];
				input TCE = IMUX_DATA[5];
			}

			bel IOI[2] {
				output I = OUT_FAN[6];
				input ICE = IMUX_DATA[10];
				input ICLK1 = IMUX_IOCLK[2];
				input ICLK2 = IMUX_IOCLK[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				input O1 = IMUX_DATA[26];
				input O2 = IMUX_DATA[30];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_IOCLK[3];
				input OTCLK2 = IMUX_IOCLK[7];
				input REV = IMUX_DATA[2];
				input S1 = IMUX_DATA[31];
				input S2 = IMUX_DATA[27];
				input S3 = IMUX_DATA[23];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_FAN[2];
				input T1 = IMUX_DATA[18];
				input T2 = IMUX_DATA[22];
				input TCE = IMUX_DATA[6];
			}

			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[3]                   IOI[0].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[7]                   IOI[0].S2
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[11]                  IOI[1].S3
			// wire IMUX_DATA[12]                  IOI[0].S1
			// wire IMUX_DATA[14]                  IOI[1].S2
			// wire IMUX_DATA[15]                  IOI[1].S1
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[23]                  IOI[2].S3
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[27]                  IOI[2].S2
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire IMUX_DATA[31]                  IOI[2].S1
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_S3A_N {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel IOI[0] {
				output I = OUT_FAN[4];
				input ICE = IMUX_DATA[8];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				input O1 = IMUX_DATA[24];
				input O2 = IMUX_DATA[28];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[0];
				input S1 = IMUX_DATA[31];
				input S2 = IMUX_DATA[27];
				input S3 = IMUX_DATA[23];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_FAN[0];
				input T1 = IMUX_DATA[16];
				input T2 = IMUX_DATA[20];
				input TCE = IMUX_DATA[4];
			}

			bel IOI[1] {
				output I = OUT_FAN[5];
				input ICE = IMUX_DATA[9];
				input ICLK1 = IMUX_IOCLK[0];
				input ICLK2 = IMUX_IOCLK[4];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				input O1 = IMUX_DATA[25];
				input O2 = IMUX_DATA[29];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_IOCLK[1];
				input OTCLK2 = IMUX_IOCLK[5];
				input REV = IMUX_DATA[1];
				input S1 = IMUX_DATA[15];
				input S2 = IMUX_DATA[14];
				input S3 = IMUX_DATA[11];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_FAN[1];
				input T1 = IMUX_DATA[17];
				input T2 = IMUX_DATA[21];
				input TCE = IMUX_DATA[5];
			}

			bel IOI[2] {
				output I = OUT_FAN[6];
				input ICE = IMUX_DATA[10];
				input ICLK1 = IMUX_IOCLK[2];
				input ICLK2 = IMUX_IOCLK[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				input O1 = IMUX_DATA[26];
				input O2 = IMUX_DATA[30];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_IOCLK[3];
				input OTCLK2 = IMUX_IOCLK[7];
				input REV = IMUX_DATA[2];
				input S1 = IMUX_DATA[12];
				input S2 = IMUX_DATA[7];
				input S3 = IMUX_DATA[3];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_FAN[2];
				input T1 = IMUX_DATA[18];
				input T2 = IMUX_DATA[22];
				input TCE = IMUX_DATA[6];
			}

			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[3]                   IOI[2].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[7]                   IOI[2].S2
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[11]                  IOI[1].S3
			// wire IMUX_DATA[12]                  IOI[2].S1
			// wire IMUX_DATA[14]                  IOI[1].S2
			// wire IMUX_DATA[15]                  IOI[1].S1
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[23]                  IOI[0].S3
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[27]                  IOI[0].S2
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire IMUX_DATA[31]                  IOI[0].S1
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class BRAM_S3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect MAIN[2]: Vertical (19, rev 64);
			bitrect MAIN[3]: Vertical (19, rev 64);
			bitrect DATA: Vertical (76, rev 256);

			bel BRAM {
				input ADDRA0 = CELL[0].IMUX_DATA[20];
				input ADDRA1 = CELL[0].IMUX_DATA[28];
				input ADDRA10 = CELL[2].IMUX_DATA[15];
				input ADDRA11 = CELL[2].IMUX_DATA[7];
				input ADDRA12 = CELL[3].IMUX_DATA[20];
				input ADDRA13 = CELL[3].IMUX_DATA[28];
				input ADDRA2 = CELL[0].IMUX_DATA[15];
				input ADDRA3 = CELL[0].IMUX_DATA[7];
				input ADDRA4 = CELL[1].IMUX_DATA[20];
				input ADDRA5 = CELL[1].IMUX_DATA[28];
				input ADDRA6 = CELL[1].IMUX_DATA[15];
				input ADDRA7 = CELL[1].IMUX_DATA[7];
				input ADDRA8 = CELL[2].IMUX_DATA[20];
				input ADDRA9 = CELL[2].IMUX_DATA[28];
				input ADDRB0 = CELL[0].IMUX_DATA[4];
				input ADDRB1 = CELL[0].IMUX_DATA[12];
				input ADDRB10 = CELL[2].IMUX_DATA[31];
				input ADDRB11 = CELL[2].IMUX_DATA[23];
				input ADDRB12 = CELL[3].IMUX_DATA[4];
				input ADDRB13 = CELL[3].IMUX_DATA[12];
				input ADDRB2 = CELL[0].IMUX_DATA[31];
				input ADDRB3 = CELL[0].IMUX_DATA[23];
				input ADDRB4 = CELL[1].IMUX_DATA[4];
				input ADDRB5 = CELL[1].IMUX_DATA[12];
				input ADDRB6 = CELL[1].IMUX_DATA[31];
				input ADDRB7 = CELL[1].IMUX_DATA[23];
				input ADDRB8 = CELL[2].IMUX_DATA[4];
				input ADDRB9 = CELL[2].IMUX_DATA[12];
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input DIA0 = CELL[0].IMUX_DATA[11];
				input DIA1 = CELL[0].IMUX_DATA[3];
				input DIA10 = CELL[2].IMUX_DATA[16];
				input DIA11 = CELL[2].IMUX_DATA[24];
				input DIA12 = CELL[3].IMUX_DATA[11];
				input DIA13 = CELL[3].IMUX_DATA[3];
				input DIA14 = CELL[3].IMUX_DATA[16];
				input DIA15 = CELL[3].IMUX_DATA[24];
				input DIA16 = CELL[0].IMUX_DATA[27];
				input DIA17 = CELL[0].IMUX_DATA[19];
				input DIA18 = CELL[0].IMUX_DATA[0];
				input DIA19 = CELL[0].IMUX_DATA[8];
				input DIA2 = CELL[0].IMUX_DATA[16];
				input DIA20 = CELL[1].IMUX_DATA[27];
				input DIA21 = CELL[1].IMUX_DATA[19];
				input DIA22 = CELL[1].IMUX_DATA[0];
				input DIA23 = CELL[1].IMUX_DATA[8];
				input DIA24 = CELL[2].IMUX_DATA[27];
				input DIA25 = CELL[2].IMUX_DATA[19];
				input DIA26 = CELL[2].IMUX_DATA[0];
				input DIA27 = CELL[2].IMUX_DATA[8];
				input DIA28 = CELL[3].IMUX_DATA[27];
				input DIA29 = CELL[3].IMUX_DATA[19];
				input DIA3 = CELL[0].IMUX_DATA[24];
				input DIA30 = CELL[3].IMUX_DATA[0];
				input DIA31 = CELL[3].IMUX_DATA[8];
				input DIA4 = CELL[1].IMUX_DATA[11];
				input DIA5 = CELL[1].IMUX_DATA[3];
				input DIA6 = CELL[1].IMUX_DATA[16];
				input DIA7 = CELL[1].IMUX_DATA[24];
				input DIA8 = CELL[2].IMUX_DATA[11];
				input DIA9 = CELL[2].IMUX_DATA[3];
				input DIB0 = CELL[0].IMUX_DATA[6];
				input DIB1 = CELL[0].IMUX_DATA[14];
				input DIB10 = CELL[2].IMUX_DATA[29];
				input DIB11 = CELL[2].IMUX_DATA[21];
				input DIB12 = CELL[3].IMUX_DATA[6];
				input DIB13 = CELL[3].IMUX_DATA[14];
				input DIB14 = CELL[3].IMUX_DATA[29];
				input DIB15 = CELL[3].IMUX_DATA[21];
				input DIB16 = CELL[0].IMUX_DATA[22];
				input DIB17 = CELL[0].IMUX_DATA[30];
				input DIB18 = CELL[0].IMUX_DATA[13];
				input DIB19 = CELL[0].IMUX_DATA[5];
				input DIB2 = CELL[0].IMUX_DATA[29];
				input DIB20 = CELL[1].IMUX_DATA[22];
				input DIB21 = CELL[1].IMUX_DATA[30];
				input DIB22 = CELL[1].IMUX_DATA[13];
				input DIB23 = CELL[1].IMUX_DATA[5];
				input DIB24 = CELL[2].IMUX_DATA[22];
				input DIB25 = CELL[2].IMUX_DATA[30];
				input DIB26 = CELL[2].IMUX_DATA[13];
				input DIB27 = CELL[2].IMUX_DATA[5];
				input DIB28 = CELL[3].IMUX_DATA[22];
				input DIB29 = CELL[3].IMUX_DATA[30];
				input DIB3 = CELL[0].IMUX_DATA[21];
				input DIB30 = CELL[3].IMUX_DATA[13];
				input DIB31 = CELL[3].IMUX_DATA[5];
				input DIB4 = CELL[1].IMUX_DATA[6];
				input DIB5 = CELL[1].IMUX_DATA[14];
				input DIB6 = CELL[1].IMUX_DATA[29];
				input DIB7 = CELL[1].IMUX_DATA[21];
				input DIB8 = CELL[2].IMUX_DATA[6];
				input DIB9 = CELL[2].IMUX_DATA[14];
				input DIPA0 = CELL[0].IMUX_DATA[25];
				input DIPA1 = CELL[2].IMUX_DATA[25];
				input DIPA2 = CELL[1].IMUX_DATA[25];
				input DIPA3 = CELL[3].IMUX_DATA[25];
				input DIPB0 = CELL[0].IMUX_DATA[9];
				input DIPB1 = CELL[2].IMUX_DATA[9];
				input DIPB2 = CELL[1].IMUX_DATA[9];
				input DIPB3 = CELL[3].IMUX_DATA[9];
				output DOA0 = CELL[0].OUT_FAN[0];
				output DOA1 = CELL[0].OUT_FAN[1];
				output DOA10 = CELL[2].OUT_FAN[2];
				output DOA11 = CELL[2].OUT_FAN[3];
				output DOA12 = CELL[3].OUT_FAN[0];
				output DOA13 = CELL[3].OUT_FAN[1];
				output DOA14 = CELL[3].OUT_FAN[2];
				output DOA15 = CELL[3].OUT_FAN[3];
				output DOA16 = CELL[0].OUT_HALF0[0];
				output DOA17 = CELL[0].OUT_HALF0[1];
				output DOA18 = CELL[0].OUT_HALF0[3];
				output DOA19 = CELL[0].OUT_HALF0[2];
				output DOA2 = CELL[0].OUT_FAN[2];
				output DOA20 = CELL[1].OUT_HALF0[0];
				output DOA21 = CELL[1].OUT_HALF0[1];
				output DOA22 = CELL[1].OUT_HALF0[3];
				output DOA23 = CELL[1].OUT_HALF0[2];
				output DOA24 = CELL[2].OUT_HALF0[0];
				output DOA25 = CELL[2].OUT_HALF0[1];
				output DOA26 = CELL[2].OUT_HALF0[3];
				output DOA27 = CELL[2].OUT_HALF0[2];
				output DOA28 = CELL[3].OUT_HALF0[0];
				output DOA29 = CELL[3].OUT_HALF0[1];
				output DOA3 = CELL[0].OUT_FAN[3];
				output DOA30 = CELL[3].OUT_HALF0[3];
				output DOA31 = CELL[3].OUT_HALF0[2];
				output DOA4 = CELL[1].OUT_FAN[0];
				output DOA5 = CELL[1].OUT_FAN[1];
				output DOA6 = CELL[1].OUT_FAN[2];
				output DOA7 = CELL[1].OUT_FAN[3];
				output DOA8 = CELL[2].OUT_FAN[0];
				output DOA9 = CELL[2].OUT_FAN[1];
				output DOB0 = CELL[0].OUT_FAN[4];
				output DOB1 = CELL[0].OUT_FAN[5];
				output DOB10 = CELL[2].OUT_FAN[6];
				output DOB11 = CELL[2].OUT_FAN[7];
				output DOB12 = CELL[3].OUT_FAN[4];
				output DOB13 = CELL[3].OUT_FAN[5];
				output DOB14 = CELL[3].OUT_FAN[6];
				output DOB15 = CELL[3].OUT_FAN[7];
				output DOB16 = CELL[0].OUT_HALF1[0];
				output DOB17 = CELL[0].OUT_HALF1[1];
				output DOB18 = CELL[0].OUT_HALF1[3];
				output DOB19 = CELL[0].OUT_HALF1[2];
				output DOB2 = CELL[0].OUT_FAN[6];
				output DOB20 = CELL[1].OUT_HALF1[0];
				output DOB21 = CELL[1].OUT_HALF1[1];
				output DOB22 = CELL[1].OUT_HALF1[3];
				output DOB23 = CELL[1].OUT_HALF1[2];
				output DOB24 = CELL[2].OUT_HALF1[0];
				output DOB25 = CELL[2].OUT_HALF1[1];
				output DOB26 = CELL[2].OUT_HALF1[3];
				output DOB27 = CELL[2].OUT_HALF1[2];
				output DOB28 = CELL[3].OUT_HALF1[0];
				output DOB29 = CELL[3].OUT_HALF1[1];
				output DOB3 = CELL[0].OUT_FAN[7];
				output DOB30 = CELL[3].OUT_HALF1[3];
				output DOB31 = CELL[3].OUT_HALF1[2];
				output DOB4 = CELL[1].OUT_FAN[4];
				output DOB5 = CELL[1].OUT_FAN[5];
				output DOB6 = CELL[1].OUT_FAN[6];
				output DOB7 = CELL[1].OUT_FAN[7];
				output DOB8 = CELL[2].OUT_FAN[4];
				output DOB9 = CELL[2].OUT_FAN[5];
				output DOPA0 = CELL[0].OUT_SEC[4];
				output DOPA1 = CELL[2].OUT_SEC[4];
				output DOPA2 = CELL[1].OUT_SEC[4];
				output DOPA3 = CELL[3].OUT_SEC[4];
				output DOPB0 = CELL[0].OUT_SEC[5];
				output DOPB1 = CELL[2].OUT_SEC[5];
				output DOPB2 = CELL[1].OUT_SEC[5];
				output DOPB3 = CELL[3].OUT_SEC[5];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input SSRA = CELL[2].IMUX_SR_OPTINV[0];
				input SSRB = CELL[2].IMUX_SR_OPTINV[1];
				input WEA = CELL[1].IMUX_SR_OPTINV[2];
				input WEB = CELL[1].IMUX_SR_OPTINV[3];
			}

			bel MULT {
				input A0 = CELL[0].IMUX_DATA[27];
				input A1 = CELL[0].IMUX_DATA[19];
				input A10 = CELL[2].IMUX_DATA[0];
				input A11 = CELL[2].IMUX_DATA[8];
				input A12 = CELL[3].IMUX_DATA[27];
				input A13 = CELL[3].IMUX_DATA[19];
				input A14 = CELL[3].IMUX_DATA[0];
				input A15 = CELL[3].IMUX_DATA[8];
				input A16 = CELL[3].IMUX_DATA[26];
				input A17 = CELL[3].IMUX_DATA[10];
				input A2 = CELL[0].IMUX_DATA[0];
				input A3 = CELL[0].IMUX_DATA[8];
				input A4 = CELL[1].IMUX_DATA[27];
				input A5 = CELL[1].IMUX_DATA[19];
				input A6 = CELL[1].IMUX_DATA[0];
				input A7 = CELL[1].IMUX_DATA[8];
				input A8 = CELL[2].IMUX_DATA[27];
				input A9 = CELL[2].IMUX_DATA[19];
				input B0 = CELL[0].IMUX_DATA[22];
				input B1 = CELL[0].IMUX_DATA[30];
				input B10 = CELL[2].IMUX_DATA[13];
				input B11 = CELL[2].IMUX_DATA[5];
				input B12 = CELL[3].IMUX_DATA[22];
				input B13 = CELL[3].IMUX_DATA[30];
				input B14 = CELL[3].IMUX_DATA[13];
				input B15 = CELL[3].IMUX_DATA[5];
				input B16 = CELL[3].IMUX_DATA[18];
				input B17 = CELL[3].IMUX_DATA[2];
				input B2 = CELL[0].IMUX_DATA[13];
				input B3 = CELL[0].IMUX_DATA[5];
				input B4 = CELL[1].IMUX_DATA[22];
				input B5 = CELL[1].IMUX_DATA[30];
				input B6 = CELL[1].IMUX_DATA[13];
				input B7 = CELL[1].IMUX_DATA[5];
				input B8 = CELL[2].IMUX_DATA[22];
				input B9 = CELL[2].IMUX_DATA[30];
				input CE = CELL[1].IMUX_CE_OPTINV[1];
				input CLK = CELL[1].IMUX_CLK_OPTINV[1];
				output P0 = CELL[0].OUT_SEC[15];
				output P1 = CELL[0].OUT_SEC[14];
				output P10 = CELL[1].OUT_SEC[13];
				output P11 = CELL[1].OUT_SEC[12];
				output P12 = CELL[1].OUT_SEC[11];
				output P13 = CELL[1].OUT_SEC[10];
				output P14 = CELL[1].OUT_SEC[9];
				output P15 = CELL[1].OUT_SEC[8];
				output P16 = CELL[2].OUT_SEC[15];
				output P17 = CELL[2].OUT_SEC[14];
				output P18 = CELL[2].OUT_SEC[13];
				output P19 = CELL[2].OUT_SEC[12];
				output P2 = CELL[0].OUT_SEC[13];
				output P20 = CELL[2].OUT_SEC[11];
				output P21 = CELL[2].OUT_SEC[10];
				output P22 = CELL[2].OUT_SEC[9];
				output P23 = CELL[2].OUT_SEC[8];
				output P24 = CELL[3].OUT_SEC[15];
				output P25 = CELL[3].OUT_SEC[14];
				output P26 = CELL[3].OUT_SEC[13];
				output P27 = CELL[3].OUT_SEC[12];
				output P28 = CELL[3].OUT_SEC[11];
				output P29 = CELL[3].OUT_SEC[10];
				output P3 = CELL[0].OUT_SEC[12];
				output P30 = CELL[3].OUT_SEC[9];
				output P31 = CELL[3].OUT_SEC[8];
				output P32 = CELL[0].OUT_SEC[7];
				output P33 = CELL[1].OUT_SEC[7];
				output P34 = CELL[2].OUT_SEC[7];
				output P35 = CELL[3].OUT_SEC[7];
				output P4 = CELL[0].OUT_SEC[11];
				output P5 = CELL[0].OUT_SEC[10];
				output P6 = CELL[0].OUT_SEC[9];
				output P7 = CELL[0].OUT_SEC[8];
				output P8 = CELL[1].OUT_SEC[15];
				output P9 = CELL[1].OUT_SEC[14];
				input RST = CELL[2].IMUX_SR_OPTINV[2];
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA18 MULT.A2
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA1
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB0
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB19 MULT.B3
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB0
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA3
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA19 MULT.A3
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB0
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA0
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB1
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB18 MULT.B2
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB1
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA2
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA2
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA17 MULT.A1
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA0
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB3
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB16 MULT.B0
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB3
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA3
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA0
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA16 MULT.A0
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA1
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB2
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB17 MULT.B1
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB2
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA0
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA1
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA2
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA3
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB0
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB1
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB2
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB3
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA0
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB0
			// wire CELL[0].OUT_SEC[7]             MULT.P32
			// wire CELL[0].OUT_SEC[8]             MULT.P7
			// wire CELL[0].OUT_SEC[9]             MULT.P6
			// wire CELL[0].OUT_SEC[10]            MULT.P5
			// wire CELL[0].OUT_SEC[11]            MULT.P4
			// wire CELL[0].OUT_SEC[12]            MULT.P3
			// wire CELL[0].OUT_SEC[13]            MULT.P2
			// wire CELL[0].OUT_SEC[14]            MULT.P1
			// wire CELL[0].OUT_SEC[15]            MULT.P0
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA16
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA17
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA19
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA18
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB16
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB17
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB19
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB18
			// wire CELL[1].IMUX_CLK_OPTINV[1]     MULT.CLK
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB
			// wire CELL[1].IMUX_CE_OPTINV[1]      MULT.CE
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA22 MULT.A6
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA5
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB4
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB23 MULT.B7
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB4
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA7
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA23 MULT.A7
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB2
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA4
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB5
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB22 MULT.B6
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB5
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA6
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA6
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA21 MULT.A5
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA4
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB7
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB20 MULT.B4
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB7
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA7
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA2
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA20 MULT.A4
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA5
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB6
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB21 MULT.B5
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB6
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA4
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA5
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA6
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA7
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB4
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB5
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB6
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB7
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA2
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB2
			// wire CELL[1].OUT_SEC[7]             MULT.P33
			// wire CELL[1].OUT_SEC[8]             MULT.P15
			// wire CELL[1].OUT_SEC[9]             MULT.P14
			// wire CELL[1].OUT_SEC[10]            MULT.P13
			// wire CELL[1].OUT_SEC[11]            MULT.P12
			// wire CELL[1].OUT_SEC[12]            MULT.P11
			// wire CELL[1].OUT_SEC[13]            MULT.P10
			// wire CELL[1].OUT_SEC[14]            MULT.P9
			// wire CELL[1].OUT_SEC[15]            MULT.P8
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA20
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA21
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA23
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA22
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB20
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB21
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB23
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB22
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.SSRA
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.SSRB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RST
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA26 MULT.A10
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA9
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB8
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB27 MULT.B11
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB8
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA11
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA27 MULT.A11
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB1
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA8
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB9
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB26 MULT.B10
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB9
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA10
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA10
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA25 MULT.A9
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA8
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB11
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB24 MULT.B8
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB11
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA11
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA1
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA24 MULT.A8
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA9
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB10
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB25 MULT.B9
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB10
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA8
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA9
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA10
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA11
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB8
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB9
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB10
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB11
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA1
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB1
			// wire CELL[2].OUT_SEC[7]             MULT.P34
			// wire CELL[2].OUT_SEC[8]             MULT.P23
			// wire CELL[2].OUT_SEC[9]             MULT.P22
			// wire CELL[2].OUT_SEC[10]            MULT.P21
			// wire CELL[2].OUT_SEC[11]            MULT.P20
			// wire CELL[2].OUT_SEC[12]            MULT.P19
			// wire CELL[2].OUT_SEC[13]            MULT.P18
			// wire CELL[2].OUT_SEC[14]            MULT.P17
			// wire CELL[2].OUT_SEC[15]            MULT.P16
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA24
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA25
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA27
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA26
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB24
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB25
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB27
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB26
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA30 MULT.A14
			// wire CELL[3].IMUX_DATA[2]           MULT.B17
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA13
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB12
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB31 MULT.B15
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB12
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA31 MULT.A15
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB3
			// wire CELL[3].IMUX_DATA[10]          MULT.A17
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA12
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB13
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB30 MULT.B14
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB13
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA14
			// wire CELL[3].IMUX_DATA[18]          MULT.B16
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA29 MULT.A13
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA12
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB15
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB28 MULT.B12
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA15
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA3
			// wire CELL[3].IMUX_DATA[26]          MULT.A16
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA28 MULT.A12
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA13
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB14
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB29 MULT.B13
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA12
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA13
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA14
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA15
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB12
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB13
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB14
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB15
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA3
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB3
			// wire CELL[3].OUT_SEC[7]             MULT.P35
			// wire CELL[3].OUT_SEC[8]             MULT.P31
			// wire CELL[3].OUT_SEC[9]             MULT.P30
			// wire CELL[3].OUT_SEC[10]            MULT.P29
			// wire CELL[3].OUT_SEC[11]            MULT.P28
			// wire CELL[3].OUT_SEC[12]            MULT.P27
			// wire CELL[3].OUT_SEC[13]            MULT.P26
			// wire CELL[3].OUT_SEC[14]            MULT.P25
			// wire CELL[3].OUT_SEC[15]            MULT.P24
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA28
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA29
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA31
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA30
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB28
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB29
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB31
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB30
		}

		tile_class BRAM_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect MAIN[2]: Vertical (19, rev 64);
			bitrect MAIN[3]: Vertical (19, rev 64);
			bitrect DATA: Vertical (76, rev 256);

			bel BRAM {
				input ADDRA0 = CELL[0].IMUX_DATA[20];
				input ADDRA1 = CELL[0].IMUX_DATA[28];
				input ADDRA10 = CELL[2].IMUX_DATA[15];
				input ADDRA11 = CELL[2].IMUX_DATA[7];
				input ADDRA12 = CELL[3].IMUX_DATA[20];
				input ADDRA13 = CELL[3].IMUX_DATA[28];
				input ADDRA2 = CELL[0].IMUX_DATA[15];
				input ADDRA3 = CELL[0].IMUX_DATA[7];
				input ADDRA4 = CELL[1].IMUX_DATA[20];
				input ADDRA5 = CELL[1].IMUX_DATA[28];
				input ADDRA6 = CELL[1].IMUX_DATA[15];
				input ADDRA7 = CELL[1].IMUX_DATA[7];
				input ADDRA8 = CELL[2].IMUX_DATA[20];
				input ADDRA9 = CELL[2].IMUX_DATA[28];
				input ADDRB0 = CELL[0].IMUX_DATA[4];
				input ADDRB1 = CELL[0].IMUX_DATA[12];
				input ADDRB10 = CELL[2].IMUX_DATA[31];
				input ADDRB11 = CELL[2].IMUX_DATA[23];
				input ADDRB12 = CELL[3].IMUX_DATA[4];
				input ADDRB13 = CELL[3].IMUX_DATA[12];
				input ADDRB2 = CELL[0].IMUX_DATA[31];
				input ADDRB3 = CELL[0].IMUX_DATA[23];
				input ADDRB4 = CELL[1].IMUX_DATA[4];
				input ADDRB5 = CELL[1].IMUX_DATA[12];
				input ADDRB6 = CELL[1].IMUX_DATA[31];
				input ADDRB7 = CELL[1].IMUX_DATA[23];
				input ADDRB8 = CELL[2].IMUX_DATA[4];
				input ADDRB9 = CELL[2].IMUX_DATA[12];
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input DIA0 = CELL[0].IMUX_DATA[11];
				input DIA1 = CELL[0].IMUX_DATA[3];
				input DIA10 = CELL[2].IMUX_DATA[16];
				input DIA11 = CELL[2].IMUX_DATA[24];
				input DIA12 = CELL[3].IMUX_DATA[11];
				input DIA13 = CELL[3].IMUX_DATA[3];
				input DIA14 = CELL[3].IMUX_DATA[16];
				input DIA15 = CELL[3].IMUX_DATA[24];
				input DIA16 = CELL[0].IMUX_DATA[27];
				input DIA17 = CELL[0].IMUX_DATA[19];
				input DIA18 = CELL[0].IMUX_DATA[0];
				input DIA19 = CELL[0].IMUX_DATA[8];
				input DIA2 = CELL[0].IMUX_DATA[16];
				input DIA20 = CELL[1].IMUX_DATA[27];
				input DIA21 = CELL[1].IMUX_DATA[19];
				input DIA22 = CELL[1].IMUX_DATA[0];
				input DIA23 = CELL[1].IMUX_DATA[8];
				input DIA24 = CELL[2].IMUX_DATA[27];
				input DIA25 = CELL[2].IMUX_DATA[19];
				input DIA26 = CELL[2].IMUX_DATA[0];
				input DIA27 = CELL[2].IMUX_DATA[8];
				input DIA28 = CELL[3].IMUX_DATA[27];
				input DIA29 = CELL[3].IMUX_DATA[19];
				input DIA3 = CELL[0].IMUX_DATA[24];
				input DIA30 = CELL[3].IMUX_DATA[0];
				input DIA31 = CELL[3].IMUX_DATA[8];
				input DIA4 = CELL[1].IMUX_DATA[11];
				input DIA5 = CELL[1].IMUX_DATA[3];
				input DIA6 = CELL[1].IMUX_DATA[16];
				input DIA7 = CELL[1].IMUX_DATA[24];
				input DIA8 = CELL[2].IMUX_DATA[11];
				input DIA9 = CELL[2].IMUX_DATA[3];
				input DIB0 = CELL[0].IMUX_DATA[6];
				input DIB1 = CELL[0].IMUX_DATA[14];
				input DIB10 = CELL[2].IMUX_DATA[29];
				input DIB11 = CELL[2].IMUX_DATA[21];
				input DIB12 = CELL[3].IMUX_DATA[6];
				input DIB13 = CELL[3].IMUX_DATA[14];
				input DIB14 = CELL[3].IMUX_DATA[29];
				input DIB15 = CELL[3].IMUX_DATA[21];
				input DIB16 = CELL[0].IMUX_DATA[22];
				input DIB17 = CELL[0].IMUX_DATA[30];
				input DIB18 = CELL[0].IMUX_DATA[13];
				input DIB19 = CELL[0].IMUX_DATA[5];
				input DIB2 = CELL[0].IMUX_DATA[29];
				input DIB20 = CELL[1].IMUX_DATA[22];
				input DIB21 = CELL[1].IMUX_DATA[30];
				input DIB22 = CELL[1].IMUX_DATA[13];
				input DIB23 = CELL[1].IMUX_DATA[5];
				input DIB24 = CELL[2].IMUX_DATA[22];
				input DIB25 = CELL[2].IMUX_DATA[30];
				input DIB26 = CELL[2].IMUX_DATA[13];
				input DIB27 = CELL[2].IMUX_DATA[5];
				input DIB28 = CELL[3].IMUX_DATA[22];
				input DIB29 = CELL[3].IMUX_DATA[30];
				input DIB3 = CELL[0].IMUX_DATA[21];
				input DIB30 = CELL[3].IMUX_DATA[13];
				input DIB31 = CELL[3].IMUX_DATA[5];
				input DIB4 = CELL[1].IMUX_DATA[6];
				input DIB5 = CELL[1].IMUX_DATA[14];
				input DIB6 = CELL[1].IMUX_DATA[29];
				input DIB7 = CELL[1].IMUX_DATA[21];
				input DIB8 = CELL[2].IMUX_DATA[6];
				input DIB9 = CELL[2].IMUX_DATA[14];
				input DIPA0 = CELL[0].IMUX_DATA[25];
				input DIPA1 = CELL[2].IMUX_DATA[25];
				input DIPA2 = CELL[1].IMUX_DATA[25];
				input DIPA3 = CELL[3].IMUX_DATA[25];
				input DIPB0 = CELL[0].IMUX_DATA[9];
				input DIPB1 = CELL[2].IMUX_DATA[9];
				input DIPB2 = CELL[1].IMUX_DATA[9];
				input DIPB3 = CELL[3].IMUX_DATA[9];
				output DOA0 = CELL[0].OUT_FAN[0];
				output DOA1 = CELL[0].OUT_FAN[1];
				output DOA10 = CELL[2].OUT_FAN[2];
				output DOA11 = CELL[2].OUT_FAN[3];
				output DOA12 = CELL[3].OUT_FAN[0];
				output DOA13 = CELL[3].OUT_FAN[1];
				output DOA14 = CELL[3].OUT_FAN[2];
				output DOA15 = CELL[3].OUT_FAN[3];
				output DOA16 = CELL[0].OUT_HALF0[0];
				output DOA17 = CELL[0].OUT_HALF0[1];
				output DOA18 = CELL[0].OUT_HALF0[3];
				output DOA19 = CELL[0].OUT_HALF0[2];
				output DOA2 = CELL[0].OUT_FAN[2];
				output DOA20 = CELL[1].OUT_HALF0[0];
				output DOA21 = CELL[1].OUT_HALF0[1];
				output DOA22 = CELL[1].OUT_HALF0[3];
				output DOA23 = CELL[1].OUT_HALF0[2];
				output DOA24 = CELL[2].OUT_HALF0[0];
				output DOA25 = CELL[2].OUT_HALF0[1];
				output DOA26 = CELL[2].OUT_HALF0[3];
				output DOA27 = CELL[2].OUT_HALF0[2];
				output DOA28 = CELL[3].OUT_HALF0[0];
				output DOA29 = CELL[3].OUT_HALF0[1];
				output DOA3 = CELL[0].OUT_FAN[3];
				output DOA30 = CELL[3].OUT_HALF0[3];
				output DOA31 = CELL[3].OUT_HALF0[2];
				output DOA4 = CELL[1].OUT_FAN[0];
				output DOA5 = CELL[1].OUT_FAN[1];
				output DOA6 = CELL[1].OUT_FAN[2];
				output DOA7 = CELL[1].OUT_FAN[3];
				output DOA8 = CELL[2].OUT_FAN[0];
				output DOA9 = CELL[2].OUT_FAN[1];
				output DOB0 = CELL[0].OUT_FAN[4];
				output DOB1 = CELL[0].OUT_FAN[5];
				output DOB10 = CELL[2].OUT_FAN[6];
				output DOB11 = CELL[2].OUT_FAN[7];
				output DOB12 = CELL[3].OUT_FAN[4];
				output DOB13 = CELL[3].OUT_FAN[5];
				output DOB14 = CELL[3].OUT_FAN[6];
				output DOB15 = CELL[3].OUT_FAN[7];
				output DOB16 = CELL[0].OUT_HALF1[0];
				output DOB17 = CELL[0].OUT_HALF1[1];
				output DOB18 = CELL[0].OUT_HALF1[3];
				output DOB19 = CELL[0].OUT_HALF1[2];
				output DOB2 = CELL[0].OUT_FAN[6];
				output DOB20 = CELL[1].OUT_HALF1[0];
				output DOB21 = CELL[1].OUT_HALF1[1];
				output DOB22 = CELL[1].OUT_HALF1[3];
				output DOB23 = CELL[1].OUT_HALF1[2];
				output DOB24 = CELL[2].OUT_HALF1[0];
				output DOB25 = CELL[2].OUT_HALF1[1];
				output DOB26 = CELL[2].OUT_HALF1[3];
				output DOB27 = CELL[2].OUT_HALF1[2];
				output DOB28 = CELL[3].OUT_HALF1[0];
				output DOB29 = CELL[3].OUT_HALF1[1];
				output DOB3 = CELL[0].OUT_FAN[7];
				output DOB30 = CELL[3].OUT_HALF1[3];
				output DOB31 = CELL[3].OUT_HALF1[2];
				output DOB4 = CELL[1].OUT_FAN[4];
				output DOB5 = CELL[1].OUT_FAN[5];
				output DOB6 = CELL[1].OUT_FAN[6];
				output DOB7 = CELL[1].OUT_FAN[7];
				output DOB8 = CELL[2].OUT_FAN[4];
				output DOB9 = CELL[2].OUT_FAN[5];
				output DOPA0 = CELL[0].OUT_SEC[4];
				output DOPA1 = CELL[2].OUT_SEC[4];
				output DOPA2 = CELL[1].OUT_SEC[4];
				output DOPA3 = CELL[3].OUT_SEC[4];
				output DOPB0 = CELL[0].OUT_SEC[5];
				output DOPB1 = CELL[2].OUT_SEC[5];
				output DOPB2 = CELL[1].OUT_SEC[5];
				output DOPB3 = CELL[3].OUT_SEC[5];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input SSRA = CELL[1].IMUX_SR_OPTINV[0];
				input SSRB = CELL[1].IMUX_SR_OPTINV[1];
				input WEA = CELL[1].IMUX_SR_OPTINV[2];
				input WEB = CELL[1].IMUX_SR_OPTINV[3];
			}

			bel MULT {
				input A0 = CELL[0].IMUX_DATA[27];
				input A1 = CELL[0].IMUX_DATA[19];
				input A10 = CELL[2].IMUX_DATA[0];
				input A11 = CELL[2].IMUX_DATA[8];
				input A12 = CELL[3].IMUX_DATA[27];
				input A13 = CELL[3].IMUX_DATA[19];
				input A14 = CELL[3].IMUX_DATA[0];
				input A15 = CELL[3].IMUX_DATA[8];
				input A16 = CELL[3].IMUX_DATA[26];
				input A17 = CELL[3].IMUX_DATA[10];
				input A2 = CELL[0].IMUX_DATA[0];
				input A3 = CELL[0].IMUX_DATA[8];
				input A4 = CELL[1].IMUX_DATA[27];
				input A5 = CELL[1].IMUX_DATA[19];
				input A6 = CELL[1].IMUX_DATA[0];
				input A7 = CELL[1].IMUX_DATA[8];
				input A8 = CELL[2].IMUX_DATA[27];
				input A9 = CELL[2].IMUX_DATA[19];
				input B0 = CELL[0].IMUX_DATA[22];
				input B1 = CELL[0].IMUX_DATA[30];
				input B10 = CELL[2].IMUX_DATA[13];
				input B11 = CELL[2].IMUX_DATA[5];
				input B12 = CELL[3].IMUX_DATA[22];
				input B13 = CELL[3].IMUX_DATA[30];
				input B14 = CELL[3].IMUX_DATA[13];
				input B15 = CELL[3].IMUX_DATA[5];
				input B16 = CELL[3].IMUX_DATA[18];
				input B17 = CELL[3].IMUX_DATA[2];
				input B2 = CELL[0].IMUX_DATA[13];
				input B3 = CELL[0].IMUX_DATA[5];
				input B4 = CELL[1].IMUX_DATA[22];
				input B5 = CELL[1].IMUX_DATA[30];
				input B6 = CELL[1].IMUX_DATA[13];
				input B7 = CELL[1].IMUX_DATA[5];
				input B8 = CELL[2].IMUX_DATA[22];
				input B9 = CELL[2].IMUX_DATA[30];
				input CEA = CELL[2].IMUX_CE_OPTINV[0];
				input CEB = CELL[2].IMUX_CE_OPTINV[1];
				input CEP = CELL[2].IMUX_CE_OPTINV[2];
				input CLK = CELL[2].IMUX_CLK_OPTINV[0];
				output P0 = CELL[0].OUT_SEC[15];
				output P1 = CELL[0].OUT_SEC[14];
				output P10 = CELL[1].OUT_SEC[13];
				output P11 = CELL[1].OUT_SEC[12];
				output P12 = CELL[1].OUT_SEC[11];
				output P13 = CELL[1].OUT_SEC[10];
				output P14 = CELL[1].OUT_SEC[9];
				output P15 = CELL[1].OUT_SEC[8];
				output P16 = CELL[2].OUT_SEC[15];
				output P17 = CELL[2].OUT_SEC[14];
				output P18 = CELL[2].OUT_SEC[13];
				output P19 = CELL[2].OUT_SEC[12];
				output P2 = CELL[0].OUT_SEC[13];
				output P20 = CELL[2].OUT_SEC[11];
				output P21 = CELL[2].OUT_SEC[10];
				output P22 = CELL[2].OUT_SEC[9];
				output P23 = CELL[2].OUT_SEC[8];
				output P24 = CELL[3].OUT_SEC[15];
				output P25 = CELL[3].OUT_SEC[14];
				output P26 = CELL[3].OUT_SEC[13];
				output P27 = CELL[3].OUT_SEC[12];
				output P28 = CELL[3].OUT_SEC[11];
				output P29 = CELL[3].OUT_SEC[10];
				output P3 = CELL[0].OUT_SEC[12];
				output P30 = CELL[3].OUT_SEC[9];
				output P31 = CELL[3].OUT_SEC[8];
				output P32 = CELL[0].OUT_SEC[7];
				output P33 = CELL[1].OUT_SEC[7];
				output P34 = CELL[2].OUT_SEC[7];
				output P35 = CELL[3].OUT_SEC[7];
				output P4 = CELL[0].OUT_SEC[11];
				output P5 = CELL[0].OUT_SEC[10];
				output P6 = CELL[0].OUT_SEC[9];
				output P7 = CELL[0].OUT_SEC[8];
				output P8 = CELL[1].OUT_SEC[15];
				output P9 = CELL[1].OUT_SEC[14];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA18 MULT.A2
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA1
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB0
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB19 MULT.B3
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB0
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA3
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA19 MULT.A3
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB0
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA0
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB1
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB18 MULT.B2
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB1
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA2
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA2
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA17 MULT.A1
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA0
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB3
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB16 MULT.B0
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB3
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA3
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA0
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA16 MULT.A0
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA1
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB2
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB17 MULT.B1
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB2
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA0
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA1
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA2
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA3
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB0
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB1
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB2
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB3
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA0
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB0
			// wire CELL[0].OUT_SEC[7]             MULT.P32
			// wire CELL[0].OUT_SEC[8]             MULT.P7
			// wire CELL[0].OUT_SEC[9]             MULT.P6
			// wire CELL[0].OUT_SEC[10]            MULT.P5
			// wire CELL[0].OUT_SEC[11]            MULT.P4
			// wire CELL[0].OUT_SEC[12]            MULT.P3
			// wire CELL[0].OUT_SEC[13]            MULT.P2
			// wire CELL[0].OUT_SEC[14]            MULT.P1
			// wire CELL[0].OUT_SEC[15]            MULT.P0
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA16
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA17
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA19
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA18
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB16
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB17
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB19
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB18
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.SSRA
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.SSRB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA22 MULT.A6
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA5
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB4
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB23 MULT.B7
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB4
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA7
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA23 MULT.A7
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB2
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA4
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB5
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB22 MULT.B6
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB5
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA6
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA6
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA21 MULT.A5
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA4
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB7
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB20 MULT.B4
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB7
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA7
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA2
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA20 MULT.A4
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA5
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB6
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB21 MULT.B5
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB6
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA4
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA5
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA6
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA7
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB4
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB5
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB6
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB7
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA2
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB2
			// wire CELL[1].OUT_SEC[7]             MULT.P33
			// wire CELL[1].OUT_SEC[8]             MULT.P15
			// wire CELL[1].OUT_SEC[9]             MULT.P14
			// wire CELL[1].OUT_SEC[10]            MULT.P13
			// wire CELL[1].OUT_SEC[11]            MULT.P12
			// wire CELL[1].OUT_SEC[12]            MULT.P11
			// wire CELL[1].OUT_SEC[13]            MULT.P10
			// wire CELL[1].OUT_SEC[14]            MULT.P9
			// wire CELL[1].OUT_SEC[15]            MULT.P8
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA20
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA21
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA23
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA22
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB20
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB21
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB23
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB22
			// wire CELL[2].IMUX_CLK_OPTINV[0]     MULT.CLK
			// wire CELL[2].IMUX_SR_OPTINV[0]      MULT.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      MULT.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_CE_OPTINV[0]      MULT.CEA
			// wire CELL[2].IMUX_CE_OPTINV[1]      MULT.CEB
			// wire CELL[2].IMUX_CE_OPTINV[2]      MULT.CEP
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA26 MULT.A10
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA9
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB8
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB27 MULT.B11
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB8
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA11
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA27 MULT.A11
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB1
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA8
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB9
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB26 MULT.B10
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB9
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA10
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA10
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA25 MULT.A9
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA8
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB11
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB24 MULT.B8
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB11
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA11
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA1
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA24 MULT.A8
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA9
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB10
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB25 MULT.B9
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB10
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA8
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA9
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA10
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA11
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB8
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB9
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB10
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB11
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA1
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB1
			// wire CELL[2].OUT_SEC[7]             MULT.P34
			// wire CELL[2].OUT_SEC[8]             MULT.P23
			// wire CELL[2].OUT_SEC[9]             MULT.P22
			// wire CELL[2].OUT_SEC[10]            MULT.P21
			// wire CELL[2].OUT_SEC[11]            MULT.P20
			// wire CELL[2].OUT_SEC[12]            MULT.P19
			// wire CELL[2].OUT_SEC[13]            MULT.P18
			// wire CELL[2].OUT_SEC[14]            MULT.P17
			// wire CELL[2].OUT_SEC[15]            MULT.P16
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA24
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA25
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA27
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA26
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB24
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB25
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB27
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB26
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA30 MULT.A14
			// wire CELL[3].IMUX_DATA[2]           MULT.B17
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA13
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB12
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB31 MULT.B15
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB12
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA31 MULT.A15
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB3
			// wire CELL[3].IMUX_DATA[10]          MULT.A17
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA12
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB13
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB30 MULT.B14
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB13
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA14
			// wire CELL[3].IMUX_DATA[18]          MULT.B16
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA29 MULT.A13
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA12
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB15
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB28 MULT.B12
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA15
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA3
			// wire CELL[3].IMUX_DATA[26]          MULT.A16
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA28 MULT.A12
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA13
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB14
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB29 MULT.B13
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA12
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA13
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA14
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA15
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB12
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB13
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB14
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB15
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA3
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB3
			// wire CELL[3].OUT_SEC[7]             MULT.P35
			// wire CELL[3].OUT_SEC[8]             MULT.P31
			// wire CELL[3].OUT_SEC[9]             MULT.P30
			// wire CELL[3].OUT_SEC[10]            MULT.P29
			// wire CELL[3].OUT_SEC[11]            MULT.P28
			// wire CELL[3].OUT_SEC[12]            MULT.P27
			// wire CELL[3].OUT_SEC[13]            MULT.P26
			// wire CELL[3].OUT_SEC[14]            MULT.P25
			// wire CELL[3].OUT_SEC[15]            MULT.P24
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA28
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA29
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA31
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA30
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB28
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB29
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB31
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB30
		}

		tile_class BRAM_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect MAIN[2]: Vertical (19, rev 64);
			bitrect MAIN[3]: Vertical (19, rev 64);
			bitrect DATA: Vertical (76, rev 256);

			bel BRAM {
				input ADDRA0 = CELL[0].IMUX_DATA[20];
				input ADDRA1 = CELL[0].IMUX_DATA[28];
				input ADDRA10 = CELL[2].IMUX_DATA[15];
				input ADDRA11 = CELL[2].IMUX_DATA[7];
				input ADDRA12 = CELL[3].IMUX_DATA[20];
				input ADDRA13 = CELL[3].IMUX_DATA[28];
				input ADDRA2 = CELL[0].IMUX_DATA[15];
				input ADDRA3 = CELL[0].IMUX_DATA[7];
				input ADDRA4 = CELL[1].IMUX_DATA[20];
				input ADDRA5 = CELL[1].IMUX_DATA[28];
				input ADDRA6 = CELL[1].IMUX_DATA[15];
				input ADDRA7 = CELL[1].IMUX_DATA[7];
				input ADDRA8 = CELL[2].IMUX_DATA[20];
				input ADDRA9 = CELL[2].IMUX_DATA[28];
				input ADDRB0 = CELL[0].IMUX_DATA[4];
				input ADDRB1 = CELL[0].IMUX_DATA[12];
				input ADDRB10 = CELL[2].IMUX_DATA[31];
				input ADDRB11 = CELL[2].IMUX_DATA[23];
				input ADDRB12 = CELL[3].IMUX_DATA[4];
				input ADDRB13 = CELL[3].IMUX_DATA[12];
				input ADDRB2 = CELL[0].IMUX_DATA[31];
				input ADDRB3 = CELL[0].IMUX_DATA[23];
				input ADDRB4 = CELL[1].IMUX_DATA[4];
				input ADDRB5 = CELL[1].IMUX_DATA[12];
				input ADDRB6 = CELL[1].IMUX_DATA[31];
				input ADDRB7 = CELL[1].IMUX_DATA[23];
				input ADDRB8 = CELL[2].IMUX_DATA[4];
				input ADDRB9 = CELL[2].IMUX_DATA[12];
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input DIA0 = CELL[0].IMUX_DATA[11];
				input DIA1 = CELL[0].IMUX_DATA[3];
				input DIA10 = CELL[2].IMUX_DATA[16];
				input DIA11 = CELL[2].IMUX_DATA[24];
				input DIA12 = CELL[3].IMUX_DATA[11];
				input DIA13 = CELL[3].IMUX_DATA[3];
				input DIA14 = CELL[3].IMUX_DATA[16];
				input DIA15 = CELL[3].IMUX_DATA[24];
				input DIA16 = CELL[0].IMUX_DATA[27];
				input DIA17 = CELL[0].IMUX_DATA[19];
				input DIA18 = CELL[0].IMUX_DATA[0];
				input DIA19 = CELL[0].IMUX_DATA[8];
				input DIA2 = CELL[0].IMUX_DATA[16];
				input DIA20 = CELL[1].IMUX_DATA[27];
				input DIA21 = CELL[1].IMUX_DATA[19];
				input DIA22 = CELL[1].IMUX_DATA[0];
				input DIA23 = CELL[1].IMUX_DATA[8];
				input DIA24 = CELL[2].IMUX_DATA[27];
				input DIA25 = CELL[2].IMUX_DATA[19];
				input DIA26 = CELL[2].IMUX_DATA[0];
				input DIA27 = CELL[2].IMUX_DATA[8];
				input DIA28 = CELL[3].IMUX_DATA[27];
				input DIA29 = CELL[3].IMUX_DATA[19];
				input DIA3 = CELL[0].IMUX_DATA[24];
				input DIA30 = CELL[3].IMUX_DATA[0];
				input DIA31 = CELL[3].IMUX_DATA[8];
				input DIA4 = CELL[1].IMUX_DATA[11];
				input DIA5 = CELL[1].IMUX_DATA[3];
				input DIA6 = CELL[1].IMUX_DATA[16];
				input DIA7 = CELL[1].IMUX_DATA[24];
				input DIA8 = CELL[2].IMUX_DATA[11];
				input DIA9 = CELL[2].IMUX_DATA[3];
				input DIB0 = CELL[0].IMUX_DATA[6];
				input DIB1 = CELL[0].IMUX_DATA[14];
				input DIB10 = CELL[2].IMUX_DATA[29];
				input DIB11 = CELL[2].IMUX_DATA[21];
				input DIB12 = CELL[3].IMUX_DATA[6];
				input DIB13 = CELL[3].IMUX_DATA[14];
				input DIB14 = CELL[3].IMUX_DATA[29];
				input DIB15 = CELL[3].IMUX_DATA[21];
				input DIB16 = CELL[0].IMUX_DATA[22];
				input DIB17 = CELL[0].IMUX_DATA[30];
				input DIB18 = CELL[0].IMUX_DATA[13];
				input DIB19 = CELL[0].IMUX_DATA[5];
				input DIB2 = CELL[0].IMUX_DATA[29];
				input DIB20 = CELL[1].IMUX_DATA[22];
				input DIB21 = CELL[1].IMUX_DATA[30];
				input DIB22 = CELL[1].IMUX_DATA[13];
				input DIB23 = CELL[1].IMUX_DATA[5];
				input DIB24 = CELL[2].IMUX_DATA[22];
				input DIB25 = CELL[2].IMUX_DATA[30];
				input DIB26 = CELL[2].IMUX_DATA[13];
				input DIB27 = CELL[2].IMUX_DATA[5];
				input DIB28 = CELL[3].IMUX_DATA[22];
				input DIB29 = CELL[3].IMUX_DATA[30];
				input DIB3 = CELL[0].IMUX_DATA[21];
				input DIB30 = CELL[3].IMUX_DATA[13];
				input DIB31 = CELL[3].IMUX_DATA[5];
				input DIB4 = CELL[1].IMUX_DATA[6];
				input DIB5 = CELL[1].IMUX_DATA[14];
				input DIB6 = CELL[1].IMUX_DATA[29];
				input DIB7 = CELL[1].IMUX_DATA[21];
				input DIB8 = CELL[2].IMUX_DATA[6];
				input DIB9 = CELL[2].IMUX_DATA[14];
				input DIPA0 = CELL[0].IMUX_DATA[25];
				input DIPA1 = CELL[2].IMUX_DATA[25];
				input DIPA2 = CELL[1].IMUX_DATA[25];
				input DIPA3 = CELL[3].IMUX_DATA[25];
				input DIPB0 = CELL[0].IMUX_DATA[9];
				input DIPB1 = CELL[2].IMUX_DATA[9];
				input DIPB2 = CELL[1].IMUX_DATA[9];
				input DIPB3 = CELL[3].IMUX_DATA[9];
				output DOA0 = CELL[0].OUT_FAN[0];
				output DOA1 = CELL[0].OUT_FAN[1];
				output DOA10 = CELL[2].OUT_FAN[2];
				output DOA11 = CELL[2].OUT_FAN[3];
				output DOA12 = CELL[3].OUT_FAN[0];
				output DOA13 = CELL[3].OUT_FAN[1];
				output DOA14 = CELL[3].OUT_FAN[2];
				output DOA15 = CELL[3].OUT_FAN[3];
				output DOA16 = CELL[0].OUT_HALF0[0];
				output DOA17 = CELL[0].OUT_HALF0[1];
				output DOA18 = CELL[0].OUT_HALF0[3];
				output DOA19 = CELL[0].OUT_HALF0[2];
				output DOA2 = CELL[0].OUT_FAN[2];
				output DOA20 = CELL[1].OUT_HALF0[0];
				output DOA21 = CELL[1].OUT_HALF0[1];
				output DOA22 = CELL[1].OUT_HALF0[3];
				output DOA23 = CELL[1].OUT_HALF0[2];
				output DOA24 = CELL[2].OUT_HALF0[0];
				output DOA25 = CELL[2].OUT_HALF0[1];
				output DOA26 = CELL[2].OUT_HALF0[3];
				output DOA27 = CELL[2].OUT_HALF0[2];
				output DOA28 = CELL[3].OUT_HALF0[0];
				output DOA29 = CELL[3].OUT_HALF0[1];
				output DOA3 = CELL[0].OUT_FAN[3];
				output DOA30 = CELL[3].OUT_HALF0[3];
				output DOA31 = CELL[3].OUT_HALF0[2];
				output DOA4 = CELL[1].OUT_FAN[0];
				output DOA5 = CELL[1].OUT_FAN[1];
				output DOA6 = CELL[1].OUT_FAN[2];
				output DOA7 = CELL[1].OUT_FAN[3];
				output DOA8 = CELL[2].OUT_FAN[0];
				output DOA9 = CELL[2].OUT_FAN[1];
				output DOB0 = CELL[0].OUT_FAN[4];
				output DOB1 = CELL[0].OUT_FAN[5];
				output DOB10 = CELL[2].OUT_FAN[6];
				output DOB11 = CELL[2].OUT_FAN[7];
				output DOB12 = CELL[3].OUT_FAN[4];
				output DOB13 = CELL[3].OUT_FAN[5];
				output DOB14 = CELL[3].OUT_FAN[6];
				output DOB15 = CELL[3].OUT_FAN[7];
				output DOB16 = CELL[0].OUT_HALF1[0];
				output DOB17 = CELL[0].OUT_HALF1[1];
				output DOB18 = CELL[0].OUT_HALF1[3];
				output DOB19 = CELL[0].OUT_HALF1[2];
				output DOB2 = CELL[0].OUT_FAN[6];
				output DOB20 = CELL[1].OUT_HALF1[0];
				output DOB21 = CELL[1].OUT_HALF1[1];
				output DOB22 = CELL[1].OUT_HALF1[3];
				output DOB23 = CELL[1].OUT_HALF1[2];
				output DOB24 = CELL[2].OUT_HALF1[0];
				output DOB25 = CELL[2].OUT_HALF1[1];
				output DOB26 = CELL[2].OUT_HALF1[3];
				output DOB27 = CELL[2].OUT_HALF1[2];
				output DOB28 = CELL[3].OUT_HALF1[0];
				output DOB29 = CELL[3].OUT_HALF1[1];
				output DOB3 = CELL[0].OUT_FAN[7];
				output DOB30 = CELL[3].OUT_HALF1[3];
				output DOB31 = CELL[3].OUT_HALF1[2];
				output DOB4 = CELL[1].OUT_FAN[4];
				output DOB5 = CELL[1].OUT_FAN[5];
				output DOB6 = CELL[1].OUT_FAN[6];
				output DOB7 = CELL[1].OUT_FAN[7];
				output DOB8 = CELL[2].OUT_FAN[4];
				output DOB9 = CELL[2].OUT_FAN[5];
				output DOPA0 = CELL[0].OUT_SEC[4];
				output DOPA1 = CELL[2].OUT_SEC[4];
				output DOPA2 = CELL[1].OUT_SEC[4];
				output DOPA3 = CELL[3].OUT_SEC[4];
				output DOPB0 = CELL[0].OUT_SEC[5];
				output DOPB1 = CELL[2].OUT_SEC[5];
				output DOPB2 = CELL[1].OUT_SEC[5];
				output DOPB3 = CELL[3].OUT_SEC[5];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input SSRA = CELL[1].IMUX_SR_OPTINV[0];
				input SSRB = CELL[1].IMUX_SR_OPTINV[1];
				input WEA0 = CELL[1].IMUX_SR_OPTINV[2];
				input WEA1 = CELL[0].IMUX_SR_OPTINV[2];
				input WEA2 = CELL[3].IMUX_SR_OPTINV[1];
				input WEA3 = CELL[3].IMUX_SR_OPTINV[2];
				input WEB0 = CELL[1].IMUX_SR_OPTINV[3];
				input WEB1 = CELL[0].IMUX_SR_OPTINV[3];
				input WEB2 = CELL[2].IMUX_SR_OPTINV[3];
				input WEB3 = CELL[3].IMUX_SR_OPTINV[3];
			}

			bel MULT {
				input A0 = CELL[0].IMUX_DATA[17];
				input A1 = CELL[0].IMUX_DATA[1];
				input A10 = CELL[2].IMUX_DATA[17];
				input A11 = CELL[2].IMUX_DATA[1];
				input A12 = CELL[2].IMUX_DATA[26];
				input A13 = CELL[2].IMUX_DATA[10];
				input A14 = CELL[3].IMUX_DATA[17];
				input A15 = CELL[3].IMUX_DATA[1];
				input A16 = CELL[3].IMUX_DATA[26];
				input A17 = CELL[3].IMUX_DATA[10];
				input A2 = CELL[0].IMUX_DATA[26];
				input A3 = CELL[0].IMUX_DATA[10];
				input A4 = CELL[1].IMUX_DATA[17];
				input A5 = CELL[1].IMUX_DATA[1];
				input A6 = CELL[1].IMUX_DATA[26];
				input A7 = CELL[1].IMUX_DATA[10];
				input A8 = CELL[2].IMUX_DATA[18];
				input A9 = CELL[2].IMUX_DATA[2];
				input B0 = CELL[0].IMUX_DATA[22];
				input B1 = CELL[0].IMUX_DATA[30];
				input B10 = CELL[2].IMUX_DATA[13];
				input B11 = CELL[2].IMUX_DATA[5];
				input B12 = CELL[3].IMUX_DATA[22];
				input B13 = CELL[3].IMUX_DATA[30];
				input B14 = CELL[3].IMUX_DATA[13];
				input B15 = CELL[3].IMUX_DATA[5];
				input B16 = CELL[3].IMUX_DATA[18];
				input B17 = CELL[3].IMUX_DATA[2];
				input B2 = CELL[0].IMUX_DATA[13];
				input B3 = CELL[0].IMUX_DATA[5];
				input B4 = CELL[1].IMUX_DATA[22];
				input B5 = CELL[1].IMUX_DATA[30];
				input B6 = CELL[1].IMUX_DATA[13];
				input B7 = CELL[1].IMUX_DATA[5];
				input B8 = CELL[2].IMUX_DATA[22];
				input B9 = CELL[2].IMUX_DATA[30];
				input CEA = CELL[2].IMUX_CE_OPTINV[0];
				input CEB = CELL[2].IMUX_CE_OPTINV[1];
				input CEP = CELL[2].IMUX_CE_OPTINV[2];
				input CLK = CELL[2].IMUX_CLK_OPTINV[0];
				output P0 = CELL[0].OUT_SEC[15];
				output P1 = CELL[0].OUT_SEC[14];
				output P10 = CELL[1].OUT_SEC[13];
				output P11 = CELL[1].OUT_SEC[12];
				output P12 = CELL[1].OUT_SEC[11];
				output P13 = CELL[1].OUT_SEC[10];
				output P14 = CELL[1].OUT_SEC[9];
				output P15 = CELL[1].OUT_SEC[8];
				output P16 = CELL[2].OUT_SEC[15];
				output P17 = CELL[2].OUT_SEC[14];
				output P18 = CELL[2].OUT_SEC[13];
				output P19 = CELL[2].OUT_SEC[12];
				output P2 = CELL[0].OUT_SEC[13];
				output P20 = CELL[2].OUT_SEC[11];
				output P21 = CELL[2].OUT_SEC[10];
				output P22 = CELL[2].OUT_SEC[9];
				output P23 = CELL[2].OUT_SEC[8];
				output P24 = CELL[3].OUT_SEC[15];
				output P25 = CELL[3].OUT_SEC[14];
				output P26 = CELL[3].OUT_SEC[13];
				output P27 = CELL[3].OUT_SEC[12];
				output P28 = CELL[3].OUT_SEC[11];
				output P29 = CELL[3].OUT_SEC[10];
				output P3 = CELL[0].OUT_SEC[12];
				output P30 = CELL[3].OUT_SEC[9];
				output P31 = CELL[3].OUT_SEC[8];
				output P32 = CELL[0].OUT_SEC[7];
				output P33 = CELL[1].OUT_SEC[7];
				output P34 = CELL[2].OUT_SEC[7];
				output P35 = CELL[3].OUT_SEC[7];
				output P4 = CELL[0].OUT_SEC[11];
				output P5 = CELL[0].OUT_SEC[10];
				output P6 = CELL[0].OUT_SEC[9];
				output P7 = CELL[0].OUT_SEC[8];
				output P8 = CELL[1].OUT_SEC[15];
				output P9 = CELL[1].OUT_SEC[14];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
			}

			// wire CELL[0].IMUX_SR_OPTINV[2]      BRAM.WEA1
			// wire CELL[0].IMUX_SR_OPTINV[3]      BRAM.WEB1
			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA18
			// wire CELL[0].IMUX_DATA[1]           MULT.A1
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA1
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB0
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB19 MULT.B3
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB0
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA3
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA19
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB0
			// wire CELL[0].IMUX_DATA[10]          MULT.A3
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA0
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB1
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB18 MULT.B2
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB1
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA2
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA2
			// wire CELL[0].IMUX_DATA[17]          MULT.A0
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA17
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA0
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB3
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB16 MULT.B0
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB3
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA3
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA0
			// wire CELL[0].IMUX_DATA[26]          MULT.A2
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA16
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA1
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB2
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB17 MULT.B1
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB2
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA0
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA1
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA2
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA3
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB0
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB1
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB2
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB3
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA0
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB0
			// wire CELL[0].OUT_SEC[7]             MULT.P32
			// wire CELL[0].OUT_SEC[8]             MULT.P7
			// wire CELL[0].OUT_SEC[9]             MULT.P6
			// wire CELL[0].OUT_SEC[10]            MULT.P5
			// wire CELL[0].OUT_SEC[11]            MULT.P4
			// wire CELL[0].OUT_SEC[12]            MULT.P3
			// wire CELL[0].OUT_SEC[13]            MULT.P2
			// wire CELL[0].OUT_SEC[14]            MULT.P1
			// wire CELL[0].OUT_SEC[15]            MULT.P0
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA16
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA17
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA19
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA18
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB16
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB17
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB19
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB18
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.SSRA
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.SSRB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA0
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB0
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA22
			// wire CELL[1].IMUX_DATA[1]           MULT.A5
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA5
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB4
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB23 MULT.B7
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB4
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA7
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA23
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB2
			// wire CELL[1].IMUX_DATA[10]          MULT.A7
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA4
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB5
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB22 MULT.B6
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB5
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA6
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA6
			// wire CELL[1].IMUX_DATA[17]          MULT.A4
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA21
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA4
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB7
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB20 MULT.B4
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB7
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA7
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA2
			// wire CELL[1].IMUX_DATA[26]          MULT.A6
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA20
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA5
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB6
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB21 MULT.B5
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB6
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA4
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA5
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA6
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA7
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB4
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB5
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB6
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB7
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA2
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB2
			// wire CELL[1].OUT_SEC[7]             MULT.P33
			// wire CELL[1].OUT_SEC[8]             MULT.P15
			// wire CELL[1].OUT_SEC[9]             MULT.P14
			// wire CELL[1].OUT_SEC[10]            MULT.P13
			// wire CELL[1].OUT_SEC[11]            MULT.P12
			// wire CELL[1].OUT_SEC[12]            MULT.P11
			// wire CELL[1].OUT_SEC[13]            MULT.P10
			// wire CELL[1].OUT_SEC[14]            MULT.P9
			// wire CELL[1].OUT_SEC[15]            MULT.P8
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA20
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA21
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA23
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA22
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB20
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB21
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB23
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB22
			// wire CELL[2].IMUX_CLK_OPTINV[0]     MULT.CLK
			// wire CELL[2].IMUX_SR_OPTINV[0]      MULT.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      MULT.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_SR_OPTINV[3]      BRAM.WEB2
			// wire CELL[2].IMUX_CE_OPTINV[0]      MULT.CEA
			// wire CELL[2].IMUX_CE_OPTINV[1]      MULT.CEB
			// wire CELL[2].IMUX_CE_OPTINV[2]      MULT.CEP
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA26
			// wire CELL[2].IMUX_DATA[1]           MULT.A11
			// wire CELL[2].IMUX_DATA[2]           MULT.A9
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA9
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB8
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB27 MULT.B11
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB8
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA11
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA27
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB1
			// wire CELL[2].IMUX_DATA[10]          MULT.A13
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA8
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB9
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB26 MULT.B10
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB9
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA10
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA10
			// wire CELL[2].IMUX_DATA[17]          MULT.A10
			// wire CELL[2].IMUX_DATA[18]          MULT.A8
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA25
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA8
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB11
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB24 MULT.B8
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB11
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA11
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA1
			// wire CELL[2].IMUX_DATA[26]          MULT.A12
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA24
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA9
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB10
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB25 MULT.B9
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB10
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA8
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA9
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA10
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA11
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB8
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB9
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB10
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB11
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA1
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB1
			// wire CELL[2].OUT_SEC[7]             MULT.P34
			// wire CELL[2].OUT_SEC[8]             MULT.P23
			// wire CELL[2].OUT_SEC[9]             MULT.P22
			// wire CELL[2].OUT_SEC[10]            MULT.P21
			// wire CELL[2].OUT_SEC[11]            MULT.P20
			// wire CELL[2].OUT_SEC[12]            MULT.P19
			// wire CELL[2].OUT_SEC[13]            MULT.P18
			// wire CELL[2].OUT_SEC[14]            MULT.P17
			// wire CELL[2].OUT_SEC[15]            MULT.P16
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA24
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA25
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA27
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA26
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB24
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB25
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB27
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB26
			// wire CELL[3].IMUX_SR_OPTINV[1]      BRAM.WEA2
			// wire CELL[3].IMUX_SR_OPTINV[2]      BRAM.WEA3
			// wire CELL[3].IMUX_SR_OPTINV[3]      BRAM.WEB3
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA30
			// wire CELL[3].IMUX_DATA[1]           MULT.A15
			// wire CELL[3].IMUX_DATA[2]           MULT.B17
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA13
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB12
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB31 MULT.B15
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB12
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA31
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB3
			// wire CELL[3].IMUX_DATA[10]          MULT.A17
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA12
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB13
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB30 MULT.B14
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB13
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA14
			// wire CELL[3].IMUX_DATA[17]          MULT.A14
			// wire CELL[3].IMUX_DATA[18]          MULT.B16
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA29
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA12
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB15
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB28 MULT.B12
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA15
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA3
			// wire CELL[3].IMUX_DATA[26]          MULT.A16
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA28
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA13
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB14
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB29 MULT.B13
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA12
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA13
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA14
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA15
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB12
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB13
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB14
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB15
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA3
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB3
			// wire CELL[3].OUT_SEC[7]             MULT.P35
			// wire CELL[3].OUT_SEC[8]             MULT.P31
			// wire CELL[3].OUT_SEC[9]             MULT.P30
			// wire CELL[3].OUT_SEC[10]            MULT.P29
			// wire CELL[3].OUT_SEC[11]            MULT.P28
			// wire CELL[3].OUT_SEC[12]            MULT.P27
			// wire CELL[3].OUT_SEC[13]            MULT.P26
			// wire CELL[3].OUT_SEC[14]            MULT.P25
			// wire CELL[3].OUT_SEC[15]            MULT.P24
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA28
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA29
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA31
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA30
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB28
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB29
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB31
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB30
		}

		tile_class BRAM_S3ADSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect MAIN[2]: Vertical (19, rev 64);
			bitrect MAIN[3]: Vertical (19, rev 64);
			bitrect DATA: Vertical (76, rev 256);

			bel BRAM {
				input ADDRA0 = CELL[0].IMUX_DATA[20];
				input ADDRA1 = CELL[0].IMUX_DATA[28];
				input ADDRA10 = CELL[2].IMUX_DATA[15];
				input ADDRA11 = CELL[2].IMUX_DATA[7];
				input ADDRA12 = CELL[3].IMUX_DATA[20];
				input ADDRA13 = CELL[3].IMUX_DATA[28];
				input ADDRA2 = CELL[0].IMUX_DATA[15];
				input ADDRA3 = CELL[0].IMUX_DATA[7];
				input ADDRA4 = CELL[1].IMUX_DATA[20];
				input ADDRA5 = CELL[1].IMUX_DATA[28];
				input ADDRA6 = CELL[1].IMUX_DATA[15];
				input ADDRA7 = CELL[1].IMUX_DATA[7];
				input ADDRA8 = CELL[2].IMUX_DATA[20];
				input ADDRA9 = CELL[2].IMUX_DATA[28];
				input ADDRB0 = CELL[0].IMUX_DATA[4];
				input ADDRB1 = CELL[0].IMUX_DATA[12];
				input ADDRB10 = CELL[2].IMUX_DATA[31];
				input ADDRB11 = CELL[2].IMUX_DATA[23];
				input ADDRB12 = CELL[3].IMUX_DATA[4];
				input ADDRB13 = CELL[3].IMUX_DATA[12];
				input ADDRB2 = CELL[0].IMUX_DATA[31];
				input ADDRB3 = CELL[0].IMUX_DATA[23];
				input ADDRB4 = CELL[1].IMUX_DATA[4];
				input ADDRB5 = CELL[1].IMUX_DATA[12];
				input ADDRB6 = CELL[1].IMUX_DATA[31];
				input ADDRB7 = CELL[1].IMUX_DATA[23];
				input ADDRB8 = CELL[2].IMUX_DATA[4];
				input ADDRB9 = CELL[2].IMUX_DATA[12];
				input CLKA = CELL[2].IMUX_CLK_OPTINV[0];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input DIA0 = CELL[0].IMUX_DATA[11];
				input DIA1 = CELL[0].IMUX_DATA[3];
				input DIA10 = CELL[2].IMUX_DATA[16];
				input DIA11 = CELL[2].IMUX_DATA[24];
				input DIA12 = CELL[3].IMUX_DATA[11];
				input DIA13 = CELL[3].IMUX_DATA[3];
				input DIA14 = CELL[3].IMUX_DATA[16];
				input DIA15 = CELL[3].IMUX_DATA[24];
				input DIA16 = CELL[0].IMUX_DATA[27];
				input DIA17 = CELL[0].IMUX_DATA[19];
				input DIA18 = CELL[0].IMUX_DATA[0];
				input DIA19 = CELL[0].IMUX_DATA[8];
				input DIA2 = CELL[0].IMUX_DATA[16];
				input DIA20 = CELL[1].IMUX_DATA[27];
				input DIA21 = CELL[1].IMUX_DATA[19];
				input DIA22 = CELL[1].IMUX_DATA[0];
				input DIA23 = CELL[1].IMUX_DATA[8];
				input DIA24 = CELL[2].IMUX_DATA[27];
				input DIA25 = CELL[2].IMUX_DATA[19];
				input DIA26 = CELL[2].IMUX_DATA[0];
				input DIA27 = CELL[2].IMUX_DATA[8];
				input DIA28 = CELL[3].IMUX_DATA[27];
				input DIA29 = CELL[3].IMUX_DATA[19];
				input DIA3 = CELL[0].IMUX_DATA[24];
				input DIA30 = CELL[3].IMUX_DATA[0];
				input DIA31 = CELL[3].IMUX_DATA[8];
				input DIA4 = CELL[1].IMUX_DATA[11];
				input DIA5 = CELL[1].IMUX_DATA[3];
				input DIA6 = CELL[1].IMUX_DATA[16];
				input DIA7 = CELL[1].IMUX_DATA[24];
				input DIA8 = CELL[2].IMUX_DATA[11];
				input DIA9 = CELL[2].IMUX_DATA[3];
				input DIB0 = CELL[0].IMUX_DATA[6];
				input DIB1 = CELL[0].IMUX_DATA[14];
				input DIB10 = CELL[2].IMUX_DATA[29];
				input DIB11 = CELL[2].IMUX_DATA[21];
				input DIB12 = CELL[3].IMUX_DATA[6];
				input DIB13 = CELL[3].IMUX_DATA[14];
				input DIB14 = CELL[3].IMUX_DATA[29];
				input DIB15 = CELL[3].IMUX_DATA[21];
				input DIB16 = CELL[0].IMUX_DATA[22];
				input DIB17 = CELL[0].IMUX_DATA[30];
				input DIB18 = CELL[0].IMUX_DATA[13];
				input DIB19 = CELL[0].IMUX_DATA[5];
				input DIB2 = CELL[0].IMUX_DATA[29];
				input DIB20 = CELL[1].IMUX_DATA[22];
				input DIB21 = CELL[1].IMUX_DATA[30];
				input DIB22 = CELL[1].IMUX_DATA[13];
				input DIB23 = CELL[1].IMUX_DATA[5];
				input DIB24 = CELL[2].IMUX_DATA[22];
				input DIB25 = CELL[2].IMUX_DATA[30];
				input DIB26 = CELL[2].IMUX_DATA[13];
				input DIB27 = CELL[2].IMUX_DATA[5];
				input DIB28 = CELL[3].IMUX_DATA[22];
				input DIB29 = CELL[3].IMUX_DATA[30];
				input DIB3 = CELL[0].IMUX_DATA[21];
				input DIB30 = CELL[3].IMUX_DATA[13];
				input DIB31 = CELL[3].IMUX_DATA[5];
				input DIB4 = CELL[1].IMUX_DATA[6];
				input DIB5 = CELL[1].IMUX_DATA[14];
				input DIB6 = CELL[1].IMUX_DATA[29];
				input DIB7 = CELL[1].IMUX_DATA[21];
				input DIB8 = CELL[2].IMUX_DATA[6];
				input DIB9 = CELL[2].IMUX_DATA[14];
				input DIPA0 = CELL[0].IMUX_DATA[25];
				input DIPA1 = CELL[2].IMUX_DATA[25];
				input DIPA2 = CELL[1].IMUX_DATA[25];
				input DIPA3 = CELL[3].IMUX_DATA[25];
				input DIPB0 = CELL[0].IMUX_DATA[9];
				input DIPB1 = CELL[2].IMUX_DATA[9];
				input DIPB2 = CELL[1].IMUX_DATA[9];
				input DIPB3 = CELL[3].IMUX_DATA[9];
				output DOA0 = CELL[0].OUT_FAN[0];
				output DOA1 = CELL[0].OUT_FAN[1];
				output DOA10 = CELL[2].OUT_FAN[2];
				output DOA11 = CELL[2].OUT_FAN[3];
				output DOA12 = CELL[3].OUT_FAN[0];
				output DOA13 = CELL[3].OUT_FAN[1];
				output DOA14 = CELL[3].OUT_FAN[2];
				output DOA15 = CELL[3].OUT_FAN[3];
				output DOA16 = CELL[0].OUT_SEC[15];
				output DOA17 = CELL[0].OUT_SEC[14];
				output DOA18 = CELL[0].OUT_SEC[13];
				output DOA19 = CELL[0].OUT_SEC[12];
				output DOA2 = CELL[0].OUT_FAN[2];
				output DOA20 = CELL[1].OUT_SEC[15];
				output DOA21 = CELL[1].OUT_SEC[14];
				output DOA22 = CELL[1].OUT_SEC[13];
				output DOA23 = CELL[1].OUT_SEC[12];
				output DOA24 = CELL[2].OUT_SEC[15];
				output DOA25 = CELL[2].OUT_SEC[14];
				output DOA26 = CELL[2].OUT_SEC[13];
				output DOA27 = CELL[2].OUT_SEC[12];
				output DOA28 = CELL[3].OUT_SEC[15];
				output DOA29 = CELL[3].OUT_SEC[14];
				output DOA3 = CELL[0].OUT_FAN[3];
				output DOA30 = CELL[3].OUT_SEC[13];
				output DOA31 = CELL[3].OUT_SEC[12];
				output DOA4 = CELL[1].OUT_FAN[0];
				output DOA5 = CELL[1].OUT_FAN[1];
				output DOA6 = CELL[1].OUT_FAN[2];
				output DOA7 = CELL[1].OUT_FAN[3];
				output DOA8 = CELL[2].OUT_FAN[0];
				output DOA9 = CELL[2].OUT_FAN[1];
				output DOB0 = CELL[0].OUT_FAN[4];
				output DOB1 = CELL[0].OUT_FAN[5];
				output DOB10 = CELL[2].OUT_FAN[6];
				output DOB11 = CELL[2].OUT_FAN[7];
				output DOB12 = CELL[3].OUT_FAN[4];
				output DOB13 = CELL[3].OUT_FAN[5];
				output DOB14 = CELL[3].OUT_FAN[6];
				output DOB15 = CELL[3].OUT_FAN[7];
				output DOB16 = CELL[0].OUT_SEC[11];
				output DOB17 = CELL[0].OUT_SEC[10];
				output DOB18 = CELL[0].OUT_SEC[9];
				output DOB19 = CELL[0].OUT_SEC[8];
				output DOB2 = CELL[0].OUT_FAN[6];
				output DOB20 = CELL[1].OUT_SEC[11];
				output DOB21 = CELL[1].OUT_SEC[10];
				output DOB22 = CELL[1].OUT_SEC[9];
				output DOB23 = CELL[1].OUT_SEC[8];
				output DOB24 = CELL[2].OUT_SEC[11];
				output DOB25 = CELL[2].OUT_SEC[10];
				output DOB26 = CELL[2].OUT_SEC[9];
				output DOB27 = CELL[2].OUT_SEC[8];
				output DOB28 = CELL[3].OUT_SEC[11];
				output DOB29 = CELL[3].OUT_SEC[10];
				output DOB3 = CELL[0].OUT_FAN[7];
				output DOB30 = CELL[3].OUT_SEC[9];
				output DOB31 = CELL[3].OUT_SEC[8];
				output DOB4 = CELL[1].OUT_FAN[4];
				output DOB5 = CELL[1].OUT_FAN[5];
				output DOB6 = CELL[1].OUT_FAN[6];
				output DOB7 = CELL[1].OUT_FAN[7];
				output DOB8 = CELL[2].OUT_FAN[4];
				output DOB9 = CELL[2].OUT_FAN[5];
				output DOPA0 = CELL[0].OUT_SEC[4];
				output DOPA1 = CELL[2].OUT_SEC[4];
				output DOPA2 = CELL[1].OUT_SEC[4];
				output DOPA3 = CELL[3].OUT_SEC[4];
				output DOPB0 = CELL[0].OUT_SEC[5];
				output DOPB1 = CELL[2].OUT_SEC[5];
				output DOPB2 = CELL[1].OUT_SEC[5];
				output DOPB3 = CELL[3].OUT_SEC[5];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input REGCEA = CELL[1].IMUX_CE_OPTINV[0];
				input REGCEB = CELL[1].IMUX_CE_OPTINV[1];
				input RSTA = CELL[2].IMUX_SR_OPTINV[1];
				input RSTB = CELL[2].IMUX_SR_OPTINV[0];
				input WEA0 = CELL[1].IMUX_SR_OPTINV[2];
				input WEA1 = CELL[1].IMUX_SR_OPTINV[0];
				input WEA2 = CELL[3].IMUX_SR_OPTINV[1];
				input WEA3 = CELL[3].IMUX_SR_OPTINV[2];
				input WEB0 = CELL[1].IMUX_SR_OPTINV[3];
				input WEB1 = CELL[1].IMUX_SR_OPTINV[1];
				input WEB2 = CELL[3].IMUX_SR_OPTINV[0];
				input WEB3 = CELL[3].IMUX_SR_OPTINV[3];
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA18
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA1
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB0
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB19
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB0
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA3
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA19
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB0
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA0
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB1
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB18
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB1
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA2
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA2
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA17
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA0
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB3
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB16
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB3
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA3
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA0
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA16
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA1
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB2
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB17
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB2
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA0
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA1
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA2
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA3
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB0
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB1
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB2
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB3
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA0
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB0
			// wire CELL[0].OUT_SEC[8]             BRAM.DOB19
			// wire CELL[0].OUT_SEC[9]             BRAM.DOB18
			// wire CELL[0].OUT_SEC[10]            BRAM.DOB17
			// wire CELL[0].OUT_SEC[11]            BRAM.DOB16
			// wire CELL[0].OUT_SEC[12]            BRAM.DOA19
			// wire CELL[0].OUT_SEC[13]            BRAM.DOA18
			// wire CELL[0].OUT_SEC[14]            BRAM.DOA17
			// wire CELL[0].OUT_SEC[15]            BRAM.DOA16
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.WEA1
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.WEB1
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA0
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB0
			// wire CELL[1].IMUX_CE_OPTINV[0]      BRAM.REGCEA
			// wire CELL[1].IMUX_CE_OPTINV[1]      BRAM.REGCEB
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA22
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA5
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB4
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB23
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB4
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA7
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA23
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB2
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA4
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB5
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB22
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB5
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA6
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA6
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA21
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA4
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB7
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB20
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB7
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA7
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA2
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA20
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA5
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB6
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB21
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB6
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA4
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA5
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA6
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA7
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB4
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB5
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB6
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB7
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA2
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB2
			// wire CELL[1].OUT_SEC[8]             BRAM.DOB23
			// wire CELL[1].OUT_SEC[9]             BRAM.DOB22
			// wire CELL[1].OUT_SEC[10]            BRAM.DOB21
			// wire CELL[1].OUT_SEC[11]            BRAM.DOB20
			// wire CELL[1].OUT_SEC[12]            BRAM.DOA23
			// wire CELL[1].OUT_SEC[13]            BRAM.DOA22
			// wire CELL[1].OUT_SEC[14]            BRAM.DOA21
			// wire CELL[1].OUT_SEC[15]            BRAM.DOA20
			// wire CELL[2].IMUX_CLK_OPTINV[0]     BRAM.CLKA
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.RSTA
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA26
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA9
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB8
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB27
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB8
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA11
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA27
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB1
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA8
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB9
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB26
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB9
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA10
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA10
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA25
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA8
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB11
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB24
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB11
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA11
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA1
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA24
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA9
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB10
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB25
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB10
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA8
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA9
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA10
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA11
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB8
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB9
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB10
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB11
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA1
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB1
			// wire CELL[2].OUT_SEC[8]             BRAM.DOB27
			// wire CELL[2].OUT_SEC[9]             BRAM.DOB26
			// wire CELL[2].OUT_SEC[10]            BRAM.DOB25
			// wire CELL[2].OUT_SEC[11]            BRAM.DOB24
			// wire CELL[2].OUT_SEC[12]            BRAM.DOA27
			// wire CELL[2].OUT_SEC[13]            BRAM.DOA26
			// wire CELL[2].OUT_SEC[14]            BRAM.DOA25
			// wire CELL[2].OUT_SEC[15]            BRAM.DOA24
			// wire CELL[3].IMUX_SR_OPTINV[0]      BRAM.WEB2
			// wire CELL[3].IMUX_SR_OPTINV[1]      BRAM.WEA2
			// wire CELL[3].IMUX_SR_OPTINV[2]      BRAM.WEA3
			// wire CELL[3].IMUX_SR_OPTINV[3]      BRAM.WEB3
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA30
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA13
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB12
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB31
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB12
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA31
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB3
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA12
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB13
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB30
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB13
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA14
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA29
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA12
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB15
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB28
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA15
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA3
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA28
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA13
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB14
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB29
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA12
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA13
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA14
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA15
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB12
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB13
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB14
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB15
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA3
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB3
			// wire CELL[3].OUT_SEC[8]             BRAM.DOB31
			// wire CELL[3].OUT_SEC[9]             BRAM.DOB30
			// wire CELL[3].OUT_SEC[10]            BRAM.DOB29
			// wire CELL[3].OUT_SEC[11]            BRAM.DOB28
			// wire CELL[3].OUT_SEC[12]            BRAM.DOA31
			// wire CELL[3].OUT_SEC[13]            BRAM.DOA30
			// wire CELL[3].OUT_SEC[14]            BRAM.DOA29
			// wire CELL[3].OUT_SEC[15]            BRAM.DOA28
		}

		tile_class DSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect MAIN[2]: Vertical (19, rev 64);
			bitrect MAIN[3]: Vertical (19, rev 64);

			bel DSP {
				input A0 = CELL[1].IMUX_FAN_BX[0];
				input A1 = CELL[1].IMUX_FAN_BY[0];
				input A10 = CELL[2].IMUX_FAN_BY[0];
				input A11 = CELL[2].IMUX_FAN_BX[2];
				input A12 = CELL[2].IMUX_FAN_BY[2];
				input A13 = CELL[2].IMUX_FAN_BX[1];
				input A14 = CELL[2].IMUX_FAN_BY[1];
				input A15 = CELL[2].IMUX_FAN_BX[3];
				input A16 = CELL[2].IMUX_FAN_BY[3];
				input A17 = CELL[2].IMUX_DATA[2];
				input A2 = CELL[1].IMUX_FAN_BX[2];
				input A3 = CELL[1].IMUX_FAN_BY[2];
				input A4 = CELL[1].IMUX_FAN_BX[1];
				input A5 = CELL[1].IMUX_FAN_BY[1];
				input A6 = CELL[1].IMUX_FAN_BX[3];
				input A7 = CELL[1].IMUX_FAN_BY[3];
				input A8 = CELL[1].IMUX_DATA[2];
				input A9 = CELL[2].IMUX_FAN_BX[0];
				input B0 = CELL[0].IMUX_DATA[1];
				input B1 = CELL[0].IMUX_DATA[17];
				input B10 = CELL[3].IMUX_DATA[30];
				input B11 = CELL[3].IMUX_FAN_BY[0];
				input B12 = CELL[3].IMUX_FAN_BY[2];
				input B13 = CELL[3].IMUX_FAN_BY[1];
				input B14 = CELL[3].IMUX_FAN_BY[3];
				input B15 = CELL[3].IMUX_DATA[5];
				input B16 = CELL[3].IMUX_DATA[10];
				input B17 = CELL[3].IMUX_DATA[26];
				input B2 = CELL[0].IMUX_DATA[22];
				input B3 = CELL[0].IMUX_FAN_BY[1];
				input B4 = CELL[0].IMUX_FAN_BY[2];
				input B5 = CELL[0].IMUX_FAN_BY[0];
				input B6 = CELL[0].IMUX_FAN_BY[3];
				input B7 = CELL[0].IMUX_DATA[13];
				input B8 = CELL[0].IMUX_DATA[10];
				input B9 = CELL[0].IMUX_DATA[26];
				input C0 = CELL[0].IMUX_DATA[6];
				input C1 = CELL[0].IMUX_DATA[14];
				input C10 = CELL[0].IMUX_DATA[29];
				input C11 = CELL[0].IMUX_DATA[21];
				input C12 = CELL[1].IMUX_DATA[6];
				input C13 = CELL[1].IMUX_DATA[14];
				input C14 = CELL[1].IMUX_DATA[11];
				input C15 = CELL[1].IMUX_DATA[3];
				input C16 = CELL[1].IMUX_DATA[27];
				input C17 = CELL[1].IMUX_DATA[19];
				input C18 = CELL[1].IMUX_DATA[0];
				input C19 = CELL[1].IMUX_DATA[8];
				input C2 = CELL[0].IMUX_DATA[11];
				input C20 = CELL[1].IMUX_DATA[16];
				input C21 = CELL[1].IMUX_DATA[24];
				input C22 = CELL[1].IMUX_DATA[29];
				input C23 = CELL[1].IMUX_DATA[21];
				input C24 = CELL[2].IMUX_DATA[6];
				input C25 = CELL[2].IMUX_DATA[14];
				input C26 = CELL[2].IMUX_DATA[11];
				input C27 = CELL[2].IMUX_DATA[3];
				input C28 = CELL[2].IMUX_DATA[27];
				input C29 = CELL[2].IMUX_DATA[19];
				input C3 = CELL[0].IMUX_DATA[3];
				input C30 = CELL[2].IMUX_DATA[0];
				input C31 = CELL[2].IMUX_DATA[8];
				input C32 = CELL[2].IMUX_DATA[16];
				input C33 = CELL[2].IMUX_DATA[24];
				input C34 = CELL[2].IMUX_DATA[29];
				input C35 = CELL[2].IMUX_DATA[21];
				input C36 = CELL[3].IMUX_DATA[6];
				input C37 = CELL[3].IMUX_DATA[14];
				input C38 = CELL[3].IMUX_DATA[11];
				input C39 = CELL[3].IMUX_DATA[3];
				input C4 = CELL[0].IMUX_DATA[27];
				input C40 = CELL[3].IMUX_DATA[27];
				input C41 = CELL[3].IMUX_DATA[19];
				input C42 = CELL[3].IMUX_DATA[0];
				input C43 = CELL[3].IMUX_DATA[8];
				input C44 = CELL[3].IMUX_DATA[16];
				input C45 = CELL[3].IMUX_DATA[24];
				input C46 = CELL[3].IMUX_DATA[29];
				input C47 = CELL[3].IMUX_DATA[21];
				input C5 = CELL[0].IMUX_DATA[19];
				input C6 = CELL[0].IMUX_DATA[0];
				input C7 = CELL[0].IMUX_DATA[8];
				input C8 = CELL[0].IMUX_DATA[16];
				input C9 = CELL[0].IMUX_DATA[24];
				input CEA = CELL[3].IMUX_CE_OPTINV[0];
				input CEB = CELL[3].IMUX_CE_OPTINV[1];
				input CEC = CELL[3].IMUX_CE_OPTINV[2];
				input CECARRYIN = CELL[2].IMUX_CE_OPTINV[3];
				input CED = CELL[3].IMUX_CE_OPTINV[3];
				input CEM = CELL[2].IMUX_CE_OPTINV[2];
				input CEOPMODE = CELL[2].IMUX_CE_OPTINV[0];
				input CEP = CELL[2].IMUX_CE_OPTINV[1];
				input CLK = CELL[2].IMUX_CLK_OPTINV[3];
				input D0 = CELL[0].IMUX_DATA[9];
				input D1 = CELL[0].IMUX_DATA[25];
				input D10 = CELL[3].IMUX_DATA[22];
				input D11 = CELL[3].IMUX_FAN_BX[0];
				input D12 = CELL[3].IMUX_FAN_BX[2];
				input D13 = CELL[3].IMUX_FAN_BX[1];
				input D14 = CELL[3].IMUX_FAN_BX[3];
				input D15 = CELL[3].IMUX_DATA[13];
				input D16 = CELL[3].IMUX_DATA[2];
				input D17 = CELL[3].IMUX_DATA[18];
				input D2 = CELL[0].IMUX_DATA[30];
				input D3 = CELL[0].IMUX_FAN_BX[0];
				input D4 = CELL[0].IMUX_FAN_BX[2];
				input D5 = CELL[0].IMUX_FAN_BX[1];
				input D6 = CELL[0].IMUX_FAN_BX[3];
				input D7 = CELL[0].IMUX_DATA[5];
				input D8 = CELL[0].IMUX_DATA[2];
				input D9 = CELL[0].IMUX_DATA[18];
				input OPMODE0 = CELL[1].IMUX_DATA[1];
				input OPMODE1 = CELL[1].IMUX_DATA[9];
				input OPMODE2 = CELL[1].IMUX_DATA[17];
				input OPMODE3 = CELL[1].IMUX_DATA[25];
				input OPMODE4 = CELL[1].IMUX_DATA[13];
				input OPMODE5 = CELL[1].IMUX_DATA[30];
				input OPMODE6 = CELL[1].IMUX_DATA[5];
				input OPMODE7 = CELL[1].IMUX_DATA[22];
				output P0 = CELL[0].OUT_FAN_BEL[6];
				output P1 = CELL[0].OUT_FAN_BEL[1];
				output P10 = CELL[0].OUT_SEC_BEL[15];
				output P11 = CELL[0].OUT_SEC_BEL[14];
				output P12 = CELL[1].OUT_FAN_BEL[6];
				output P13 = CELL[1].OUT_FAN_BEL[1];
				output P14 = CELL[1].OUT_FAN_BEL[0];
				output P15 = CELL[1].OUT_FAN_BEL[5];
				output P16 = CELL[1].OUT_FAN_BEL[4];
				output P17 = CELL[1].OUT_SEC_BEL[13];
				output P18 = CELL[1].OUT_SEC_BEL[12];
				output P19 = CELL[1].OUT_FAN_BEL[3];
				output P2 = CELL[0].OUT_FAN_BEL[0];
				output P20 = CELL[1].OUT_FAN_BEL[2];
				output P21 = CELL[1].OUT_FAN_BEL[7];
				output P22 = CELL[1].OUT_SEC_BEL[15];
				output P23 = CELL[1].OUT_SEC_BEL[14];
				output P24 = CELL[2].OUT_FAN_BEL[6];
				output P25 = CELL[2].OUT_FAN_BEL[1];
				output P26 = CELL[2].OUT_FAN_BEL[0];
				output P27 = CELL[2].OUT_FAN_BEL[5];
				output P28 = CELL[2].OUT_FAN_BEL[4];
				output P29 = CELL[2].OUT_SEC_BEL[13];
				output P3 = CELL[0].OUT_FAN_BEL[5];
				output P30 = CELL[2].OUT_SEC_BEL[12];
				output P31 = CELL[2].OUT_FAN_BEL[3];
				output P32 = CELL[2].OUT_FAN_BEL[2];
				output P33 = CELL[2].OUT_FAN_BEL[7];
				output P34 = CELL[2].OUT_SEC_BEL[15];
				output P35 = CELL[2].OUT_SEC_BEL[14];
				output P36 = CELL[3].OUT_FAN_BEL[6];
				output P37 = CELL[3].OUT_FAN_BEL[1];
				output P38 = CELL[3].OUT_FAN_BEL[0];
				output P39 = CELL[3].OUT_FAN_BEL[5];
				output P4 = CELL[0].OUT_FAN_BEL[4];
				output P40 = CELL[3].OUT_FAN_BEL[4];
				output P41 = CELL[3].OUT_SEC_BEL[13];
				output P42 = CELL[3].OUT_SEC_BEL[12];
				output P43 = CELL[3].OUT_FAN_BEL[3];
				output P44 = CELL[3].OUT_FAN_BEL[2];
				output P45 = CELL[3].OUT_FAN_BEL[7];
				output P46 = CELL[3].OUT_SEC_BEL[15];
				output P47 = CELL[3].OUT_SEC_BEL[14];
				output P5 = CELL[0].OUT_SEC_BEL[13];
				output P6 = CELL[0].OUT_SEC_BEL[12];
				output P7 = CELL[0].OUT_FAN_BEL[3];
				output P8 = CELL[0].OUT_FAN_BEL[2];
				output P9 = CELL[0].OUT_FAN_BEL[7];
				input RSTA = CELL[0].IMUX_SR_OPTINV[0];
				input RSTB = CELL[0].IMUX_SR_OPTINV[1];
				input RSTC = CELL[0].IMUX_SR_OPTINV[2];
				input RSTCARRYIN = CELL[1].IMUX_SR_OPTINV[3];
				input RSTD = CELL[0].IMUX_SR_OPTINV[3];
				input RSTM = CELL[1].IMUX_SR_OPTINV[2];
				input RSTOPMODE = CELL[1].IMUX_SR_OPTINV[0];
				input RSTP = CELL[1].IMUX_SR_OPTINV[1];
			}

			test_mux DSP_TESTMUX @[MAIN[3][1][46], MAIN[3][1][45]] {
				primary = 0b00,
				test_group 0 = 0b01,
				test_group 1 = 0b10,
			} {
				CELL[0].OUT_FAN[0] = CELL[0].OUT_FAN_BEL[0] || [CELL[0].IMUX_DATA[11], CELL[0].IMUX_DATA[22]];
				CELL[0].OUT_FAN[1] = CELL[0].OUT_FAN_BEL[1] || [CELL[0].IMUX_DATA[14], CELL[0].IMUX_DATA[17]];
				CELL[0].OUT_FAN[2] = CELL[0].OUT_FAN_BEL[2] || [CELL[0].IMUX_DATA[16], CELL[0].IMUX_DATA[10]];
				CELL[0].OUT_FAN[3] = CELL[0].OUT_FAN_BEL[3] || [CELL[0].IMUX_DATA[8], CELL[0].IMUX_DATA[13]];
				CELL[0].OUT_FAN[4] = CELL[0].OUT_FAN_BEL[4] || [CELL[0].IMUX_DATA[27], CELL[0].IMUX_FAN_BY[2]];
				CELL[0].OUT_FAN[5] = CELL[0].OUT_FAN_BEL[5] || [CELL[0].IMUX_DATA[3], CELL[0].IMUX_FAN_BY[1]];
				CELL[0].OUT_FAN[6] = CELL[0].OUT_FAN_BEL[6] || [CELL[0].IMUX_DATA[6], CELL[0].IMUX_DATA[1]];
				CELL[0].OUT_FAN[7] = CELL[0].OUT_FAN_BEL[7] || [CELL[0].IMUX_DATA[24], CELL[0].IMUX_DATA[26]];
				CELL[0].OUT_SEC[8] = CELL[0].OUT_SEC_BEL[8] || [CELL[0].IMUX_SR_OPTINV[3], none];
				CELL[0].OUT_SEC[9] = CELL[0].OUT_SEC_BEL[9] || [CELL[0].IMUX_SR_OPTINV[2], none];
				CELL[0].OUT_SEC[10] = CELL[0].OUT_SEC_BEL[10] || [CELL[0].IMUX_SR_OPTINV[1], none];
				CELL[0].OUT_SEC[11] = CELL[0].OUT_SEC_BEL[11] || [CELL[0].IMUX_SR_OPTINV[0], none];
				CELL[0].OUT_SEC[12] = CELL[0].OUT_SEC_BEL[12] || [CELL[0].IMUX_DATA[0], CELL[0].IMUX_FAN_BY[3]];
				CELL[0].OUT_SEC[13] = CELL[0].OUT_SEC_BEL[13] || [CELL[0].IMUX_DATA[19], CELL[0].IMUX_FAN_BY[0]];
				CELL[0].OUT_SEC[14] = CELL[0].OUT_SEC_BEL[14] || [CELL[0].IMUX_DATA[21], CELL[3].IMUX_FAN_BY[0]];
				CELL[0].OUT_SEC[15] = CELL[0].OUT_SEC_BEL[15] || [CELL[0].IMUX_DATA[29], CELL[3].IMUX_DATA[30]];
				CELL[1].OUT_FAN[0] = CELL[1].OUT_FAN_BEL[0] || [CELL[1].IMUX_DATA[11], CELL[3].IMUX_FAN_BY[3]];
				CELL[1].OUT_FAN[1] = CELL[1].OUT_FAN_BEL[1] || [CELL[1].IMUX_DATA[14], CELL[3].IMUX_FAN_BY[1]];
				CELL[1].OUT_FAN[2] = CELL[1].OUT_FAN_BEL[2] || [CELL[1].IMUX_DATA[16], CELL[1].IMUX_FAN_BX[2]];
				CELL[1].OUT_FAN[3] = CELL[1].OUT_FAN_BEL[3] || [CELL[1].IMUX_DATA[8], CELL[1].IMUX_FAN_BY[0]];
				CELL[1].OUT_FAN[4] = CELL[1].OUT_FAN_BEL[4] || [CELL[1].IMUX_DATA[27], CELL[3].IMUX_DATA[10]];
				CELL[1].OUT_FAN[5] = CELL[1].OUT_FAN_BEL[5] || [CELL[1].IMUX_DATA[3], CELL[3].IMUX_DATA[5]];
				CELL[1].OUT_FAN[6] = CELL[1].OUT_FAN_BEL[6] || [CELL[1].IMUX_DATA[6], CELL[3].IMUX_FAN_BY[2]];
				CELL[1].OUT_FAN[7] = CELL[1].OUT_FAN_BEL[7] || [CELL[1].IMUX_DATA[24], CELL[1].IMUX_FAN_BY[2]];
				CELL[1].OUT_SEC[8] = CELL[1].OUT_SEC_BEL[8] || [CELL[1].IMUX_SR_OPTINV[3], none];
				CELL[1].OUT_SEC[9] = CELL[1].OUT_SEC_BEL[9] || [CELL[1].IMUX_SR_OPTINV[2], none];
				CELL[1].OUT_SEC[10] = CELL[1].OUT_SEC_BEL[10] || [CELL[1].IMUX_SR_OPTINV[1], none];
				CELL[1].OUT_SEC[11] = CELL[1].OUT_SEC_BEL[11] || [CELL[1].IMUX_SR_OPTINV[0], none];
				CELL[1].OUT_SEC[12] = CELL[1].OUT_SEC_BEL[12] || [CELL[1].IMUX_DATA[0], CELL[1].IMUX_FAN_BX[0]];
				CELL[1].OUT_SEC[13] = CELL[1].OUT_SEC_BEL[13] || [CELL[1].IMUX_DATA[19], CELL[3].IMUX_DATA[26]];
				CELL[1].OUT_SEC[14] = CELL[1].OUT_SEC_BEL[14] || [CELL[1].IMUX_DATA[21], CELL[1].IMUX_FAN_BY[1]];
				CELL[1].OUT_SEC[15] = CELL[1].OUT_SEC_BEL[15] || [CELL[1].IMUX_DATA[29], CELL[1].IMUX_FAN_BX[1]];
				CELL[1].OUT_HALF0[0] = CELL[1].OUT_HALF0_BEL[0] || [CELL[1].IMUX_DATA[1], none];
				CELL[1].OUT_HALF0[1] = CELL[1].OUT_HALF0_BEL[1] || [CELL[1].IMUX_DATA[9], none];
				CELL[1].OUT_HALF0[2] = CELL[1].OUT_HALF0_BEL[2] || [CELL[1].IMUX_DATA[25], none];
				CELL[1].OUT_HALF0[3] = CELL[1].OUT_HALF0_BEL[3] || [CELL[1].IMUX_DATA[17], none];
				CELL[1].OUT_HALF1[0] = CELL[1].OUT_HALF1_BEL[0] || [CELL[1].IMUX_DATA[13], none];
				CELL[1].OUT_HALF1[1] = CELL[1].OUT_HALF1_BEL[1] || [CELL[1].IMUX_DATA[30], none];
				CELL[1].OUT_HALF1[2] = CELL[1].OUT_HALF1_BEL[2] || [CELL[1].IMUX_DATA[22], none];
				CELL[1].OUT_HALF1[3] = CELL[1].OUT_HALF1_BEL[3] || [CELL[1].IMUX_DATA[5], none];
				CELL[2].OUT_FAN[0] = CELL[2].OUT_FAN_BEL[0] || [CELL[2].IMUX_DATA[11], CELL[1].IMUX_DATA[2]];
				CELL[2].OUT_FAN[1] = CELL[2].OUT_FAN_BEL[1] || [CELL[2].IMUX_DATA[14], CELL[1].IMUX_FAN_BY[3]];
				CELL[2].OUT_FAN[2] = CELL[2].OUT_FAN_BEL[2] || [CELL[2].IMUX_DATA[16], CELL[2].IMUX_FAN_BY[1]];
				CELL[2].OUT_FAN[3] = CELL[2].OUT_FAN_BEL[3] || [CELL[2].IMUX_DATA[8], CELL[2].IMUX_FAN_BX[1]];
				CELL[2].OUT_FAN[4] = CELL[2].OUT_FAN_BEL[4] || [CELL[2].IMUX_DATA[27], CELL[2].IMUX_FAN_BY[0]];
				CELL[2].OUT_FAN[5] = CELL[2].OUT_FAN_BEL[5] || [CELL[2].IMUX_DATA[3], CELL[2].IMUX_FAN_BX[0]];
				CELL[2].OUT_FAN[6] = CELL[2].OUT_FAN_BEL[6] || [CELL[2].IMUX_DATA[6], CELL[1].IMUX_FAN_BX[3]];
				CELL[2].OUT_FAN[7] = CELL[2].OUT_FAN_BEL[7] || [CELL[2].IMUX_DATA[24], CELL[2].IMUX_FAN_BX[3]];
				CELL[2].OUT_SEC[7] = CELL[2].OUT_SEC_BEL[7] || [CELL[2].IMUX_CLK_OPTINV[3], none];
				CELL[2].OUT_SEC[8] = CELL[2].OUT_SEC_BEL[8] || [CELL[2].IMUX_CE_OPTINV[3], none];
				CELL[2].OUT_SEC[9] = CELL[2].OUT_SEC_BEL[9] || [CELL[2].IMUX_CE_OPTINV[2], none];
				CELL[2].OUT_SEC[10] = CELL[2].OUT_SEC_BEL[10] || [CELL[2].IMUX_CE_OPTINV[1], none];
				CELL[2].OUT_SEC[11] = CELL[2].OUT_SEC_BEL[11] || [CELL[2].IMUX_CE_OPTINV[0], none];
				CELL[2].OUT_SEC[12] = CELL[2].OUT_SEC_BEL[12] || [CELL[2].IMUX_DATA[0], CELL[2].IMUX_FAN_BY[2]];
				CELL[2].OUT_SEC[13] = CELL[2].OUT_SEC_BEL[13] || [CELL[2].IMUX_DATA[19], CELL[2].IMUX_FAN_BX[2]];
				CELL[2].OUT_SEC[14] = CELL[2].OUT_SEC_BEL[14] || [CELL[2].IMUX_DATA[21], CELL[2].IMUX_DATA[2]];
				CELL[2].OUT_SEC[15] = CELL[2].OUT_SEC_BEL[15] || [CELL[2].IMUX_DATA[29], CELL[2].IMUX_FAN_BY[3]];
				CELL[3].OUT_FAN[0] = CELL[3].OUT_FAN_BEL[0] || [CELL[3].IMUX_DATA[11], CELL[0].IMUX_DATA[30]];
				CELL[3].OUT_FAN[1] = CELL[3].OUT_FAN_BEL[1] || [CELL[3].IMUX_DATA[14], CELL[0].IMUX_DATA[25]];
				CELL[3].OUT_FAN[2] = CELL[3].OUT_FAN_BEL[2] || [CELL[3].IMUX_DATA[16], CELL[0].IMUX_DATA[2]];
				CELL[3].OUT_FAN[3] = CELL[3].OUT_FAN_BEL[3] || [CELL[3].IMUX_DATA[8], CELL[0].IMUX_DATA[5]];
				CELL[3].OUT_FAN[4] = CELL[3].OUT_FAN_BEL[4] || [CELL[3].IMUX_DATA[27], CELL[0].IMUX_FAN_BX[2]];
				CELL[3].OUT_FAN[5] = CELL[3].OUT_FAN_BEL[5] || [CELL[3].IMUX_DATA[3], CELL[0].IMUX_FAN_BX[0]];
				CELL[3].OUT_FAN[6] = CELL[3].OUT_FAN_BEL[6] || [CELL[3].IMUX_DATA[6], CELL[0].IMUX_DATA[9]];
				CELL[3].OUT_FAN[7] = CELL[3].OUT_FAN_BEL[7] || [CELL[3].IMUX_DATA[24], CELL[0].IMUX_DATA[18]];
				CELL[3].OUT_SEC[8] = CELL[3].OUT_SEC_BEL[8] || [CELL[3].IMUX_CE_OPTINV[3], none];
				CELL[3].OUT_SEC[9] = CELL[3].OUT_SEC_BEL[9] || [CELL[3].IMUX_CE_OPTINV[2], none];
				CELL[3].OUT_SEC[10] = CELL[3].OUT_SEC_BEL[10] || [CELL[3].IMUX_CE_OPTINV[1], none];
				CELL[3].OUT_SEC[11] = CELL[3].OUT_SEC_BEL[11] || [CELL[3].IMUX_CE_OPTINV[0], none];
				CELL[3].OUT_SEC[12] = CELL[3].OUT_SEC_BEL[12] || [CELL[3].IMUX_DATA[0], CELL[0].IMUX_FAN_BX[3]];
				CELL[3].OUT_SEC[13] = CELL[3].OUT_SEC_BEL[13] || [CELL[3].IMUX_DATA[19], CELL[0].IMUX_FAN_BX[1]];
				CELL[3].OUT_SEC[14] = CELL[3].OUT_SEC_BEL[14] || [CELL[3].IMUX_DATA[21], CELL[3].IMUX_FAN_BX[0]];
				CELL[3].OUT_SEC[15] = CELL[3].OUT_SEC_BEL[15] || [CELL[3].IMUX_DATA[29], CELL[3].IMUX_DATA[22]];
				CELL[3].OUT_HALF0[0] = CELL[3].OUT_HALF0_BEL[0] || [CELL[3].IMUX_FAN_BX[2], none];
				CELL[3].OUT_HALF0[1] = CELL[3].OUT_HALF0_BEL[1] || [CELL[3].IMUX_FAN_BX[1], none];
				CELL[3].OUT_HALF0[3] = CELL[3].OUT_HALF0_BEL[3] || [CELL[3].IMUX_FAN_BX[3], none];
				CELL[3].OUT_HALF1[0] = CELL[3].OUT_HALF1_BEL[0] || [CELL[3].IMUX_DATA[13], none];
				CELL[3].OUT_HALF1[1] = CELL[3].OUT_HALF1_BEL[1] || [CELL[3].IMUX_DATA[2], none];
				CELL[3].OUT_HALF1[3] = CELL[3].OUT_HALF1_BEL[3] || [CELL[3].IMUX_DATA[18], none];
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      DSP.RSTA
			// wire CELL[0].IMUX_SR_OPTINV[1]      DSP.RSTB
			// wire CELL[0].IMUX_SR_OPTINV[2]      DSP.RSTC
			// wire CELL[0].IMUX_SR_OPTINV[3]      DSP.RSTD
			// wire CELL[0].IMUX_FAN_BX[0]         DSP.D3
			// wire CELL[0].IMUX_FAN_BX[1]         DSP.D5
			// wire CELL[0].IMUX_FAN_BX[2]         DSP.D4
			// wire CELL[0].IMUX_FAN_BX[3]         DSP.D6
			// wire CELL[0].IMUX_FAN_BY[0]         DSP.B5
			// wire CELL[0].IMUX_FAN_BY[1]         DSP.B3
			// wire CELL[0].IMUX_FAN_BY[2]         DSP.B4
			// wire CELL[0].IMUX_FAN_BY[3]         DSP.B6
			// wire CELL[0].IMUX_DATA[0]           DSP.C6
			// wire CELL[0].IMUX_DATA[1]           DSP.B0
			// wire CELL[0].IMUX_DATA[2]           DSP.D8
			// wire CELL[0].IMUX_DATA[3]           DSP.C3
			// wire CELL[0].IMUX_DATA[5]           DSP.D7
			// wire CELL[0].IMUX_DATA[6]           DSP.C0
			// wire CELL[0].IMUX_DATA[8]           DSP.C7
			// wire CELL[0].IMUX_DATA[9]           DSP.D0
			// wire CELL[0].IMUX_DATA[10]          DSP.B8
			// wire CELL[0].IMUX_DATA[11]          DSP.C2
			// wire CELL[0].IMUX_DATA[13]          DSP.B7
			// wire CELL[0].IMUX_DATA[14]          DSP.C1
			// wire CELL[0].IMUX_DATA[16]          DSP.C8
			// wire CELL[0].IMUX_DATA[17]          DSP.B1
			// wire CELL[0].IMUX_DATA[18]          DSP.D9
			// wire CELL[0].IMUX_DATA[19]          DSP.C5
			// wire CELL[0].IMUX_DATA[21]          DSP.C11
			// wire CELL[0].IMUX_DATA[22]          DSP.B2
			// wire CELL[0].IMUX_DATA[24]          DSP.C9
			// wire CELL[0].IMUX_DATA[25]          DSP.D1
			// wire CELL[0].IMUX_DATA[26]          DSP.B9
			// wire CELL[0].IMUX_DATA[27]          DSP.C4
			// wire CELL[0].IMUX_DATA[29]          DSP.C10
			// wire CELL[0].IMUX_DATA[30]          DSP.D2
			// wire CELL[0].OUT_FAN_BEL[0]         DSP.P2
			// wire CELL[0].OUT_FAN_BEL[1]         DSP.P1
			// wire CELL[0].OUT_FAN_BEL[2]         DSP.P8
			// wire CELL[0].OUT_FAN_BEL[3]         DSP.P7
			// wire CELL[0].OUT_FAN_BEL[4]         DSP.P4
			// wire CELL[0].OUT_FAN_BEL[5]         DSP.P3
			// wire CELL[0].OUT_FAN_BEL[6]         DSP.P0
			// wire CELL[0].OUT_FAN_BEL[7]         DSP.P9
			// wire CELL[0].OUT_SEC_BEL[12]        DSP.P6
			// wire CELL[0].OUT_SEC_BEL[13]        DSP.P5
			// wire CELL[0].OUT_SEC_BEL[14]        DSP.P11
			// wire CELL[0].OUT_SEC_BEL[15]        DSP.P10
			// wire CELL[1].IMUX_SR_OPTINV[0]      DSP.RSTOPMODE
			// wire CELL[1].IMUX_SR_OPTINV[1]      DSP.RSTP
			// wire CELL[1].IMUX_SR_OPTINV[2]      DSP.RSTM
			// wire CELL[1].IMUX_SR_OPTINV[3]      DSP.RSTCARRYIN
			// wire CELL[1].IMUX_FAN_BX[0]         DSP.A0
			// wire CELL[1].IMUX_FAN_BX[1]         DSP.A4
			// wire CELL[1].IMUX_FAN_BX[2]         DSP.A2
			// wire CELL[1].IMUX_FAN_BX[3]         DSP.A6
			// wire CELL[1].IMUX_FAN_BY[0]         DSP.A1
			// wire CELL[1].IMUX_FAN_BY[1]         DSP.A5
			// wire CELL[1].IMUX_FAN_BY[2]         DSP.A3
			// wire CELL[1].IMUX_FAN_BY[3]         DSP.A7
			// wire CELL[1].IMUX_DATA[0]           DSP.C18
			// wire CELL[1].IMUX_DATA[1]           DSP.OPMODE0
			// wire CELL[1].IMUX_DATA[2]           DSP.A8
			// wire CELL[1].IMUX_DATA[3]           DSP.C15
			// wire CELL[1].IMUX_DATA[5]           DSP.OPMODE6
			// wire CELL[1].IMUX_DATA[6]           DSP.C12
			// wire CELL[1].IMUX_DATA[8]           DSP.C19
			// wire CELL[1].IMUX_DATA[9]           DSP.OPMODE1
			// wire CELL[1].IMUX_DATA[11]          DSP.C14
			// wire CELL[1].IMUX_DATA[13]          DSP.OPMODE4
			// wire CELL[1].IMUX_DATA[14]          DSP.C13
			// wire CELL[1].IMUX_DATA[16]          DSP.C20
			// wire CELL[1].IMUX_DATA[17]          DSP.OPMODE2
			// wire CELL[1].IMUX_DATA[19]          DSP.C17
			// wire CELL[1].IMUX_DATA[21]          DSP.C23
			// wire CELL[1].IMUX_DATA[22]          DSP.OPMODE7
			// wire CELL[1].IMUX_DATA[24]          DSP.C21
			// wire CELL[1].IMUX_DATA[25]          DSP.OPMODE3
			// wire CELL[1].IMUX_DATA[27]          DSP.C16
			// wire CELL[1].IMUX_DATA[29]          DSP.C22
			// wire CELL[1].IMUX_DATA[30]          DSP.OPMODE5
			// wire CELL[1].OUT_FAN_BEL[0]         DSP.P14
			// wire CELL[1].OUT_FAN_BEL[1]         DSP.P13
			// wire CELL[1].OUT_FAN_BEL[2]         DSP.P20
			// wire CELL[1].OUT_FAN_BEL[3]         DSP.P19
			// wire CELL[1].OUT_FAN_BEL[4]         DSP.P16
			// wire CELL[1].OUT_FAN_BEL[5]         DSP.P15
			// wire CELL[1].OUT_FAN_BEL[6]         DSP.P12
			// wire CELL[1].OUT_FAN_BEL[7]         DSP.P21
			// wire CELL[1].OUT_SEC_BEL[12]        DSP.P18
			// wire CELL[1].OUT_SEC_BEL[13]        DSP.P17
			// wire CELL[1].OUT_SEC_BEL[14]        DSP.P23
			// wire CELL[1].OUT_SEC_BEL[15]        DSP.P22
			// wire CELL[2].IMUX_CLK_OPTINV[3]     DSP.CLK
			// wire CELL[2].IMUX_CE_OPTINV[0]      DSP.CEOPMODE
			// wire CELL[2].IMUX_CE_OPTINV[1]      DSP.CEP
			// wire CELL[2].IMUX_CE_OPTINV[2]      DSP.CEM
			// wire CELL[2].IMUX_CE_OPTINV[3]      DSP.CECARRYIN
			// wire CELL[2].IMUX_FAN_BX[0]         DSP.A9
			// wire CELL[2].IMUX_FAN_BX[1]         DSP.A13
			// wire CELL[2].IMUX_FAN_BX[2]         DSP.A11
			// wire CELL[2].IMUX_FAN_BX[3]         DSP.A15
			// wire CELL[2].IMUX_FAN_BY[0]         DSP.A10
			// wire CELL[2].IMUX_FAN_BY[1]         DSP.A14
			// wire CELL[2].IMUX_FAN_BY[2]         DSP.A12
			// wire CELL[2].IMUX_FAN_BY[3]         DSP.A16
			// wire CELL[2].IMUX_DATA[0]           DSP.C30
			// wire CELL[2].IMUX_DATA[2]           DSP.A17
			// wire CELL[2].IMUX_DATA[3]           DSP.C27
			// wire CELL[2].IMUX_DATA[6]           DSP.C24
			// wire CELL[2].IMUX_DATA[8]           DSP.C31
			// wire CELL[2].IMUX_DATA[11]          DSP.C26
			// wire CELL[2].IMUX_DATA[14]          DSP.C25
			// wire CELL[2].IMUX_DATA[16]          DSP.C32
			// wire CELL[2].IMUX_DATA[19]          DSP.C29
			// wire CELL[2].IMUX_DATA[21]          DSP.C35
			// wire CELL[2].IMUX_DATA[24]          DSP.C33
			// wire CELL[2].IMUX_DATA[27]          DSP.C28
			// wire CELL[2].IMUX_DATA[29]          DSP.C34
			// wire CELL[2].OUT_FAN_BEL[0]         DSP.P26
			// wire CELL[2].OUT_FAN_BEL[1]         DSP.P25
			// wire CELL[2].OUT_FAN_BEL[2]         DSP.P32
			// wire CELL[2].OUT_FAN_BEL[3]         DSP.P31
			// wire CELL[2].OUT_FAN_BEL[4]         DSP.P28
			// wire CELL[2].OUT_FAN_BEL[5]         DSP.P27
			// wire CELL[2].OUT_FAN_BEL[6]         DSP.P24
			// wire CELL[2].OUT_FAN_BEL[7]         DSP.P33
			// wire CELL[2].OUT_SEC_BEL[12]        DSP.P30
			// wire CELL[2].OUT_SEC_BEL[13]        DSP.P29
			// wire CELL[2].OUT_SEC_BEL[14]        DSP.P35
			// wire CELL[2].OUT_SEC_BEL[15]        DSP.P34
			// wire CELL[3].IMUX_CE_OPTINV[0]      DSP.CEA
			// wire CELL[3].IMUX_CE_OPTINV[1]      DSP.CEB
			// wire CELL[3].IMUX_CE_OPTINV[2]      DSP.CEC
			// wire CELL[3].IMUX_CE_OPTINV[3]      DSP.CED
			// wire CELL[3].IMUX_FAN_BX[0]         DSP.D11
			// wire CELL[3].IMUX_FAN_BX[1]         DSP.D13
			// wire CELL[3].IMUX_FAN_BX[2]         DSP.D12
			// wire CELL[3].IMUX_FAN_BX[3]         DSP.D14
			// wire CELL[3].IMUX_FAN_BY[0]         DSP.B11
			// wire CELL[3].IMUX_FAN_BY[1]         DSP.B13
			// wire CELL[3].IMUX_FAN_BY[2]         DSP.B12
			// wire CELL[3].IMUX_FAN_BY[3]         DSP.B14
			// wire CELL[3].IMUX_DATA[0]           DSP.C42
			// wire CELL[3].IMUX_DATA[2]           DSP.D16
			// wire CELL[3].IMUX_DATA[3]           DSP.C39
			// wire CELL[3].IMUX_DATA[5]           DSP.B15
			// wire CELL[3].IMUX_DATA[6]           DSP.C36
			// wire CELL[3].IMUX_DATA[8]           DSP.C43
			// wire CELL[3].IMUX_DATA[10]          DSP.B16
			// wire CELL[3].IMUX_DATA[11]          DSP.C38
			// wire CELL[3].IMUX_DATA[13]          DSP.D15
			// wire CELL[3].IMUX_DATA[14]          DSP.C37
			// wire CELL[3].IMUX_DATA[16]          DSP.C44
			// wire CELL[3].IMUX_DATA[18]          DSP.D17
			// wire CELL[3].IMUX_DATA[19]          DSP.C41
			// wire CELL[3].IMUX_DATA[21]          DSP.C47
			// wire CELL[3].IMUX_DATA[22]          DSP.D10
			// wire CELL[3].IMUX_DATA[24]          DSP.C45
			// wire CELL[3].IMUX_DATA[26]          DSP.B17
			// wire CELL[3].IMUX_DATA[27]          DSP.C40
			// wire CELL[3].IMUX_DATA[29]          DSP.C46
			// wire CELL[3].IMUX_DATA[30]          DSP.B10
			// wire CELL[3].OUT_FAN_BEL[0]         DSP.P38
			// wire CELL[3].OUT_FAN_BEL[1]         DSP.P37
			// wire CELL[3].OUT_FAN_BEL[2]         DSP.P44
			// wire CELL[3].OUT_FAN_BEL[3]         DSP.P43
			// wire CELL[3].OUT_FAN_BEL[4]         DSP.P40
			// wire CELL[3].OUT_FAN_BEL[5]         DSP.P39
			// wire CELL[3].OUT_FAN_BEL[6]         DSP.P36
			// wire CELL[3].OUT_FAN_BEL[7]         DSP.P45
			// wire CELL[3].OUT_SEC_BEL[12]        DSP.P42
			// wire CELL[3].OUT_SEC_BEL[13]        DSP.P41
			// wire CELL[3].OUT_SEC_BEL[14]        DSP.P47
			// wire CELL[3].OUT_SEC_BEL[15]        DSP.P46
		}

		tile_class DCM_S3 {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_SW {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_SE {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_NW {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_NE {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_WS {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_WN {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_ES {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class DCM_S3E_EN {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (19, rev 64);
			bitrect MAIN_C[1]: Vertical (19, rev 64);
			bitrect MAIN_C[2]: Vertical (19, rev 64);
			bitrect MAIN_C[3]: Vertical (19, rev 64);
			bitrect MAIN_S[0]: Vertical (19, rev 64);
			bitrect MAIN_S[1]: Vertical (19, rev 64);
			bitrect MAIN_S[2]: Vertical (19, rev 64);
			bitrect MAIN_S[3]: Vertical (19, rev 64);

			bel DCM {
				output CLK0 = OUT_FAN[3];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLK90 = OUT_FAN[2];
				output CLKDV = OUT_SEC[3];
				input CLKFB = IMUX_CLK_OPTINV[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				input CLKIN = IMUX_CLK_OPTINV[2];
				output CONCUR = OUT_SEC[1];
				input CTLGO = IMUX_DATA[31];
				input CTLMODE = IMUX_DATA[24];
				input CTLOSC1 = IMUX_DATA[30];
				input CTLOSC2 = IMUX_DATA[29];
				input CTLSEL0 = IMUX_DATA[2];
				input CTLSEL1 = IMUX_DATA[3];
				input CTLSEL2 = IMUX_DATA[28];
				input DSSEN = IMUX_DATA[16];
				input FREEZEDFS = IMUX_DATA[26];
				input FREEZEDLL = IMUX_DATA[25];
				output LOCKED = OUT_SEC[2];
				input PSCLK = IMUX_CLK_OPTINV[1];
				output PSDONE = OUT_SEC[0];
				input PSEN = IMUX_DATA[17];
				input PSINCDEC = IMUX_DATA[18];
				input RST = IMUX_DATA[19];
				output STATUS0 = OUT_SEC[8];
				output STATUS1 = OUT_SEC[9];
				output STATUS2 = OUT_SEC[10];
				output STATUS3 = OUT_SEC[11];
				output STATUS4 = OUT_SEC[4];
				output STATUS5 = OUT_SEC[5];
				output STATUS6 = OUT_SEC[6];
				output STATUS7 = OUT_SEC[7];
				input STSADRS0 = IMUX_DATA[27];
				input STSADRS1 = IMUX_DATA[20];
				input STSADRS2 = IMUX_DATA[21];
				input STSADRS3 = IMUX_DATA[22];
				input STSADRS4 = IMUX_DATA[23];
			}

			bel DCMCONN_S3E {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN_S3E.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN_S3E.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN_S3E.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN_S3E.CLKPAD3
			// wire OMUX[10]                       DCMCONN_S3E.OUT0
			// wire OMUX[11]                       DCMCONN_S3E.OUT1
			// wire OMUX[12]                       DCMCONN_S3E.OUT2
			// wire OMUX[15]                       DCMCONN_S3E.OUT3
			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL0
			// wire IMUX_DATA[3]                   DCM.CTLSEL1
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS1
			// wire IMUX_DATA[21]                  DCM.STSADRS2
			// wire IMUX_DATA[22]                  DCM.STSADRS3
			// wire IMUX_DATA[23]                  DCM.STSADRS4
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS0
			// wire IMUX_DATA[28]                  DCM.CTLSEL2
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS4
			// wire OUT_SEC[5]                     DCM.STATUS5
			// wire OUT_SEC[6]                     DCM.STATUS6
			// wire OUT_SEC[7]                     DCM.STATUS7
			// wire OUT_SEC[8]                     DCM.STATUS0
			// wire OUT_SEC[9]                     DCM.STATUS1
			// wire OUT_SEC[10]                    DCM.STATUS2
			// wire OUT_SEC[11]                    DCM.STATUS3
		}

		tile_class CNR_SW_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel DCI[0] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[23];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_N = IMUX_DATA[21];
				input HI_LO_P = IMUX_DATA[20];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[15];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_N = IMUX_DATA[13];
				input HI_LO_P = IMUX_DATA[12];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
			}

			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_SEC[0]                     DCI[0].ADDRESS0 DCI[1].ADDRESS0
			// wire OUT_SEC[1]                     DCI[0].ADDRESS1 DCI[1].ADDRESS1
			// wire OUT_SEC[2]                     DCI[0].ADDRESS2 DCI[1].ADDRESS2
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
		}

		tile_class CNR_SW_FC {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel MISR {
				input CLK = IMUX_CLK[3];
			}

			// wire IMUX_CLK[3]                    MISR.CLK
		}

		tile_class CNR_SW_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);
		}

		tile_class CNR_SW_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);
		}

		tile_class CNR_SE_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel DCI[0] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[23];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_N = IMUX_DATA[21];
				input HI_LO_P = IMUX_DATA[20];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[15];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_N = IMUX_DATA[13];
				input HI_LO_P = IMUX_DATA[12];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_SEC[8];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_DATA[0];
				input I1 = IMUX_DATA[1];
				input I2 = IMUX_DATA[2];
				input I3 = IMUX_DATA[3];
				input I4 = IMUX_DATA[4];
				input I5 = IMUX_DATA[5];
				input I6 = IMUX_DATA[6];
				input I7 = IMUX_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_CE_OPTINV[1];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I0
			// wire IMUX_DATA[1]                   ICAP.I1
			// wire IMUX_DATA[2]                   ICAP.I2
			// wire IMUX_DATA[3]                   ICAP.I3
			// wire IMUX_DATA[4]                   ICAP.I4
			// wire IMUX_DATA[5]                   ICAP.I5
			// wire IMUX_DATA[6]                   ICAP.I6
			// wire IMUX_DATA[7]                   ICAP.I7
			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_SEC[0]                     DCI[0].ADDRESS0 DCI[1].ADDRESS0
			// wire OUT_SEC[1]                     DCI[0].ADDRESS1 DCI[1].ADDRESS1
			// wire OUT_SEC[2]                     DCI[0].ADDRESS2 DCI[1].ADDRESS2
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE ICAP.BUSY
		}

		tile_class CNR_SE_FC {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_SEC[8];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_DATA[0];
				input I1 = IMUX_DATA[1];
				input I2 = IMUX_DATA[2];
				input I3 = IMUX_DATA[3];
				input I4 = IMUX_DATA[4];
				input I5 = IMUX_DATA[5];
				input I6 = IMUX_DATA[6];
				input I7 = IMUX_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_CE_OPTINV[1];
			}

			bel MISR {
				input CLK = IMUX_CLK[3];
			}

			// wire IMUX_CLK[3]                    MISR.CLK
			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I0
			// wire IMUX_DATA[1]                   ICAP.I1
			// wire IMUX_DATA[2]                   ICAP.I2
			// wire IMUX_DATA[3]                   ICAP.I3
			// wire IMUX_DATA[4]                   ICAP.I4
			// wire IMUX_DATA[5]                   ICAP.I5
			// wire IMUX_DATA[6]                   ICAP.I6
			// wire IMUX_DATA[7]                   ICAP.I7
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_SEC[8]                     ICAP.BUSY
		}

		tile_class CNR_SE_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
				input MBT = IMUX_CE_OPTINV[0];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_SEC[8];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_DATA[0];
				input I1 = IMUX_DATA[1];
				input I2 = IMUX_DATA[2];
				input I3 = IMUX_DATA[3];
				input I4 = IMUX_DATA[4];
				input I5 = IMUX_DATA[5];
				input I6 = IMUX_DATA[6];
				input I7 = IMUX_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_CE_OPTINV[1];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[0]              STARTUP.MBT
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I0
			// wire IMUX_DATA[1]                   ICAP.I1
			// wire IMUX_DATA[2]                   ICAP.I2
			// wire IMUX_DATA[3]                   ICAP.I3
			// wire IMUX_DATA[4]                   ICAP.I4
			// wire IMUX_DATA[5]                   ICAP.I5
			// wire IMUX_DATA[6]                   ICAP.I6
			// wire IMUX_DATA[7]                   ICAP.I7
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_SEC[8]                     ICAP.BUSY
		}

		tile_class CNR_SE_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_CE_OPTINV[3];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_SEC[0];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_DATA[0];
				input I1 = IMUX_DATA[1];
				input I2 = IMUX_DATA[2];
				input I3 = IMUX_DATA[3];
				input I4 = IMUX_DATA[4];
				input I5 = IMUX_DATA[5];
				input I6 = IMUX_DATA[6];
				input I7 = IMUX_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_CE_OPTINV[1];
			}

			bel SPI_ACCESS {
				input CLK = IMUX_CLK_OPTINV[3];
				input CSB = IMUX_CE_OPTINV[0];
				output MISO = OUT_SEC[14];
				input MOSI = IMUX_SR_OPTINV[2];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_CLK_OPTINV[3]             SPI_ACCESS.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[2]              SPI_ACCESS.MOSI
			// wire IMUX_CE_OPTINV[0]              SPI_ACCESS.CSB
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_CE_OPTINV[3]              STARTUP.GTS
			// wire IMUX_DATA[0]                   ICAP.I0
			// wire IMUX_DATA[1]                   ICAP.I1
			// wire IMUX_DATA[2]                   ICAP.I2
			// wire IMUX_DATA[3]                   ICAP.I3
			// wire IMUX_DATA[4]                   ICAP.I4
			// wire IMUX_DATA[5]                   ICAP.I5
			// wire IMUX_DATA[6]                   ICAP.I6
			// wire IMUX_DATA[7]                   ICAP.I7
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_SEC[0]                     ICAP.BUSY
			// wire OUT_SEC[14]                    SPI_ACCESS.MISO
		}

		tile_class CNR_NW_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel DCI[0] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[23];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_N = IMUX_DATA[21];
				input HI_LO_P = IMUX_DATA[20];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[15];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_N = IMUX_DATA[13];
				input HI_LO_P = IMUX_DATA[12];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
			}

			bel PMV {
				input A0 = IMUX_DATA[0];
				input A1 = IMUX_DATA[1];
				input A2 = IMUX_DATA[2];
				input A3 = IMUX_DATA[3];
				input A4 = IMUX_DATA[4];
				input A5 = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			// wire IMUX_DATA[0]                   PMV.A0
			// wire IMUX_DATA[1]                   PMV.A1
			// wire IMUX_DATA[2]                   PMV.A2
			// wire IMUX_DATA[3]                   PMV.A3
			// wire IMUX_DATA[4]                   PMV.A4
			// wire IMUX_DATA[5]                   PMV.A5
			// wire IMUX_DATA[6]                   PMV.EN
			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     PMV.O
			// wire OUT_SEC[0]                     DCI[0].ADDRESS0 DCI[1].ADDRESS0
			// wire OUT_SEC[1]                     DCI[0].ADDRESS1 DCI[1].ADDRESS1
			// wire OUT_SEC[2]                     DCI[0].ADDRESS2 DCI[1].ADDRESS2
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
		}

		tile_class CNR_NW_FC {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel PMV {
				input A0 = IMUX_DATA[0];
				input A1 = IMUX_DATA[1];
				input A2 = IMUX_DATA[2];
				input A3 = IMUX_DATA[3];
				input A4 = IMUX_DATA[4];
				input A5 = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel MISR {
				input CLK = IMUX_CLK[3];
			}

			// wire IMUX_CLK[3]                    MISR.CLK
			// wire IMUX_DATA[0]                   PMV.A0
			// wire IMUX_DATA[1]                   PMV.A1
			// wire IMUX_DATA[2]                   PMV.A2
			// wire IMUX_DATA[3]                   PMV.A3
			// wire IMUX_DATA[4]                   PMV.A4
			// wire IMUX_DATA[5]                   PMV.A5
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
		}

		tile_class CNR_NW_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel PMV {
				input A0 = IMUX_DATA[0];
				input A1 = IMUX_DATA[1];
				input A2 = IMUX_DATA[2];
				input A3 = IMUX_DATA[3];
				input A4 = IMUX_DATA[4];
				input A5 = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			// wire IMUX_DATA[0]                   PMV.A0
			// wire IMUX_DATA[1]                   PMV.A1
			// wire IMUX_DATA[2]                   PMV.A2
			// wire IMUX_DATA[3]                   PMV.A3
			// wire IMUX_DATA[4]                   PMV.A4
			// wire IMUX_DATA[5]                   PMV.A5
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
		}

		tile_class CNR_NW_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel PMV {
				input A0 = IMUX_DATA[0];
				input A1 = IMUX_DATA[1];
				input A2 = IMUX_DATA[2];
				input A3 = IMUX_DATA[3];
				input A4 = IMUX_DATA[4];
				input A5 = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel DNA_PORT {
				input CLK = IMUX_CLK_OPTINV[0];
				input DIN = IMUX_SR_OPTINV[1];
				output DOUT = OUT_FAN[7];
				input READ = IMUX_SR_OPTINV[0];
				input SHIFT = IMUX_SR_OPTINV[2];
			}

			// wire IMUX_CLK_OPTINV[0]             DNA_PORT.CLK
			// wire IMUX_SR_OPTINV[0]              DNA_PORT.READ
			// wire IMUX_SR_OPTINV[1]              DNA_PORT.DIN
			// wire IMUX_SR_OPTINV[2]              DNA_PORT.SHIFT
			// wire IMUX_DATA[0]                   PMV.A0
			// wire IMUX_DATA[1]                   PMV.A1
			// wire IMUX_DATA[2]                   PMV.A2
			// wire IMUX_DATA[3]                   PMV.A3
			// wire IMUX_DATA[4]                   PMV.A4
			// wire IMUX_DATA[5]                   PMV.A5
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
			// wire OUT_FAN[7]                     DNA_PORT.DOUT
		}

		tile_class CNR_NE_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel DCI[0] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[23];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_N = IMUX_DATA[21];
				input HI_LO_P = IMUX_DATA[20];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_SEC[0];
				output ADDRESS1 = OUT_SEC[1];
				output ADDRESS2 = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				input DCI_CLK = IMUX_DATA[15];
				output DCI_DONE = OUT_SEC[4];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_N = IMUX_DATA[13];
				input HI_LO_P = IMUX_DATA[12];
				output IOUPDATE = OUT_SEC[8];
				output N_OR_P = OUT_SEC[5];
				output SCLK = OUT_SEC[6];
				output UPDATE = OUT_SEC[7];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[11];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[19];
			}

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_SEC[11];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output UPDATE = OUT_FAN[6];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire IMUX_DATA[11]                  DCIRESET[0].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[1].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[0]                     DCI[0].ADDRESS0 DCI[1].ADDRESS0
			// wire OUT_SEC[1]                     DCI[0].ADDRESS1 DCI[1].ADDRESS1
			// wire OUT_SEC[2]                     DCI[0].ADDRESS2 DCI[1].ADDRESS2
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_FC {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_SEC[11];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output UPDATE = OUT_FAN[6];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			bel MISR {
				input CLK = IMUX_CLK[3];
			}

			// wire IMUX_CLK[3]                    MISR.CLK
			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_SEC[11];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output UPDATE = OUT_FAN[6];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (2, rev 64);

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_SEC[11];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TCK = OUT_SEC[13];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output TMS = OUT_SEC[12];
				output UPDATE = OUT_FAN[6];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[12]                    BSCAN.TMS
			// wire OUT_SEC[13]                    BSCAN.TCK
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}
	}

	tile_slot TERM_H {
		bel_slot TERM_W: routing;
		bel_slot TERM_E: routing;
		bel_slot PPC_TERM_W: routing;
		bel_slot PPC_TERM_E: routing;
		bel_slot LLH: routing;

		tile_class LLH {
			cell W;
			cell E;
			bitrect CLK: Vertical (2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][2];
				progbuf W.LH[1] = E.LH[2] @CLK[1][4];
				progbuf W.LH[2] = E.LH[3] @CLK[1][6];
				progbuf W.LH[3] = E.LH[4] @CLK[1][10];
				progbuf W.LH[4] = E.LH[5] @CLK[1][12];
				progbuf W.LH[5] = E.LH[6] @CLK[1][14];
				progbuf W.LH[6] = E.LH[7] @CLK[1][18];
				progbuf W.LH[7] = E.LH[8] @CLK[1][20];
				progbuf W.LH[8] = E.LH[9] @CLK[1][22];
				progbuf W.LH[9] = E.LH[10] @CLK[1][26];
				progbuf W.LH[10] = E.LH[11] @CLK[1][28];
				progbuf W.LH[11] = E.LH[12] @CLK[1][30];
				progbuf W.LH[12] = E.LH[13] @CLK[1][34];
				progbuf W.LH[13] = E.LH[14] @CLK[1][36];
				progbuf W.LH[14] = E.LH[15] @CLK[1][38];
				progbuf W.LH[15] = E.LH[16] @CLK[1][42];
				progbuf W.LH[16] = E.LH[17] @CLK[1][44];
				progbuf W.LH[17] = E.LH[18] @CLK[1][46];
				progbuf W.LH[18] = E.LH[19] @CLK[1][50];
				progbuf W.LH[19] = E.LH[20] @CLK[1][52];
				progbuf W.LH[20] = E.LH[21] @CLK[1][54];
				progbuf W.LH[21] = E.LH[22] @CLK[1][58];
				progbuf W.LH[22] = E.LH[23] @CLK[1][60];
				progbuf W.LH[23] = E.LH[0] @CLK[1][62];
				progbuf E.LH[0] = W.LH[23] @CLK[1][61];
				progbuf E.LH[1] = W.LH[0] @CLK[1][1];
				progbuf E.LH[2] = W.LH[1] @CLK[1][3];
				progbuf E.LH[3] = W.LH[2] @CLK[1][5];
				progbuf E.LH[4] = W.LH[3] @CLK[1][9];
				progbuf E.LH[5] = W.LH[4] @CLK[1][11];
				progbuf E.LH[6] = W.LH[5] @CLK[1][13];
				progbuf E.LH[7] = W.LH[6] @CLK[1][17];
				progbuf E.LH[8] = W.LH[7] @CLK[1][19];
				progbuf E.LH[9] = W.LH[8] @CLK[1][21];
				progbuf E.LH[10] = W.LH[9] @CLK[1][25];
				progbuf E.LH[11] = W.LH[10] @CLK[1][27];
				progbuf E.LH[12] = W.LH[11] @CLK[1][29];
				progbuf E.LH[13] = W.LH[12] @CLK[1][33];
				progbuf E.LH[14] = W.LH[13] @CLK[1][35];
				progbuf E.LH[15] = W.LH[14] @CLK[1][37];
				progbuf E.LH[16] = W.LH[15] @CLK[1][41];
				progbuf E.LH[17] = W.LH[16] @CLK[1][43];
				progbuf E.LH[18] = W.LH[17] @CLK[1][45];
				progbuf E.LH[19] = W.LH[18] @CLK[1][49];
				progbuf E.LH[20] = W.LH[19] @CLK[1][51];
				progbuf E.LH[21] = W.LH[20] @CLK[1][53];
				progbuf E.LH[22] = W.LH[21] @CLK[1][57];
				progbuf E.LH[23] = W.LH[22] @CLK[1][59];
			}
		}

		tile_class LLH_S_S3A {
			cell W;
			cell E;
			bitrect CLK: Vertical (2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][2];
				progbuf W.LH[1] = E.LH[2] @CLK[1][1];
				progbuf W.LH[2] = E.LH[3] @CLK[1][6];
				progbuf W.LH[3] = E.LH[4] @CLK[1][27];
				progbuf W.LH[4] = E.LH[5] @CLK[1][8];
				progbuf W.LH[5] = E.LH[6] @CLK[1][10];
				progbuf W.LH[6] = E.LH[7] @CLK[1][13];
				progbuf W.LH[7] = E.LH[8] @CLK[1][28];
				progbuf W.LH[8] = E.LH[9] @CLK[1][18];
				progbuf W.LH[9] = E.LH[10] @CLK[1][26];
				progbuf W.LH[10] = E.LH[11] @CLK[1][19];
				progbuf W.LH[11] = E.LH[12] @CLK[1][23];
				progbuf W.LH[12] = E.LH[13] @CLK[1][16];
				progbuf W.LH[13] = E.LH[14] @CLK[1][3];
				progbuf W.LH[14] = E.LH[15] @CLK[1][31];
				progbuf W.LH[15] = E.LH[16] @CLK[1][14];
				progbuf W.LH[16] = E.LH[17] @CLK[1][33];
				progbuf W.LH[17] = E.LH[18] @CLK[1][34];
				progbuf W.LH[18] = E.LH[19] @CLK[1][37];
				progbuf W.LH[19] = E.LH[20] @CLK[1][38];
				progbuf W.LH[20] = E.LH[21] @CLK[1][48];
				progbuf W.LH[21] = E.LH[22] @CLK[1][46];
				progbuf W.LH[22] = E.LH[23] @CLK[1][59];
				progbuf W.LH[23] = E.LH[0] @CLK[1][56];
				progbuf E.LH[0] = W.LH[23] @CLK[1][58];
				progbuf E.LH[1] = W.LH[0] @CLK[1][0];
				progbuf E.LH[2] = W.LH[1] @CLK[1][24];
				progbuf E.LH[3] = W.LH[2] @CLK[1][25];
				progbuf E.LH[4] = W.LH[3] @CLK[1][7];
				progbuf E.LH[5] = W.LH[4] @CLK[1][11];
				progbuf E.LH[6] = W.LH[5] @CLK[1][9];
				progbuf E.LH[7] = W.LH[6] @CLK[1][12];
				progbuf E.LH[8] = W.LH[7] @CLK[1][29];
				progbuf E.LH[9] = W.LH[8] @CLK[1][17];
				progbuf E.LH[10] = W.LH[9] @CLK[1][21];
				progbuf E.LH[11] = W.LH[10] @CLK[1][20];
				progbuf E.LH[12] = W.LH[11] @CLK[1][22];
				progbuf E.LH[13] = W.LH[12] @CLK[1][4];
				progbuf E.LH[14] = W.LH[13] @CLK[1][5];
				progbuf E.LH[15] = W.LH[14] @CLK[1][30];
				progbuf E.LH[16] = W.LH[15] @CLK[1][15];
				progbuf E.LH[17] = W.LH[16] @CLK[1][32];
				progbuf E.LH[18] = W.LH[17] @CLK[1][35];
				progbuf E.LH[19] = W.LH[18] @CLK[1][36];
				progbuf E.LH[20] = W.LH[19] @CLK[1][39];
				progbuf E.LH[21] = W.LH[20] @CLK[1][45];
				progbuf E.LH[22] = W.LH[21] @CLK[1][47];
				progbuf E.LH[23] = W.LH[22] @CLK[1][57];
			}
		}

		tile_class LLH_N_S3A {
			cell W;
			cell E;
			bitrect CLK: Vertical (2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][7];
				progbuf W.LH[1] = E.LH[2] @CLK[1][4];
				progbuf W.LH[2] = E.LH[3] @CLK[1][17];
				progbuf W.LH[3] = E.LH[4] @CLK[1][15];
				progbuf W.LH[4] = E.LH[5] @CLK[1][25];
				progbuf W.LH[5] = E.LH[6] @CLK[1][26];
				progbuf W.LH[6] = E.LH[7] @CLK[1][29];
				progbuf W.LH[7] = E.LH[8] @CLK[1][30];
				progbuf W.LH[8] = E.LH[9] @CLK[1][49];
				progbuf W.LH[9] = E.LH[10] @CLK[1][32];
				progbuf W.LH[10] = E.LH[11] @CLK[1][60];
				progbuf W.LH[11] = E.LH[12] @CLK[1][47];
				progbuf W.LH[12] = E.LH[13] @CLK[1][40];
				progbuf W.LH[13] = E.LH[14] @CLK[1][44];
				progbuf W.LH[14] = E.LH[15] @CLK[1][37];
				progbuf W.LH[15] = E.LH[16] @CLK[1][45];
				progbuf W.LH[16] = E.LH[17] @CLK[1][35];
				progbuf W.LH[17] = E.LH[18] @CLK[1][50];
				progbuf W.LH[18] = E.LH[19] @CLK[1][53];
				progbuf W.LH[19] = E.LH[20] @CLK[1][55];
				progbuf W.LH[20] = E.LH[21] @CLK[1][36];
				progbuf W.LH[21] = E.LH[22] @CLK[1][57];
				progbuf W.LH[22] = E.LH[23] @CLK[1][62];
				progbuf W.LH[23] = E.LH[0] @CLK[1][61];
				progbuf E.LH[0] = W.LH[23] @CLK[1][63];
				progbuf E.LH[1] = W.LH[0] @CLK[1][5];
				progbuf E.LH[2] = W.LH[1] @CLK[1][6];
				progbuf E.LH[3] = W.LH[2] @CLK[1][16];
				progbuf E.LH[4] = W.LH[3] @CLK[1][18];
				progbuf E.LH[5] = W.LH[4] @CLK[1][24];
				progbuf E.LH[6] = W.LH[5] @CLK[1][27];
				progbuf E.LH[7] = W.LH[6] @CLK[1][28];
				progbuf E.LH[8] = W.LH[7] @CLK[1][31];
				progbuf E.LH[9] = W.LH[8] @CLK[1][48];
				progbuf E.LH[10] = W.LH[9] @CLK[1][33];
				progbuf E.LH[11] = W.LH[10] @CLK[1][58];
				progbuf E.LH[12] = W.LH[11] @CLK[1][59];
				progbuf E.LH[13] = W.LH[12] @CLK[1][41];
				progbuf E.LH[14] = W.LH[13] @CLK[1][43];
				progbuf E.LH[15] = W.LH[14] @CLK[1][42];
				progbuf E.LH[16] = W.LH[15] @CLK[1][46];
				progbuf E.LH[17] = W.LH[16] @CLK[1][34];
				progbuf E.LH[18] = W.LH[17] @CLK[1][51];
				progbuf E.LH[19] = W.LH[18] @CLK[1][54];
				progbuf E.LH[20] = W.LH[19] @CLK[1][52];
				progbuf E.LH[21] = W.LH[20] @CLK[1][56];
				progbuf E.LH[22] = W.LH[21] @CLK[1][38];
				progbuf E.LH[23] = W.LH[22] @CLK[1][39];
			}
		}
	}

	tile_slot TERM_V {
		bel_slot TERM_S: routing;
		bel_slot TERM_N: routing;
		bel_slot PPC_TERM_S: routing;
		bel_slot PPC_TERM_N: routing;
		bel_slot LLV: routing;

		tile_class LLV_S3E {
			cell S;
			cell N;
			bitrect LLV_S: Vertical (19, rev 1);
			bitrect LLV_N: Vertical (19, rev 2);

			switchbox LLV {
				progbuf S.LV[0] = N.LV[23] @LLV_N[3][1];
				progbuf S.LV[1] = N.LV[0] @LLV_S[18][0];
				progbuf S.LV[2] = N.LV[1] @LLV_N[18][0];
				progbuf S.LV[3] = N.LV[2] @LLV_N[17][1];
				progbuf S.LV[4] = N.LV[3] @LLV_S[16][0];
				progbuf S.LV[5] = N.LV[4] @LLV_N[16][0];
				progbuf S.LV[6] = N.LV[5] @LLV_N[15][1];
				progbuf S.LV[7] = N.LV[6] @LLV_S[14][0];
				progbuf S.LV[8] = N.LV[7] @LLV_N[14][0];
				progbuf S.LV[9] = N.LV[8] @LLV_N[13][1];
				progbuf S.LV[10] = N.LV[9] @LLV_S[12][0];
				progbuf S.LV[11] = N.LV[10] @LLV_N[12][0];
				progbuf S.LV[12] = N.LV[11] @LLV_N[11][1];
				progbuf S.LV[13] = N.LV[12] @LLV_S[10][0];
				progbuf S.LV[14] = N.LV[13] @LLV_N[10][0];
				progbuf S.LV[15] = N.LV[14] @LLV_N[9][1];
				progbuf S.LV[16] = N.LV[15] @LLV_S[8][0];
				progbuf S.LV[17] = N.LV[16] @LLV_N[8][0];
				progbuf S.LV[18] = N.LV[17] @LLV_N[7][1];
				progbuf S.LV[19] = N.LV[18] @LLV_S[6][0];
				progbuf S.LV[20] = N.LV[19] @LLV_N[6][0];
				progbuf S.LV[21] = N.LV[20] @LLV_N[5][1];
				progbuf S.LV[22] = N.LV[21] @LLV_S[4][0];
				progbuf S.LV[23] = N.LV[22] @LLV_N[4][0];
				progbuf N.LV[0] = S.LV[1] @LLV_N[18][1];
				progbuf N.LV[1] = S.LV[2] @LLV_S[17][0];
				progbuf N.LV[2] = S.LV[3] @LLV_N[17][0];
				progbuf N.LV[3] = S.LV[4] @LLV_N[16][1];
				progbuf N.LV[4] = S.LV[5] @LLV_S[15][0];
				progbuf N.LV[5] = S.LV[6] @LLV_N[15][0];
				progbuf N.LV[6] = S.LV[7] @LLV_N[14][1];
				progbuf N.LV[7] = S.LV[8] @LLV_S[13][0];
				progbuf N.LV[8] = S.LV[9] @LLV_N[13][0];
				progbuf N.LV[9] = S.LV[10] @LLV_N[12][1];
				progbuf N.LV[10] = S.LV[11] @LLV_S[11][0];
				progbuf N.LV[11] = S.LV[12] @LLV_N[11][0];
				progbuf N.LV[12] = S.LV[13] @LLV_N[10][1];
				progbuf N.LV[13] = S.LV[14] @LLV_S[9][0];
				progbuf N.LV[14] = S.LV[15] @LLV_N[9][0];
				progbuf N.LV[15] = S.LV[16] @LLV_N[8][1];
				progbuf N.LV[16] = S.LV[17] @LLV_S[7][0];
				progbuf N.LV[17] = S.LV[18] @LLV_N[7][0];
				progbuf N.LV[18] = S.LV[19] @LLV_N[6][1];
				progbuf N.LV[19] = S.LV[20] @LLV_S[5][0];
				progbuf N.LV[20] = S.LV[21] @LLV_N[5][0];
				progbuf N.LV[21] = S.LV[22] @LLV_N[4][1];
				progbuf N.LV[22] = S.LV[23] @LLV_S[3][0];
				progbuf N.LV[23] = S.LV[0] @LLV_N[3][0];
			}
		}

		tile_class LLV_S3A {
			cell S;
			cell N;
			bitrect LLV: Vertical (19, rev 3);

			switchbox LLV {
				progbuf S.LV[0] = N.LV[23] @LLV[4][2];
				progbuf S.LV[1] = N.LV[0] @LLV[3][1];
				progbuf S.LV[2] = N.LV[1] @LLV[18][0];
				progbuf S.LV[3] = N.LV[2] @LLV[18][2];
				progbuf S.LV[4] = N.LV[3] @LLV[17][1];
				progbuf S.LV[5] = N.LV[4] @LLV[16][0];
				progbuf S.LV[6] = N.LV[5] @LLV[16][2];
				progbuf S.LV[7] = N.LV[6] @LLV[15][1];
				progbuf S.LV[8] = N.LV[7] @LLV[14][0];
				progbuf S.LV[9] = N.LV[8] @LLV[14][2];
				progbuf S.LV[10] = N.LV[9] @LLV[13][1];
				progbuf S.LV[11] = N.LV[10] @LLV[12][0];
				progbuf S.LV[12] = N.LV[11] @LLV[12][2];
				progbuf S.LV[13] = N.LV[12] @LLV[11][1];
				progbuf S.LV[14] = N.LV[13] @LLV[10][0];
				progbuf S.LV[15] = N.LV[14] @LLV[10][2];
				progbuf S.LV[16] = N.LV[15] @LLV[9][1];
				progbuf S.LV[17] = N.LV[16] @LLV[8][0];
				progbuf S.LV[18] = N.LV[17] @LLV[8][2];
				progbuf S.LV[19] = N.LV[18] @LLV[7][1];
				progbuf S.LV[20] = N.LV[19] @LLV[6][0];
				progbuf S.LV[21] = N.LV[20] @LLV[6][2];
				progbuf S.LV[22] = N.LV[21] @LLV[5][1];
				progbuf S.LV[23] = N.LV[22] @LLV[4][0];
				progbuf N.LV[0] = S.LV[1] @LLV[3][2];
				progbuf N.LV[1] = S.LV[2] @LLV[18][1];
				progbuf N.LV[2] = S.LV[3] @LLV[17][0];
				progbuf N.LV[3] = S.LV[4] @LLV[17][2];
				progbuf N.LV[4] = S.LV[5] @LLV[16][1];
				progbuf N.LV[5] = S.LV[6] @LLV[15][0];
				progbuf N.LV[6] = S.LV[7] @LLV[15][2];
				progbuf N.LV[7] = S.LV[8] @LLV[14][1];
				progbuf N.LV[8] = S.LV[9] @LLV[13][0];
				progbuf N.LV[9] = S.LV[10] @LLV[13][2];
				progbuf N.LV[10] = S.LV[11] @LLV[12][1];
				progbuf N.LV[11] = S.LV[12] @LLV[11][0];
				progbuf N.LV[12] = S.LV[13] @LLV[11][2];
				progbuf N.LV[13] = S.LV[14] @LLV[10][1];
				progbuf N.LV[14] = S.LV[15] @LLV[9][0];
				progbuf N.LV[15] = S.LV[16] @LLV[9][2];
				progbuf N.LV[16] = S.LV[17] @LLV[8][1];
				progbuf N.LV[17] = S.LV[18] @LLV[7][0];
				progbuf N.LV[18] = S.LV[19] @LLV[7][2];
				progbuf N.LV[19] = S.LV[20] @LLV[6][1];
				progbuf N.LV[20] = S.LV[21] @LLV[5][0];
				progbuf N.LV[21] = S.LV[22] @LLV[5][2];
				progbuf N.LV[22] = S.LV[23] @LLV[4][1];
				progbuf N.LV[23] = S.LV[0] @LLV[3][0];
			}
		}
	}

	tile_slot IOB {

		tile_class IOB_S3_W1 {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_S3_E1 {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_S3_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
		}

		tile_class IOB_S3_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
		}

		tile_class IOB_FC_W {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_FC_E {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_FC_S {
			cell CELL;
			bitrect TERM: Vertical (19, rev 5);
		}

		tile_class IOB_FC_N {
			cell CELL;
			bitrect TERM: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_W1 {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_W2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_W3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_W4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_E1 {
			cell CELL;
			bitrect TERM: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_E2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_E3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_E4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);
		}

		tile_class IOB_S3E_S1 {
			cell CELL;
			bitrect TERM: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_S3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
			bitrect TERM[2]: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_S4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
			bitrect TERM[2]: Vertical (19, rev 5);
			bitrect TERM[3]: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_N1 {
			cell CELL;
			bitrect TERM: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_N3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
			bitrect TERM[2]: Vertical (19, rev 5);
		}

		tile_class IOB_S3E_N4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (19, rev 5);
			bitrect TERM[1]: Vertical (19, rev 5);
			bitrect TERM[2]: Vertical (19, rev 5);
			bitrect TERM[3]: Vertical (19, rev 5);
		}

		tile_class IOB_S3A_W4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);
		}

		tile_class IOB_S3A_E4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);
		}

		tile_class IOB_S3A_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 6);
			bitrect TERM[1]: Vertical (19, rev 6);
		}

		tile_class IOB_S3A_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (19, rev 6);
			bitrect TERM[1]: Vertical (19, rev 6);
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFGMUX[0]: legacy;
		bel_slot BUFGMUX[1]: legacy;
		bel_slot BUFGMUX[2]: legacy;
		bel_slot BUFGMUX[3]: legacy;
		bel_slot BUFGMUX[4]: legacy;
		bel_slot BUFGMUX[5]: legacy;
		bel_slot BUFGMUX[6]: legacy;
		bel_slot BUFGMUX[7]: legacy;
		bel_slot PCILOGIC: legacy;
		bel_slot PCILOGICSE: legacy;
		bel_slot VCC: legacy;
		bel_slot GLOBALSIG_S[0]: legacy;
		bel_slot GLOBALSIG_S[1]: legacy;
		bel_slot GLOBALSIG_N[0]: legacy;
		bel_slot GLOBALSIG_N[1]: legacy;
		bel_slot GLOBALSIG_WE: legacy;
		bel_slot BREFCLK: legacy;
		bel_slot DCMCONN: legacy;
		bel_slot GLOBALSIG_DSP: legacy;
		bel_slot CLKC: legacy;
		bel_slot CLKC_50A: legacy;
		bel_slot CLKQC: legacy;

		tile_class CLK_S_S3 {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_N10 @[TERM[0][8], TERM[0][9], MAIN[0][0]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N11 @[TERM[0][11], TERM[0][7], TERM[0][10]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N12 @[MAIN[0][44], MAIN[0][45], MAIN[0][42]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N15 @[MAIN[0][47], MAIN[0][46], MAIN[0][43]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][9], MAIN[0][8], MAIN[0][6], MAIN[0][5]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][20], MAIN[0][19], MAIN[0][23], MAIN[0][22]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][34], MAIN[0][33], MAIN[0][37], MAIN[0][36]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][54], MAIN[0][53], MAIN[0][57], MAIN[0][56]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][2], MAIN[0][3], MAIN[0][7], MAIN[0][4]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][25], MAIN[0][26], MAIN[0][24], MAIN[0][21]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][39], MAIN[0][40], MAIN[0][38], MAIN[0][35]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[MAIN[0][59], MAIN[0][60], MAIN[0][58], MAIN[0][55]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_S[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_S_FC {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_N10 @[TERM[0][8], TERM[0][9], MAIN[0][0]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N11 @[TERM[0][11], TERM[0][7], TERM[0][10]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N12 @[MAIN[0][44], MAIN[0][45], MAIN[0][42]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N15 @[MAIN[0][47], MAIN[0][46], MAIN[0][43]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][9], MAIN[0][8], MAIN[0][6], MAIN[0][5]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][20], MAIN[0][19], MAIN[0][23], MAIN[0][22]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][34], MAIN[0][33], MAIN[0][37], MAIN[0][36]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][54], MAIN[0][53], MAIN[0][57], MAIN[0][56]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
			}

			bel GLOBALSIG_S[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_S_S3E {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_N10 @[TERM[0][12], TERM[0][13], TERM[0][8]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N11 @[TERM[0][7], TERM[0][14], TERM[0][15]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N12 @[MAIN[0][43], MAIN[0][44], MAIN[0][41]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N15 @[MAIN[0][46], MAIN[0][45], MAIN[0][42]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][53], MAIN[0][54], MAIN[0][56], MAIN[0][57]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][32], MAIN[0][33], MAIN[0][35], MAIN[0][36]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][16], MAIN[0][17], MAIN[0][19], MAIN[0][20]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][5], MAIN[0][4], MAIN[0][1], MAIN[0][2]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][60], MAIN[0][59], MAIN[0][55], MAIN[0][58]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][39], MAIN[0][38], MAIN[0][34], MAIN[0][37]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][23], MAIN[0][22], MAIN[0][18], MAIN[0][21]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[TERM[0][10], TERM[0][11], MAIN[0][0], MAIN[0][3]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_S[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_S_S3A {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (2, rev 16);

			switchbox CLK_INT {
				mux OMUX_N10 @[TERM[1][5], TERM[1][2], TERM[1][1]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N11 @[TERM[1][0], TERM[1][3], TERM[1][4]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N12 @[MAIN[0][43], MAIN[0][44], MAIN[0][41]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_N15 @[MAIN[0][46], MAIN[0][45], MAIN[0][42]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][53], MAIN[0][54], MAIN[0][56], MAIN[0][57]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][32], MAIN[0][33], MAIN[0][35], MAIN[0][36]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][16], MAIN[0][17], MAIN[0][19], MAIN[0][20]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][5], MAIN[0][4], MAIN[0][1], MAIN[0][2]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][60], MAIN[0][59], MAIN[0][55], MAIN[0][58]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][39], MAIN[0][38], MAIN[0][34], MAIN[0][37]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][23], MAIN[0][22], MAIN[0][18], MAIN[0][21]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[TERM[0][3], TERM[0][4], MAIN[0][0], MAIN[0][3]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_S[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_N_S3 {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_S0 @[TERM[0][3], TERM[0][2], MAIN[0][63]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S3 @[TERM[0][0], TERM[0][4], TERM[0][1]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S4 @[MAIN[0][19], MAIN[0][18], MAIN[0][21]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S5 @[MAIN[0][16], MAIN[0][17], MAIN[0][20]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][29], MAIN[0][30], MAIN[0][27], MAIN[0][26]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][43], MAIN[0][44], MAIN[0][41], MAIN[0][40]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][54], MAIN[0][55], MAIN[0][58], MAIN[0][57]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][4], MAIN[0][3], MAIN[0][8], MAIN[0][5]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][24], MAIN[0][23], MAIN[0][28], MAIN[0][25]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][38], MAIN[0][37], MAIN[0][42], MAIN[0][39]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[MAIN[0][61], MAIN[0][60], MAIN[0][59], MAIN[0][56]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_N[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_N_FC {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_S0 @[TERM[0][3], TERM[0][2], MAIN[0][63]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S3 @[TERM[0][0], TERM[0][4], TERM[0][1]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S4 @[MAIN[0][19], MAIN[0][18], MAIN[0][21]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S5 @[MAIN[0][16], MAIN[0][17], MAIN[0][20]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][29], MAIN[0][30], MAIN[0][27], MAIN[0][26]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][43], MAIN[0][44], MAIN[0][41], MAIN[0][40]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][54], MAIN[0][55], MAIN[0][58], MAIN[0][57]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
			}

			bel GLOBALSIG_N[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_N_S3E {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (1, rev 16);

			switchbox CLK_INT {
				mux OMUX_S0 @[TERM[0][6], TERM[0][7], TERM[0][3]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S3 @[TERM[0][4], TERM[0][5], TERM[0][8]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S4 @[MAIN[0][20], MAIN[0][19], MAIN[0][22]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S5 @[MAIN[0][17], MAIN[0][18], MAIN[0][21]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][10], MAIN[0][9], MAIN[0][7], MAIN[0][6]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][31], MAIN[0][30], MAIN[0][28], MAIN[0][27]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][47], MAIN[0][46], MAIN[0][44], MAIN[0][43]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][58], MAIN[0][59], MAIN[0][62], MAIN[0][61]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][3], MAIN[0][4], MAIN[0][8], MAIN[0][5]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][24], MAIN[0][25], MAIN[0][29], MAIN[0][26]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][40], MAIN[0][41], MAIN[0][45], MAIN[0][42]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[TERM[0][1], TERM[0][0], MAIN[0][63], MAIN[0][60]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_N[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_N_S3A {
			cell CELL;
			bitrect MAIN: Vertical (1, rev 64);
			bitrect TERM: Vertical (2, rev 16);

			switchbox CLK_INT {
				mux OMUX_S0 @[TERM[1][2], TERM[1][0], TERM[1][3]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S3 @[TERM[1][4], TERM[1][5], TERM[1][1]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S4 @[MAIN[0][20], MAIN[0][19], MAIN[0][22]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux OMUX_S5 @[MAIN[0][17], MAIN[0][18], MAIN[0][21]] {
					OUT_BUFG[0] = 0b101,
					OUT_BUFG[1] = 0b110,
					OUT_BUFG[2] = 0b001,
					OUT_BUFG[3] = 0b010,
					off = 0b000,
				}
				mux IMUX_BUFG_CLK[0] @[MAIN[0][10], MAIN[0][9], MAIN[0][7], MAIN[0][6]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_CLK[1] @[MAIN[0][31], MAIN[0][30], MAIN[0][27], MAIN[0][28]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_CLK[2] @[MAIN[0][47], MAIN[0][46], MAIN[0][43], MAIN[0][44]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_CLK[3] @[MAIN[0][58], MAIN[0][59], MAIN[0][62], MAIN[0][61]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
				mux IMUX_BUFG_SEL[0] @[MAIN[0][3], MAIN[0][4], MAIN[0][8], MAIN[0][5]] {
					PULLUP = 0b0000,
					DBL_W1[0] = 0b0101,
					DBL_W1[1] = 0b0110,
					DBL_W2[0] = 0b0001,
					DBL_W2[1] = 0b0010,
					DBL_E0[0] = 0b1101,
					DBL_E0[1] = 0b1110,
					DBL_E1[0] = 0b1001,
					DBL_E1[1] = 0b1010,
				}
				mux IMUX_BUFG_SEL[1] @[MAIN[0][24], MAIN[0][25], MAIN[0][26], MAIN[0][29]] {
					PULLUP = 0b0000,
					DBL_W1[2] = 0b0101,
					DBL_W1[3] = 0b0110,
					DBL_W2[2] = 0b0001,
					DBL_W2[3] = 0b0010,
					DBL_E0[2] = 0b1101,
					DBL_E0[3] = 0b1110,
					DBL_E1[2] = 0b1001,
					DBL_E1[3] = 0b1010,
				}
				mux IMUX_BUFG_SEL[2] @[MAIN[0][40], MAIN[0][41], MAIN[0][42], MAIN[0][45]] {
					PULLUP = 0b0000,
					DBL_W1[4] = 0b0101,
					DBL_W1[5] = 0b0110,
					DBL_W2[4] = 0b0001,
					DBL_W2[5] = 0b0010,
					DBL_E0[4] = 0b1101,
					DBL_E0[5] = 0b1110,
					DBL_E1[4] = 0b1001,
					DBL_E1[5] = 0b1010,
				}
				mux IMUX_BUFG_SEL[3] @[TERM[0][1], TERM[0][0], MAIN[0][63], MAIN[0][60]] {
					PULLUP = 0b0000,
					DBL_W1[6] = 0b0101,
					DBL_W1[7] = 0b0110,
					DBL_W2[6] = 0b0001,
					DBL_W2[7] = 0b0010,
					DBL_E0[6] = 0b1101,
					DBL_E0[7] = 0b1110,
					DBL_E1[6] = 0b1001,
					DBL_E1[7] = 0b1010,
				}
			}

			bel BUFGMUX[0] {
				input CLK = IMUX_BUFG_CLK[0];
				output O = OUT_BUFG[0];
				input S = IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = IMUX_BUFG_CLK[1];
				output O = OUT_BUFG[1];
				input S = IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = IMUX_BUFG_CLK[2];
				output O = OUT_BUFG[2];
				input S = IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = IMUX_BUFG_CLK[3];
				output O = OUT_BUFG[3];
				input S = IMUX_BUFG_SEL[3];
			}

			bel GLOBALSIG_N[0] {
			}

			// wire IMUX_BUFG_CLK[0]               BUFGMUX[0].CLK
			// wire IMUX_BUFG_CLK[1]               BUFGMUX[1].CLK
			// wire IMUX_BUFG_CLK[2]               BUFGMUX[2].CLK
			// wire IMUX_BUFG_CLK[3]               BUFGMUX[3].CLK
			// wire IMUX_BUFG_SEL[0]               BUFGMUX[0].S
			// wire IMUX_BUFG_SEL[1]               BUFGMUX[1].S
			// wire IMUX_BUFG_SEL[2]               BUFGMUX[2].S
			// wire IMUX_BUFG_SEL[3]               BUFGMUX[3].S
			// wire OUT_BUFG[0]                    BUFGMUX[0].O
			// wire OUT_BUFG[1]                    BUFGMUX[1].O
			// wire OUT_BUFG[2]                    BUFGMUX[2].O
			// wire OUT_BUFG[3]                    BUFGMUX[3].O
		}

		tile_class CLK_W_S3E {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);

			bel BUFGMUX[0] {
				input CLK = CELL[1].IMUX_DATA[3];
				output O = CELL[1].OUT_FAN[7];
				input S = CELL[1].IMUX_DATA[19];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[1].IMUX_DATA[7];
				output O = CELL[1].OUT_SEC[15];
				input S = CELL[1].IMUX_DATA[23];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[1].IMUX_DATA[11];
				output O = CELL[1].OUT_FAN[3];
				input S = CELL[1].IMUX_DATA[27];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[1].IMUX_DATA[15];
				output O = CELL[1].OUT_SEC[11];
				input S = CELL[1].IMUX_DATA[31];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_DATA[3];
				output O = CELL[0].OUT_FAN[7];
				input S = CELL[0].IMUX_DATA[19];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_DATA[7];
				output O = CELL[0].OUT_SEC[15];
				input S = CELL[0].IMUX_DATA[23];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_DATA[11];
				output O = CELL[0].OUT_FAN[3];
				input S = CELL[0].IMUX_DATA[27];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_DATA[15];
				output O = CELL[0].OUT_SEC[11];
				input S = CELL[0].IMUX_DATA[31];
			}

			bel PCILOGICSE {
				input I1 = CELL[1].IMUX_DATA[12];
				input I2 = CELL[1].IMUX_DATA[13];
				input I3 = CELL[1].IMUX_DATA[14];
			}

			bel VCC {
			}

			bel GLOBALSIG_WE {
			}

			// wire CELL[0].IMUX_DATA[3]           BUFGMUX[4].CLK
			// wire CELL[0].IMUX_DATA[7]           BUFGMUX[5].CLK
			// wire CELL[0].IMUX_DATA[11]          BUFGMUX[6].CLK
			// wire CELL[0].IMUX_DATA[15]          BUFGMUX[7].CLK
			// wire CELL[0].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[0].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[0].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[0].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[0].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[0].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[0].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[0].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[1].IMUX_DATA[3]           BUFGMUX[0].CLK
			// wire CELL[1].IMUX_DATA[7]           BUFGMUX[1].CLK
			// wire CELL[1].IMUX_DATA[11]          BUFGMUX[2].CLK
			// wire CELL[1].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[1].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[1].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[1].IMUX_DATA[15]          BUFGMUX[3].CLK
			// wire CELL[1].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[1].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[1].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[1].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[1].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[1].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[1].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[1].OUT_SEC[15]            BUFGMUX[1].O
		}

		tile_class CLK_W_S3A {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);

			bel BUFGMUX[0] {
				input CLK = CELL[1].IMUX_DATA[15];
				output O = CELL[1].OUT_FAN[7];
				input S = CELL[1].IMUX_DATA[19];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[1].IMUX_DATA[11];
				output O = CELL[1].OUT_SEC[15];
				input S = CELL[1].IMUX_DATA[23];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[1].IMUX_DATA[7];
				output O = CELL[1].OUT_FAN[3];
				input S = CELL[1].IMUX_DATA[27];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[1].IMUX_DATA[3];
				output O = CELL[1].OUT_SEC[11];
				input S = CELL[1].IMUX_DATA[31];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_DATA[15];
				output O = CELL[0].OUT_FAN[7];
				input S = CELL[0].IMUX_DATA[19];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_DATA[11];
				output O = CELL[0].OUT_SEC[15];
				input S = CELL[0].IMUX_DATA[23];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_DATA[7];
				output O = CELL[0].OUT_FAN[3];
				input S = CELL[0].IMUX_DATA[27];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_DATA[3];
				output O = CELL[0].OUT_SEC[11];
				input S = CELL[0].IMUX_DATA[31];
			}

			bel PCILOGICSE {
				input I1 = CELL[1].IMUX_DATA[12];
				input I2 = CELL[1].IMUX_DATA[13];
				input I3 = CELL[1].IMUX_DATA[14];
			}

			bel VCC {
			}

			bel GLOBALSIG_WE {
			}

			// wire CELL[0].IMUX_DATA[3]           BUFGMUX[7].CLK
			// wire CELL[0].IMUX_DATA[7]           BUFGMUX[6].CLK
			// wire CELL[0].IMUX_DATA[11]          BUFGMUX[5].CLK
			// wire CELL[0].IMUX_DATA[15]          BUFGMUX[4].CLK
			// wire CELL[0].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[0].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[0].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[0].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[0].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[0].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[0].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[0].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[1].IMUX_DATA[3]           BUFGMUX[3].CLK
			// wire CELL[1].IMUX_DATA[7]           BUFGMUX[2].CLK
			// wire CELL[1].IMUX_DATA[11]          BUFGMUX[1].CLK
			// wire CELL[1].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[1].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[1].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[1].IMUX_DATA[15]          BUFGMUX[0].CLK
			// wire CELL[1].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[1].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[1].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[1].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[1].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[1].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[1].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[1].OUT_SEC[15]            BUFGMUX[1].O
		}

		tile_class CLK_E_S3E {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);

			bel BUFGMUX[0] {
				input CLK = CELL[1].IMUX_DATA[3];
				output O = CELL[1].OUT_FAN[7];
				input S = CELL[1].IMUX_DATA[19];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[1].IMUX_DATA[7];
				output O = CELL[1].OUT_SEC[15];
				input S = CELL[1].IMUX_DATA[23];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[1].IMUX_DATA[11];
				output O = CELL[1].OUT_FAN[3];
				input S = CELL[1].IMUX_DATA[27];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[1].IMUX_DATA[15];
				output O = CELL[1].OUT_SEC[11];
				input S = CELL[1].IMUX_DATA[31];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_DATA[3];
				output O = CELL[0].OUT_FAN[7];
				input S = CELL[0].IMUX_DATA[19];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_DATA[7];
				output O = CELL[0].OUT_SEC[15];
				input S = CELL[0].IMUX_DATA[23];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_DATA[11];
				output O = CELL[0].OUT_FAN[3];
				input S = CELL[0].IMUX_DATA[27];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_DATA[15];
				output O = CELL[0].OUT_SEC[11];
				input S = CELL[0].IMUX_DATA[31];
			}

			bel PCILOGICSE {
				input I1 = CELL[1].IMUX_DATA[12];
				input I2 = CELL[1].IMUX_DATA[13];
				input I3 = CELL[1].IMUX_DATA[14];
			}

			bel VCC {
			}

			bel GLOBALSIG_WE {
			}

			// wire CELL[0].IMUX_DATA[3]           BUFGMUX[4].CLK
			// wire CELL[0].IMUX_DATA[7]           BUFGMUX[5].CLK
			// wire CELL[0].IMUX_DATA[11]          BUFGMUX[6].CLK
			// wire CELL[0].IMUX_DATA[15]          BUFGMUX[7].CLK
			// wire CELL[0].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[0].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[0].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[0].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[0].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[0].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[0].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[0].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[1].IMUX_DATA[3]           BUFGMUX[0].CLK
			// wire CELL[1].IMUX_DATA[7]           BUFGMUX[1].CLK
			// wire CELL[1].IMUX_DATA[11]          BUFGMUX[2].CLK
			// wire CELL[1].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[1].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[1].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[1].IMUX_DATA[15]          BUFGMUX[3].CLK
			// wire CELL[1].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[1].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[1].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[1].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[1].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[1].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[1].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[1].OUT_SEC[15]            BUFGMUX[1].O
		}

		tile_class CLK_E_S3A {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (19, rev 64);
			bitrect MAIN[1]: Vertical (19, rev 64);
			bitrect TERM[0]: Vertical (2, rev 64);
			bitrect TERM[1]: Vertical (2, rev 64);
			bitrect TERM[2]: Vertical (2, rev 64);
			bitrect TERM[3]: Vertical (2, rev 64);

			bel BUFGMUX[0] {
				input CLK = CELL[1].IMUX_DATA[15];
				output O = CELL[1].OUT_FAN[7];
				input S = CELL[1].IMUX_DATA[19];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[1].IMUX_DATA[11];
				output O = CELL[1].OUT_SEC[15];
				input S = CELL[1].IMUX_DATA[23];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[1].IMUX_DATA[7];
				output O = CELL[1].OUT_FAN[3];
				input S = CELL[1].IMUX_DATA[27];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[1].IMUX_DATA[3];
				output O = CELL[1].OUT_SEC[11];
				input S = CELL[1].IMUX_DATA[31];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_DATA[15];
				output O = CELL[0].OUT_FAN[7];
				input S = CELL[0].IMUX_DATA[19];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_DATA[11];
				output O = CELL[0].OUT_SEC[15];
				input S = CELL[0].IMUX_DATA[23];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_DATA[7];
				output O = CELL[0].OUT_FAN[3];
				input S = CELL[0].IMUX_DATA[27];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_DATA[3];
				output O = CELL[0].OUT_SEC[11];
				input S = CELL[0].IMUX_DATA[31];
			}

			bel PCILOGICSE {
				input I1 = CELL[1].IMUX_DATA[12];
				input I2 = CELL[1].IMUX_DATA[13];
				input I3 = CELL[1].IMUX_DATA[14];
			}

			bel VCC {
			}

			bel GLOBALSIG_WE {
			}

			// wire CELL[0].IMUX_DATA[3]           BUFGMUX[7].CLK
			// wire CELL[0].IMUX_DATA[7]           BUFGMUX[6].CLK
			// wire CELL[0].IMUX_DATA[11]          BUFGMUX[5].CLK
			// wire CELL[0].IMUX_DATA[15]          BUFGMUX[4].CLK
			// wire CELL[0].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[0].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[0].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[0].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[0].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[0].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[0].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[0].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[1].IMUX_DATA[3]           BUFGMUX[3].CLK
			// wire CELL[1].IMUX_DATA[7]           BUFGMUX[2].CLK
			// wire CELL[1].IMUX_DATA[11]          BUFGMUX[1].CLK
			// wire CELL[1].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[1].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[1].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[1].IMUX_DATA[15]          BUFGMUX[0].CLK
			// wire CELL[1].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[1].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[1].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[1].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[1].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[1].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[1].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[1].OUT_SEC[15]            BUFGMUX[1].O
		}

		tile_class CLKC {

			bel CLKC {
			}
		}

		tile_class CLKC_50A {
			bitrect MAIN: Vertical (2, rev 64);

			bel CLKC_50A {
			}
		}

		tile_class CLKQC_S3 {
			bitrect MAIN: Vertical (1, rev 64);

			bel CLKQC {
			}
		}

		tile_class CLKQC_S3E {
			bitrect MAIN: Vertical (1, rev 64);

			bel CLKQC {
			}
		}

		tile_class DCMCONN_S {
			cell CELL;

			bel DCMCONN {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[0];
				input OUT1 = OMUX[3];
				input OUT2 = OMUX[4];
				input OUT3 = OMUX[5];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN.CLKPAD3
			// wire OMUX[0]                        DCMCONN.OUT0
			// wire OMUX[3]                        DCMCONN.OUT1
			// wire OMUX[4]                        DCMCONN.OUT2
			// wire OMUX[5]                        DCMCONN.OUT3
		}

		tile_class DCMCONN_N {
			cell CELL;

			bel DCMCONN {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN.CLKPAD3
			// wire OMUX[10]                       DCMCONN.OUT0
			// wire OMUX[11]                       DCMCONN.OUT1
			// wire OMUX[12]                       DCMCONN.OUT2
			// wire OMUX[15]                       DCMCONN.OUT3
		}

		tile_class HCLK_DSP {

			bel GLOBALSIG_DSP {
			}
		}
	}

	tile_slot HROW {
		bel_slot HROW: legacy;

		tile_class HROW {

			bel HROW {
			}
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: legacy;
		bel_slot GLOBALSIG: legacy;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_B0 = S.GCLK[0];
				output OUT_B1 = S.GCLK[1];
				output OUT_B2 = S.GCLK[2];
				output OUT_B3 = S.GCLK[3];
				output OUT_B4 = S.GCLK[4];
				output OUT_B5 = S.GCLK[5];
				output OUT_B6 = S.GCLK[6];
				output OUT_B7 = S.GCLK[7];
				output OUT_T0 = N.GCLK[0];
				output OUT_T1 = N.GCLK[1];
				output OUT_T2 = N.GCLK[2];
				output OUT_T3 = N.GCLK[3];
				output OUT_T4 = N.GCLK[4];
				output OUT_T5 = N.GCLK[5];
				output OUT_T6 = N.GCLK[6];
				output OUT_T7 = N.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire S.GCLK[0]                      HCLK.OUT_B0
			// wire S.GCLK[1]                      HCLK.OUT_B1
			// wire S.GCLK[2]                      HCLK.OUT_B2
			// wire S.GCLK[3]                      HCLK.OUT_B3
			// wire S.GCLK[4]                      HCLK.OUT_B4
			// wire S.GCLK[5]                      HCLK.OUT_B5
			// wire S.GCLK[6]                      HCLK.OUT_B6
			// wire S.GCLK[7]                      HCLK.OUT_B7
			// wire N.GCLK[0]                      HCLK.OUT_T0
			// wire N.GCLK[1]                      HCLK.OUT_T1
			// wire N.GCLK[2]                      HCLK.OUT_T2
			// wire N.GCLK[3]                      HCLK.OUT_T3
			// wire N.GCLK[4]                      HCLK.OUT_T4
			// wire N.GCLK[5]                      HCLK.OUT_T5
			// wire N.GCLK[6]                      HCLK.OUT_T6
			// wire N.GCLK[7]                      HCLK.OUT_T7
		}

		tile_class HCLK_S {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_B0 = S.GCLK[0];
				output OUT_B1 = S.GCLK[1];
				output OUT_B2 = S.GCLK[2];
				output OUT_B3 = S.GCLK[3];
				output OUT_B4 = S.GCLK[4];
				output OUT_B5 = S.GCLK[5];
				output OUT_B6 = S.GCLK[6];
				output OUT_B7 = S.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire S.GCLK[0]                      HCLK.OUT_B0
			// wire S.GCLK[1]                      HCLK.OUT_B1
			// wire S.GCLK[2]                      HCLK.OUT_B2
			// wire S.GCLK[3]                      HCLK.OUT_B3
			// wire S.GCLK[4]                      HCLK.OUT_B4
			// wire S.GCLK[5]                      HCLK.OUT_B5
			// wire S.GCLK[6]                      HCLK.OUT_B6
			// wire S.GCLK[7]                      HCLK.OUT_B7
		}

		tile_class HCLK_N {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_T0 = N.GCLK[0];
				output OUT_T1 = N.GCLK[1];
				output OUT_T2 = N.GCLK[2];
				output OUT_T3 = N.GCLK[3];
				output OUT_T4 = N.GCLK[4];
				output OUT_T5 = N.GCLK[5];
				output OUT_T6 = N.GCLK[6];
				output OUT_T7 = N.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire N.GCLK[0]                      HCLK.OUT_T0
			// wire N.GCLK[1]                      HCLK.OUT_T1
			// wire N.GCLK[2]                      HCLK.OUT_T2
			// wire N.GCLK[3]                      HCLK.OUT_T3
			// wire N.GCLK[4]                      HCLK.OUT_T4
			// wire N.GCLK[5]                      HCLK.OUT_T5
			// wire N.GCLK[6]                      HCLK.OUT_T6
			// wire N.GCLK[7]                      HCLK.OUT_T7
		}

		tile_class HCLK_UNI {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_B0 = S.GCLK[0];
				output OUT_B1 = S.GCLK[1];
				output OUT_B2 = S.GCLK[2];
				output OUT_B3 = S.GCLK[3];
				output OUT_B4 = S.GCLK[4];
				output OUT_B5 = S.GCLK[5];
				output OUT_B6 = S.GCLK[6];
				output OUT_B7 = S.GCLK[7];
				output OUT_T0 = N.GCLK[0];
				output OUT_T1 = N.GCLK[1];
				output OUT_T2 = N.GCLK[2];
				output OUT_T3 = N.GCLK[3];
				output OUT_T4 = N.GCLK[4];
				output OUT_T5 = N.GCLK[5];
				output OUT_T6 = N.GCLK[6];
				output OUT_T7 = N.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire S.GCLK[0]                      HCLK.OUT_B0
			// wire S.GCLK[1]                      HCLK.OUT_B1
			// wire S.GCLK[2]                      HCLK.OUT_B2
			// wire S.GCLK[3]                      HCLK.OUT_B3
			// wire S.GCLK[4]                      HCLK.OUT_B4
			// wire S.GCLK[5]                      HCLK.OUT_B5
			// wire S.GCLK[6]                      HCLK.OUT_B6
			// wire S.GCLK[7]                      HCLK.OUT_B7
			// wire N.GCLK[0]                      HCLK.OUT_T0
			// wire N.GCLK[1]                      HCLK.OUT_T1
			// wire N.GCLK[2]                      HCLK.OUT_T2
			// wire N.GCLK[3]                      HCLK.OUT_T3
			// wire N.GCLK[4]                      HCLK.OUT_T4
			// wire N.GCLK[5]                      HCLK.OUT_T5
			// wire N.GCLK[6]                      HCLK.OUT_T6
			// wire N.GCLK[7]                      HCLK.OUT_T7
		}

		tile_class HCLK_UNI_S {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_B0 = S.GCLK[0];
				output OUT_B1 = S.GCLK[1];
				output OUT_B2 = S.GCLK[2];
				output OUT_B3 = S.GCLK[3];
				output OUT_B4 = S.GCLK[4];
				output OUT_B5 = S.GCLK[5];
				output OUT_B6 = S.GCLK[6];
				output OUT_B7 = S.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire S.GCLK[0]                      HCLK.OUT_B0
			// wire S.GCLK[1]                      HCLK.OUT_B1
			// wire S.GCLK[2]                      HCLK.OUT_B2
			// wire S.GCLK[3]                      HCLK.OUT_B3
			// wire S.GCLK[4]                      HCLK.OUT_B4
			// wire S.GCLK[5]                      HCLK.OUT_B5
			// wire S.GCLK[6]                      HCLK.OUT_B6
			// wire S.GCLK[7]                      HCLK.OUT_B7
		}

		tile_class HCLK_UNI_N {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel HCLK {
				output OUT_T0 = N.GCLK[0];
				output OUT_T1 = N.GCLK[1];
				output OUT_T2 = N.GCLK[2];
				output OUT_T3 = N.GCLK[3];
				output OUT_T4 = N.GCLK[4];
				output OUT_T5 = N.GCLK[5];
				output OUT_T6 = N.GCLK[6];
				output OUT_T7 = N.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire N.GCLK[0]                      HCLK.OUT_T0
			// wire N.GCLK[1]                      HCLK.OUT_T1
			// wire N.GCLK[2]                      HCLK.OUT_T2
			// wire N.GCLK[3]                      HCLK.OUT_T3
			// wire N.GCLK[4]                      HCLK.OUT_T4
			// wire N.GCLK[5]                      HCLK.OUT_T5
			// wire N.GCLK[6]                      HCLK.OUT_T6
			// wire N.GCLK[7]                      HCLK.OUT_T7
		}

		tile_class HCLK_0 {
			cell S;
			cell N;
			bitrect MAIN: Vertical (19, rev 1);

			bel GLOBALSIG {
			}
		}
	}

	tile_slot PCI_CE {
		bel_slot PCI_CE_W: legacy;
		bel_slot PCI_CE_E: legacy;
		bel_slot PCI_CE_S: legacy;
		bel_slot PCI_CE_N: legacy;
		bel_slot PCI_CE_CNR: legacy;

		tile_class PCI_CE_W {

			bel PCI_CE_W {
			}
		}

		tile_class PCI_CE_E {

			bel PCI_CE_E {
			}
		}

		tile_class PCI_CE_S {

			bel PCI_CE_S {
			}
		}

		tile_class PCI_CE_N {

			bel PCI_CE_N {
			}
		}

		tile_class PCI_CE_CNR {

			bel PCI_CE_CNR {
			}
		}
	}

	tile_slot RANDOR {
		bel_slot RANDOR: legacy;

		tile_class RANDOR {
			bitrect MAIN: Vertical (19, rev 64);

			bel RANDOR {
			}
		}

		tile_class RANDOR_FC {
			bitrect MAIN: Vertical (19, rev 64);

			bel RANDOR {
			}
		}

		tile_class RANDOR_INIT {
			bitrect MAIN: Vertical (19, rev 64);
		}

		tile_class RANDOR_INIT_FC {
			bitrect MAIN: Vertical (19, rev 64);
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class PASS_W_FC {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[11];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
		}

		connector_class TERM_W {
			reflect DBL_E1[0] = DBL_W0[0];
			reflect DBL_E1[1] = DBL_W0[1];
			reflect DBL_E1[2] = DBL_W0[2];
			reflect DBL_E1[3] = DBL_W0[3];
			reflect DBL_E1[4] = DBL_W0[4];
			reflect DBL_E1[5] = DBL_W0[5];
			reflect DBL_E1[6] = DBL_W0[6];
			reflect DBL_E1[7] = DBL_W0[7];
			reflect DBL_E2[0] = DBL_W1[0];
			reflect DBL_E2[1] = DBL_W1[1];
			reflect DBL_E2[2] = DBL_W1[2];
			reflect DBL_E2[3] = DBL_W1[3];
			reflect DBL_E2[4] = DBL_W1[4];
			reflect DBL_E2[5] = DBL_W1[5];
			reflect DBL_E2[6] = DBL_W1[6];
			reflect DBL_E2[7] = DBL_W1[7];
			reflect HEX_E1[0] = HEX_W0[0];
			reflect HEX_E1[1] = HEX_W0[1];
			reflect HEX_E1[2] = HEX_W0[2];
			reflect HEX_E1[3] = HEX_W0[3];
			reflect HEX_E1[4] = HEX_W0[4];
			reflect HEX_E1[5] = HEX_W0[5];
			reflect HEX_E1[6] = HEX_W0[6];
			reflect HEX_E1[7] = HEX_W0[7];
			reflect HEX_E2[0] = HEX_W1[0];
			reflect HEX_E2[1] = HEX_W1[1];
			reflect HEX_E2[2] = HEX_W1[2];
			reflect HEX_E2[3] = HEX_W1[3];
			reflect HEX_E2[4] = HEX_W1[4];
			reflect HEX_E2[5] = HEX_W1[5];
			reflect HEX_E2[6] = HEX_W1[6];
			reflect HEX_E2[7] = HEX_W1[7];
			reflect HEX_E3[0] = HEX_W2[0];
			reflect HEX_E3[1] = HEX_W2[1];
			reflect HEX_E3[2] = HEX_W2[2];
			reflect HEX_E3[3] = HEX_W2[3];
			reflect HEX_E3[4] = HEX_W2[4];
			reflect HEX_E3[5] = HEX_W2[5];
			reflect HEX_E3[6] = HEX_W2[6];
			reflect HEX_E3[7] = HEX_W2[7];
			reflect HEX_E4[0] = HEX_W3[0];
			reflect HEX_E4[1] = HEX_W3[1];
			reflect HEX_E4[2] = HEX_W3[2];
			reflect HEX_E4[3] = HEX_W3[3];
			reflect HEX_E4[4] = HEX_W3[4];
			reflect HEX_E4[5] = HEX_W3[5];
			reflect HEX_E4[6] = HEX_W3[6];
			reflect HEX_E4[7] = HEX_W3[7];
			reflect HEX_E5[0] = HEX_W4[0];
			reflect HEX_E5[1] = HEX_W4[1];
			reflect HEX_E5[2] = HEX_W4[2];
			reflect HEX_E5[3] = HEX_W4[3];
			reflect HEX_E5[4] = HEX_W4[4];
			reflect HEX_E5[5] = HEX_W4[5];
			reflect HEX_E5[6] = HEX_W4[6];
			reflect HEX_E5[7] = HEX_W4[7];
			reflect HEX_E6[0] = HEX_W5[0];
			reflect HEX_E6[1] = HEX_W5[1];
			reflect HEX_E6[2] = HEX_W5[2];
			reflect HEX_E6[3] = HEX_W5[3];
			reflect HEX_E6[4] = HEX_W5[4];
			reflect HEX_E6[5] = HEX_W5[5];
			reflect HEX_E6[6] = HEX_W5[6];
			reflect HEX_E6[7] = HEX_W5[7];
		}

		connector_class LLH_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
		}

		connector_class LLH_DCM_S3ADSP_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
		}

		connector_class DSPHOLE_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class HDCM_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class TERM_E {
			reflect DBL_W1[0] = DBL_E0[0];
			reflect DBL_W1[1] = DBL_E0[1];
			reflect DBL_W1[2] = DBL_E0[2];
			reflect DBL_W1[3] = DBL_E0[3];
			reflect DBL_W1[4] = DBL_E0[4];
			reflect DBL_W1[5] = DBL_E0[5];
			reflect DBL_W1[6] = DBL_E0[6];
			reflect DBL_W1[7] = DBL_E0[7];
			reflect DBL_W2[0] = DBL_E1[0];
			reflect DBL_W2[1] = DBL_E1[1];
			reflect DBL_W2[2] = DBL_E1[2];
			reflect DBL_W2[3] = DBL_E1[3];
			reflect DBL_W2[4] = DBL_E1[4];
			reflect DBL_W2[5] = DBL_E1[5];
			reflect DBL_W2[6] = DBL_E1[6];
			reflect DBL_W2[7] = DBL_E1[7];
			reflect HEX_W1[0] = HEX_E0[0];
			reflect HEX_W1[1] = HEX_E0[1];
			reflect HEX_W1[2] = HEX_E0[2];
			reflect HEX_W1[3] = HEX_E0[3];
			reflect HEX_W1[4] = HEX_E0[4];
			reflect HEX_W1[5] = HEX_E0[5];
			reflect HEX_W1[6] = HEX_E0[6];
			reflect HEX_W1[7] = HEX_E0[7];
			reflect HEX_W2[0] = HEX_E1[0];
			reflect HEX_W2[1] = HEX_E1[1];
			reflect HEX_W2[2] = HEX_E1[2];
			reflect HEX_W2[3] = HEX_E1[3];
			reflect HEX_W2[4] = HEX_E1[4];
			reflect HEX_W2[5] = HEX_E1[5];
			reflect HEX_W2[6] = HEX_E1[6];
			reflect HEX_W2[7] = HEX_E1[7];
			reflect HEX_W3[0] = HEX_E2[0];
			reflect HEX_W3[1] = HEX_E2[1];
			reflect HEX_W3[2] = HEX_E2[2];
			reflect HEX_W3[3] = HEX_E2[3];
			reflect HEX_W3[4] = HEX_E2[4];
			reflect HEX_W3[5] = HEX_E2[5];
			reflect HEX_W3[6] = HEX_E2[6];
			reflect HEX_W3[7] = HEX_E2[7];
			reflect HEX_W4[0] = HEX_E3[0];
			reflect HEX_W4[1] = HEX_E3[1];
			reflect HEX_W4[2] = HEX_E3[2];
			reflect HEX_W4[3] = HEX_E3[3];
			reflect HEX_W4[4] = HEX_E3[4];
			reflect HEX_W4[5] = HEX_E3[5];
			reflect HEX_W4[6] = HEX_E3[6];
			reflect HEX_W4[7] = HEX_E3[7];
			reflect HEX_W5[0] = HEX_E4[0];
			reflect HEX_W5[1] = HEX_E4[1];
			reflect HEX_W5[2] = HEX_E4[2];
			reflect HEX_W5[3] = HEX_E4[3];
			reflect HEX_W5[4] = HEX_E4[4];
			reflect HEX_W5[5] = HEX_E4[5];
			reflect HEX_W5[6] = HEX_E4[6];
			reflect HEX_W5[7] = HEX_E4[7];
			reflect HEX_W6[0] = HEX_E5[0];
			reflect HEX_W6[1] = HEX_E5[1];
			reflect HEX_W6[2] = HEX_E5[2];
			reflect HEX_W6[3] = HEX_E5[3];
			reflect HEX_W6[4] = HEX_E5[4];
			reflect HEX_W6[5] = HEX_E5[5];
			reflect HEX_W6[6] = HEX_E5[6];
			reflect HEX_W6[7] = HEX_E5[7];
		}

		connector_class LLH_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class LLH_DCM_S3ADSP_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class DSPHOLE_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class HDCM_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class PASS_S_FC {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[0];
		}

		connector_class TERM_S {
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect HEX_N1[0] = HEX_S0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			reflect HEX_N1[2] = HEX_S0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			reflect HEX_N1[4] = HEX_S0[4];
			reflect HEX_N1[5] = HEX_S0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			reflect HEX_N1[7] = HEX_S0[7];
			reflect HEX_N2[0] = HEX_S1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			reflect HEX_N2[2] = HEX_S1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			reflect HEX_N2[4] = HEX_S1[4];
			reflect HEX_N2[5] = HEX_S1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			reflect HEX_N2[7] = HEX_S1[7];
			reflect HEX_N3[0] = HEX_S2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			reflect HEX_N3[2] = HEX_S2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			reflect HEX_N3[4] = HEX_S2[4];
			reflect HEX_N3[5] = HEX_S2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			reflect HEX_N3[7] = HEX_S2[7];
			reflect HEX_N4[0] = HEX_S3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			reflect HEX_N4[2] = HEX_S3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			reflect HEX_N4[4] = HEX_S3[4];
			reflect HEX_N4[5] = HEX_S3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			reflect HEX_N4[7] = HEX_S3[7];
			reflect HEX_N5[0] = HEX_S4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			reflect HEX_N5[2] = HEX_S4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			reflect HEX_N5[4] = HEX_S4[4];
			reflect HEX_N5[5] = HEX_S4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			reflect HEX_N5[7] = HEX_S4[7];
			reflect HEX_N6[0] = HEX_S5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			reflect HEX_N6[2] = HEX_S5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			reflect HEX_N6[4] = HEX_S5[4];
			reflect HEX_N6[5] = HEX_S5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			reflect HEX_N6[7] = HEX_S5[7];
		}

		connector_class BRKH_S3_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class TERM_BRAM_S {
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect HEX_N1[0] = HEX_S0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			reflect HEX_N1[2] = HEX_S0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			reflect HEX_N1[4] = HEX_S0[4];
			reflect HEX_N1[5] = HEX_S0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			reflect HEX_N1[7] = HEX_S0[7];
			reflect HEX_N2[0] = HEX_S1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			reflect HEX_N2[2] = HEX_S1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			reflect HEX_N2[4] = HEX_S1[4];
			reflect HEX_N2[5] = HEX_S1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			reflect HEX_N2[7] = HEX_S1[7];
			reflect HEX_N3[0] = HEX_S2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			reflect HEX_N3[2] = HEX_S2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			reflect HEX_N3[4] = HEX_S2[4];
			reflect HEX_N3[5] = HEX_S2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			reflect HEX_N3[7] = HEX_S2[7];
			reflect HEX_N4[0] = HEX_S3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			reflect HEX_N4[2] = HEX_S3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			reflect HEX_N4[4] = HEX_S3[4];
			reflect HEX_N4[5] = HEX_S3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			reflect HEX_N4[7] = HEX_S3[7];
			reflect HEX_N5[0] = HEX_S4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			reflect HEX_N5[2] = HEX_S4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			reflect HEX_N5[4] = HEX_S4[4];
			reflect HEX_N5[5] = HEX_S4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			reflect HEX_N5[7] = HEX_S4[7];
			reflect HEX_N6[0] = HEX_S5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			reflect HEX_N6[2] = HEX_S5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			reflect HEX_N6[4] = HEX_S5[4];
			reflect HEX_N6[5] = HEX_S5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			reflect HEX_N6[7] = HEX_S5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class LLV_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
		}

		connector_class LLV_CLK_WE_S3E_S {
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
		}

		connector_class CLK_WE_S3E_S {
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_E2_S[2] = DBL_E2[2];
			pass DBL_E2_S[3] = DBL_E2[3];
			pass DBL_E2_S[4] = DBL_E2[4];
			pass DBL_E2_S[5] = DBL_E2[5];
			pass DBL_E2_S[6] = DBL_E2[6];
			pass DBL_E2_S[7] = DBL_E2[7];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass DBL_S3[2] = DBL_S2[2];
			pass DBL_S3[3] = DBL_S2[3];
			pass DBL_S3[4] = DBL_S2[4];
			pass DBL_S3[5] = DBL_S2[5];
			pass DBL_S3[6] = DBL_S2[6];
			pass DBL_S3[7] = DBL_S2[7];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_E6_S[2] = HEX_E6[2];
			pass HEX_E6_S[3] = HEX_E6[3];
			pass HEX_E6_S[4] = HEX_E6[4];
			pass HEX_E6_S[5] = HEX_E6[5];
			pass HEX_E6_S[6] = HEX_E6[6];
			pass HEX_E6_S[7] = HEX_E6[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass HEX_S7[2] = HEX_S6[2];
			pass HEX_S7[3] = HEX_S6[3];
			pass HEX_S7[4] = HEX_S6[4];
			pass HEX_S7[5] = HEX_S6[5];
			pass HEX_S7[6] = HEX_S6[6];
			pass HEX_S7[7] = HEX_S6[7];
		}

		connector_class TERM_N {
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect HEX_S1[0] = HEX_N0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			reflect HEX_S1[2] = HEX_N0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			reflect HEX_S1[4] = HEX_N0[4];
			reflect HEX_S1[5] = HEX_N0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			reflect HEX_S1[7] = HEX_N0[7];
			reflect HEX_S2[0] = HEX_N1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			reflect HEX_S2[2] = HEX_N1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			reflect HEX_S2[4] = HEX_N1[4];
			reflect HEX_S2[5] = HEX_N1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			reflect HEX_S2[7] = HEX_N1[7];
			reflect HEX_S3[0] = HEX_N2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			reflect HEX_S3[2] = HEX_N2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			reflect HEX_S3[4] = HEX_N2[4];
			reflect HEX_S3[5] = HEX_N2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			reflect HEX_S3[7] = HEX_N2[7];
			reflect HEX_S4[0] = HEX_N3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			reflect HEX_S4[2] = HEX_N3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			reflect HEX_S4[4] = HEX_N3[4];
			reflect HEX_S4[5] = HEX_N3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			reflect HEX_S4[7] = HEX_N3[7];
			reflect HEX_S5[0] = HEX_N4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			reflect HEX_S5[2] = HEX_N4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			reflect HEX_S5[4] = HEX_N4[4];
			reflect HEX_S5[5] = HEX_N4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			reflect HEX_S5[7] = HEX_N4[7];
			reflect HEX_S6[0] = HEX_N5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			reflect HEX_S6[2] = HEX_N5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			reflect HEX_S6[4] = HEX_N5[4];
			reflect HEX_S6[5] = HEX_N5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			reflect HEX_S6[7] = HEX_N5[7];
		}

		connector_class BRKH_S3_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
		}

		connector_class TERM_BRAM_N {
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect HEX_S1[0] = HEX_N0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			reflect HEX_S1[2] = HEX_N0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			reflect HEX_S1[4] = HEX_N0[4];
			reflect HEX_S1[5] = HEX_N0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			reflect HEX_S1[7] = HEX_N0[7];
			reflect HEX_S2[0] = HEX_N1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			reflect HEX_S2[2] = HEX_N1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			reflect HEX_S2[4] = HEX_N1[4];
			reflect HEX_S2[5] = HEX_N1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			reflect HEX_S2[7] = HEX_N1[7];
			reflect HEX_S3[0] = HEX_N2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			reflect HEX_S3[2] = HEX_N2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			reflect HEX_S3[4] = HEX_N2[4];
			reflect HEX_S3[5] = HEX_N2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			reflect HEX_S3[7] = HEX_N2[7];
			reflect HEX_S4[0] = HEX_N3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			reflect HEX_S4[2] = HEX_N3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			reflect HEX_S4[4] = HEX_N3[4];
			reflect HEX_S4[5] = HEX_N3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			reflect HEX_S4[7] = HEX_N3[7];
			reflect HEX_S5[0] = HEX_N4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			reflect HEX_S5[2] = HEX_N4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			reflect HEX_S5[4] = HEX_N4[4];
			reflect HEX_S5[5] = HEX_N4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			reflect HEX_S5[7] = HEX_N4[7];
			reflect HEX_S6[0] = HEX_N5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			reflect HEX_S6[2] = HEX_N5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			reflect HEX_S6[4] = HEX_N5[4];
			reflect HEX_S6[5] = HEX_N5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			reflect HEX_S6[7] = HEX_N5[7];
		}

		connector_class LLV_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
		}

		connector_class LLV_CLK_WE_S3E_N {
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
		}

		connector_class CLK_WE_S3E_N {
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
		}
	}
}

bstile BRAM_S3 {
	BRAM:DATA: R4.F75.B254 R4.F75.B240 R4.F75.B226 R4.F75.B212 R4.F75.B184 R4.F75.B170 R4.F75.B156 R4.F75.B142 R4.F75.B124 R4.F75.B110 R4.F75.B96 R4.F75.B82 R4.F75.B54 R4.F75.B40 R4.F75.B26 R4.F75.B12 R4.F75.B247 R4.F75.B233 R4.F75.B219 R4.F75.B205 R4.F75.B177 R4.F75.B163 R4.F75.B149 R4.F75.B135 R4.F75.B117 R4.F75.B103 R4.F75.B89 R4.F75.B75 R4.F75.B47 R4.F75.B33 R4.F75.B19 R4.F75.B5 R4.F74.B254 R4.F74.B240 R4.F74.B226 R4.F74.B212 R4.F74.B184 R4.F74.B170 R4.F74.B156 R4.F74.B142 R4.F74.B124 R4.F74.B110 R4.F74.B96 R4.F74.B82 R4.F74.B54 R4.F74.B40 R4.F74.B26 R4.F74.B12 R4.F74.B247 R4.F74.B233 R4.F74.B219 R4.F74.B205 R4.F74.B177 R4.F74.B163 R4.F74.B149 R4.F74.B135 R4.F74.B117 R4.F74.B103 R4.F74.B89 R4.F74.B75 R4.F74.B47 R4.F74.B33 R4.F74.B19 R4.F74.B5 R4.F73.B254 R4.F73.B240 R4.F73.B226 R4.F73.B212 R4.F73.B184 R4.F73.B170 R4.F73.B156 R4.F73.B142 R4.F73.B124 R4.F73.B110 R4.F73.B96 R4.F73.B82 R4.F73.B54 R4.F73.B40 R4.F73.B26 R4.F73.B12 R4.F73.B247 R4.F73.B233 R4.F73.B219 R4.F73.B205 R4.F73.B177 R4.F73.B163 R4.F73.B149 R4.F73.B135 R4.F73.B117 R4.F73.B103 R4.F73.B89 R4.F73.B75 R4.F73.B47 R4.F73.B33 R4.F73.B19 R4.F73.B5 R4.F72.B254 R4.F72.B240 R4.F72.B226 R4.F72.B212 R4.F72.B184 R4.F72.B170 R4.F72.B156 R4.F72.B142 R4.F72.B124 R4.F72.B110 R4.F72.B96 R4.F72.B82 R4.F72.B54 R4.F72.B40 R4.F72.B26 R4.F72.B12 R4.F72.B247 R4.F72.B233 R4.F72.B219 R4.F72.B205 R4.F72.B177 R4.F72.B163 R4.F72.B149 R4.F72.B135 R4.F72.B117 R4.F72.B103 R4.F72.B89 R4.F72.B75 R4.F72.B47 R4.F72.B33 R4.F72.B19 R4.F72.B5 R4.F75.B255 R4.F75.B241 R4.F75.B227 R4.F75.B213 R4.F75.B185 R4.F75.B171 R4.F75.B157 R4.F75.B143 R4.F75.B125 R4.F75.B111 R4.F75.B97 R4.F75.B83 R4.F75.B55 R4.F75.B41 R4.F75.B27 R4.F75.B13 R4.F75.B248 R4.F75.B234 R4.F75.B220 R4.F75.B206 R4.F75.B178 R4.F75.B164 R4.F75.B150 R4.F75.B136 R4.F75.B118 R4.F75.B104 R4.F75.B90 R4.F75.B76 R4.F75.B48 R4.F75.B34 R4.F75.B20 R4.F75.B6 R4.F74.B255 R4.F74.B241 R4.F74.B227 R4.F74.B213 R4.F74.B185 R4.F74.B171 R4.F74.B157 R4.F74.B143 R4.F74.B125 R4.F74.B111 R4.F74.B97 R4.F74.B83 R4.F74.B55 R4.F74.B41 R4.F74.B27 R4.F74.B13 R4.F74.B248 R4.F74.B234 R4.F74.B220 R4.F74.B206 R4.F74.B178 R4.F74.B164 R4.F74.B150 R4.F74.B136 R4.F74.B118 R4.F74.B104 R4.F74.B90 R4.F74.B76 R4.F74.B48 R4.F74.B34 R4.F74.B20 R4.F74.B6 R4.F73.B255 R4.F73.B241 R4.F73.B227 R4.F73.B213 R4.F73.B185 R4.F73.B171 R4.F73.B157 R4.F73.B143 R4.F73.B125 R4.F73.B111 R4.F73.B97 R4.F73.B83 R4.F73.B55 R4.F73.B41 R4.F73.B27 R4.F73.B13 R4.F73.B248 R4.F73.B234 R4.F73.B220 R4.F73.B206 R4.F73.B178 R4.F73.B164 R4.F73.B150 R4.F73.B136 R4.F73.B118 R4.F73.B104 R4.F73.B90 R4.F73.B76 R4.F73.B48 R4.F73.B34 R4.F73.B20 R4.F73.B6 R4.F72.B255 R4.F72.B241 R4.F72.B227 R4.F72.B213 R4.F72.B185 R4.F72.B171 R4.F72.B157 R4.F72.B143 R4.F72.B125 R4.F72.B111 R4.F72.B97 R4.F72.B83 R4.F72.B55 R4.F72.B41 R4.F72.B27 R4.F72.B13 R4.F72.B248 R4.F72.B234 R4.F72.B220 R4.F72.B206 R4.F72.B178 R4.F72.B164 R4.F72.B150 R4.F72.B136 R4.F72.B118 R4.F72.B104 R4.F72.B90 R4.F72.B76 R4.F72.B48 R4.F72.B34 R4.F72.B20 R4.F72.B6 R4.F71.B249 R4.F71.B235 R4.F71.B221 R4.F71.B207 R4.F71.B179 R4.F71.B165 R4.F71.B151 R4.F71.B137 R4.F71.B119 R4.F71.B105 R4.F71.B91 R4.F71.B77 R4.F71.B49 R4.F71.B35 R4.F71.B21 R4.F71.B7 R4.F71.B242 R4.F71.B228 R4.F71.B214 R4.F71.B200 R4.F71.B172 R4.F71.B158 R4.F71.B144 R4.F71.B130 R4.F71.B112 R4.F71.B98 R4.F71.B84 R4.F71.B70 R4.F71.B42 R4.F71.B28 R4.F71.B14 R4.F71.B0 R4.F70.B249 R4.F70.B235 R4.F70.B221 R4.F70.B207 R4.F70.B179 R4.F70.B165 R4.F70.B151 R4.F70.B137 R4.F70.B119 R4.F70.B105 R4.F70.B91 R4.F70.B77 R4.F70.B49 R4.F70.B35 R4.F70.B21 R4.F70.B7 R4.F70.B242 R4.F70.B228 R4.F70.B214 R4.F70.B200 R4.F70.B172 R4.F70.B158 R4.F70.B144 R4.F70.B130 R4.F70.B112 R4.F70.B98 R4.F70.B84 R4.F70.B70 R4.F70.B42 R4.F70.B28 R4.F70.B14 R4.F70.B0 R4.F69.B249 R4.F69.B235 R4.F69.B221 R4.F69.B207 R4.F69.B179 R4.F69.B165 R4.F69.B151 R4.F69.B137 R4.F69.B119 R4.F69.B105 R4.F69.B91 R4.F69.B77 R4.F69.B49 R4.F69.B35 R4.F69.B21 R4.F69.B7 R4.F69.B242 R4.F69.B228 R4.F69.B214 R4.F69.B200 R4.F69.B172 R4.F69.B158 R4.F69.B144 R4.F69.B130 R4.F69.B112 R4.F69.B98 R4.F69.B84 R4.F69.B70 R4.F69.B42 R4.F69.B28 R4.F69.B14 R4.F69.B0 R4.F68.B249 R4.F68.B235 R4.F68.B221 R4.F68.B207 R4.F68.B179 R4.F68.B165 R4.F68.B151 R4.F68.B137 R4.F68.B119 R4.F68.B105 R4.F68.B91 R4.F68.B77 R4.F68.B49 R4.F68.B35 R4.F68.B21 R4.F68.B7 R4.F68.B242 R4.F68.B228 R4.F68.B214 R4.F68.B200 R4.F68.B172 R4.F68.B158 R4.F68.B144 R4.F68.B130 R4.F68.B112 R4.F68.B98 R4.F68.B84 R4.F68.B70 R4.F68.B42 R4.F68.B28 R4.F68.B14 R4.F68.B0 R4.F71.B250 R4.F71.B236 R4.F71.B222 R4.F71.B208 R4.F71.B180 R4.F71.B166 R4.F71.B152 R4.F71.B138 R4.F71.B120 R4.F71.B106 R4.F71.B92 R4.F71.B78 R4.F71.B50 R4.F71.B36 R4.F71.B22 R4.F71.B8 R4.F71.B243 R4.F71.B229 R4.F71.B215 R4.F71.B201 R4.F71.B173 R4.F71.B159 R4.F71.B145 R4.F71.B131 R4.F71.B113 R4.F71.B99 R4.F71.B85 R4.F71.B71 R4.F71.B43 R4.F71.B29 R4.F71.B15 R4.F71.B1 R4.F70.B250 R4.F70.B236 R4.F70.B222 R4.F70.B208 R4.F70.B180 R4.F70.B166 R4.F70.B152 R4.F70.B138 R4.F70.B120 R4.F70.B106 R4.F70.B92 R4.F70.B78 R4.F70.B50 R4.F70.B36 R4.F70.B22 R4.F70.B8 R4.F70.B243 R4.F70.B229 R4.F70.B215 R4.F70.B201 R4.F70.B173 R4.F70.B159 R4.F70.B145 R4.F70.B131 R4.F70.B113 R4.F70.B99 R4.F70.B85 R4.F70.B71 R4.F70.B43 R4.F70.B29 R4.F70.B15 R4.F70.B1 R4.F69.B250 R4.F69.B236 R4.F69.B222 R4.F69.B208 R4.F69.B180 R4.F69.B166 R4.F69.B152 R4.F69.B138 R4.F69.B120 R4.F69.B106 R4.F69.B92 R4.F69.B78 R4.F69.B50 R4.F69.B36 R4.F69.B22 R4.F69.B8 R4.F69.B243 R4.F69.B229 R4.F69.B215 R4.F69.B201 R4.F69.B173 R4.F69.B159 R4.F69.B145 R4.F69.B131 R4.F69.B113 R4.F69.B99 R4.F69.B85 R4.F69.B71 R4.F69.B43 R4.F69.B29 R4.F69.B15 R4.F69.B1 R4.F68.B250 R4.F68.B236 R4.F68.B222 R4.F68.B208 R4.F68.B180 R4.F68.B166 R4.F68.B152 R4.F68.B138 R4.F68.B120 R4.F68.B106 R4.F68.B92 R4.F68.B78 R4.F68.B50 R4.F68.B36 R4.F68.B22 R4.F68.B8 R4.F68.B243 R4.F68.B229 R4.F68.B215 R4.F68.B201 R4.F68.B173 R4.F68.B159 R4.F68.B145 R4.F68.B131 R4.F68.B113 R4.F68.B99 R4.F68.B85 R4.F68.B71 R4.F68.B43 R4.F68.B29 R4.F68.B15 R4.F68.B1 R4.F71.B251 R4.F71.B237 R4.F71.B223 R4.F71.B209 R4.F71.B181 R4.F71.B167 R4.F71.B153 R4.F71.B139 R4.F71.B121 R4.F71.B107 R4.F71.B93 R4.F71.B79 R4.F71.B51 R4.F71.B37 R4.F71.B23 R4.F71.B9 R4.F71.B244 R4.F71.B230 R4.F71.B216 R4.F71.B202 R4.F71.B174 R4.F71.B160 R4.F71.B146 R4.F71.B132 R4.F71.B114 R4.F71.B100 R4.F71.B86 R4.F71.B72 R4.F71.B44 R4.F71.B30 R4.F71.B16 R4.F71.B2 R4.F70.B251 R4.F70.B237 R4.F70.B223 R4.F70.B209 R4.F70.B181 R4.F70.B167 R4.F70.B153 R4.F70.B139 R4.F70.B121 R4.F70.B107 R4.F70.B93 R4.F70.B79 R4.F70.B51 R4.F70.B37 R4.F70.B23 R4.F70.B9 R4.F70.B244 R4.F70.B230 R4.F70.B216 R4.F70.B202 R4.F70.B174 R4.F70.B160 R4.F70.B146 R4.F70.B132 R4.F70.B114 R4.F70.B100 R4.F70.B86 R4.F70.B72 R4.F70.B44 R4.F70.B30 R4.F70.B16 R4.F70.B2 R4.F69.B251 R4.F69.B237 R4.F69.B223 R4.F69.B209 R4.F69.B181 R4.F69.B167 R4.F69.B153 R4.F69.B139 R4.F69.B121 R4.F69.B107 R4.F69.B93 R4.F69.B79 R4.F69.B51 R4.F69.B37 R4.F69.B23 R4.F69.B9 R4.F69.B244 R4.F69.B230 R4.F69.B216 R4.F69.B202 R4.F69.B174 R4.F69.B160 R4.F69.B146 R4.F69.B132 R4.F69.B114 R4.F69.B100 R4.F69.B86 R4.F69.B72 R4.F69.B44 R4.F69.B30 R4.F69.B16 R4.F69.B2 R4.F68.B251 R4.F68.B237 R4.F68.B223 R4.F68.B209 R4.F68.B181 R4.F68.B167 R4.F68.B153 R4.F68.B139 R4.F68.B121 R4.F68.B107 R4.F68.B93 R4.F68.B79 R4.F68.B51 R4.F68.B37 R4.F68.B23 R4.F68.B9 R4.F68.B244 R4.F68.B230 R4.F68.B216 R4.F68.B202 R4.F68.B174 R4.F68.B160 R4.F68.B146 R4.F68.B132 R4.F68.B114 R4.F68.B100 R4.F68.B86 R4.F68.B72 R4.F68.B44 R4.F68.B30 R4.F68.B16 R4.F68.B2 R4.F71.B252 R4.F71.B238 R4.F71.B224 R4.F71.B210 R4.F71.B182 R4.F71.B168 R4.F71.B154 R4.F71.B140 R4.F71.B122 R4.F71.B108 R4.F71.B94 R4.F71.B80 R4.F71.B52 R4.F71.B38 R4.F71.B24 R4.F71.B10 R4.F71.B245 R4.F71.B231 R4.F71.B217 R4.F71.B203 R4.F71.B175 R4.F71.B161 R4.F71.B147 R4.F71.B133 R4.F71.B115 R4.F71.B101 R4.F71.B87 R4.F71.B73 R4.F71.B45 R4.F71.B31 R4.F71.B17 R4.F71.B3 R4.F70.B252 R4.F70.B238 R4.F70.B224 R4.F70.B210 R4.F70.B182 R4.F70.B168 R4.F70.B154 R4.F70.B140 R4.F70.B122 R4.F70.B108 R4.F70.B94 R4.F70.B80 R4.F70.B52 R4.F70.B38 R4.F70.B24 R4.F70.B10 R4.F70.B245 R4.F70.B231 R4.F70.B217 R4.F70.B203 R4.F70.B175 R4.F70.B161 R4.F70.B147 R4.F70.B133 R4.F70.B115 R4.F70.B101 R4.F70.B87 R4.F70.B73 R4.F70.B45 R4.F70.B31 R4.F70.B17 R4.F70.B3 R4.F69.B252 R4.F69.B238 R4.F69.B224 R4.F69.B210 R4.F69.B182 R4.F69.B168 R4.F69.B154 R4.F69.B140 R4.F69.B122 R4.F69.B108 R4.F69.B94 R4.F69.B80 R4.F69.B52 R4.F69.B38 R4.F69.B24 R4.F69.B10 R4.F69.B245 R4.F69.B231 R4.F69.B217 R4.F69.B203 R4.F69.B175 R4.F69.B161 R4.F69.B147 R4.F69.B133 R4.F69.B115 R4.F69.B101 R4.F69.B87 R4.F69.B73 R4.F69.B45 R4.F69.B31 R4.F69.B17 R4.F69.B3 R4.F68.B252 R4.F68.B238 R4.F68.B224 R4.F68.B210 R4.F68.B182 R4.F68.B168 R4.F68.B154 R4.F68.B140 R4.F68.B122 R4.F68.B108 R4.F68.B94 R4.F68.B80 R4.F68.B52 R4.F68.B38 R4.F68.B24 R4.F68.B10 R4.F68.B245 R4.F68.B231 R4.F68.B217 R4.F68.B203 R4.F68.B175 R4.F68.B161 R4.F68.B147 R4.F68.B133 R4.F68.B115 R4.F68.B101 R4.F68.B87 R4.F68.B73 R4.F68.B45 R4.F68.B31 R4.F68.B17 R4.F68.B3 R4.F71.B253 R4.F71.B239 R4.F71.B225 R4.F71.B211 R4.F71.B183 R4.F71.B169 R4.F71.B155 R4.F71.B141 R4.F71.B123 R4.F71.B109 R4.F71.B95 R4.F71.B81 R4.F71.B53 R4.F71.B39 R4.F71.B25 R4.F71.B11 R4.F71.B246 R4.F71.B232 R4.F71.B218 R4.F71.B204 R4.F71.B176 R4.F71.B162 R4.F71.B148 R4.F71.B134 R4.F71.B116 R4.F71.B102 R4.F71.B88 R4.F71.B74 R4.F71.B46 R4.F71.B32 R4.F71.B18 R4.F71.B4 R4.F70.B253 R4.F70.B239 R4.F70.B225 R4.F70.B211 R4.F70.B183 R4.F70.B169 R4.F70.B155 R4.F70.B141 R4.F70.B123 R4.F70.B109 R4.F70.B95 R4.F70.B81 R4.F70.B53 R4.F70.B39 R4.F70.B25 R4.F70.B11 R4.F70.B246 R4.F70.B232 R4.F70.B218 R4.F70.B204 R4.F70.B176 R4.F70.B162 R4.F70.B148 R4.F70.B134 R4.F70.B116 R4.F70.B102 R4.F70.B88 R4.F70.B74 R4.F70.B46 R4.F70.B32 R4.F70.B18 R4.F70.B4 R4.F69.B253 R4.F69.B239 R4.F69.B225 R4.F69.B211 R4.F69.B183 R4.F69.B169 R4.F69.B155 R4.F69.B141 R4.F69.B123 R4.F69.B109 R4.F69.B95 R4.F69.B81 R4.F69.B53 R4.F69.B39 R4.F69.B25 R4.F69.B11 R4.F69.B246 R4.F69.B232 R4.F69.B218 R4.F69.B204 R4.F69.B176 R4.F69.B162 R4.F69.B148 R4.F69.B134 R4.F69.B116 R4.F69.B102 R4.F69.B88 R4.F69.B74 R4.F69.B46 R4.F69.B32 R4.F69.B18 R4.F69.B4 R4.F68.B253 R4.F68.B239 R4.F68.B225 R4.F68.B211 R4.F68.B183 R4.F68.B169 R4.F68.B155 R4.F68.B141 R4.F68.B123 R4.F68.B109 R4.F68.B95 R4.F68.B81 R4.F68.B53 R4.F68.B39 R4.F68.B25 R4.F68.B11 R4.F68.B246 R4.F68.B232 R4.F68.B218 R4.F68.B204 R4.F68.B176 R4.F68.B162 R4.F68.B148 R4.F68.B134 R4.F68.B116 R4.F68.B102 R4.F68.B88 R4.F68.B74 R4.F68.B46 R4.F68.B32 R4.F68.B18 R4.F68.B4 R4.F71.B254 R4.F71.B240 R4.F71.B226 R4.F71.B212 R4.F71.B184 R4.F71.B170 R4.F71.B156 R4.F71.B142 R4.F71.B124 R4.F71.B110 R4.F71.B96 R4.F71.B82 R4.F71.B54 R4.F71.B40 R4.F71.B26 R4.F71.B12 R4.F71.B247 R4.F71.B233 R4.F71.B219 R4.F71.B205 R4.F71.B177 R4.F71.B163 R4.F71.B149 R4.F71.B135 R4.F71.B117 R4.F71.B103 R4.F71.B89 R4.F71.B75 R4.F71.B47 R4.F71.B33 R4.F71.B19 R4.F71.B5 R4.F70.B254 R4.F70.B240 R4.F70.B226 R4.F70.B212 R4.F70.B184 R4.F70.B170 R4.F70.B156 R4.F70.B142 R4.F70.B124 R4.F70.B110 R4.F70.B96 R4.F70.B82 R4.F70.B54 R4.F70.B40 R4.F70.B26 R4.F70.B12 R4.F70.B247 R4.F70.B233 R4.F70.B219 R4.F70.B205 R4.F70.B177 R4.F70.B163 R4.F70.B149 R4.F70.B135 R4.F70.B117 R4.F70.B103 R4.F70.B89 R4.F70.B75 R4.F70.B47 R4.F70.B33 R4.F70.B19 R4.F70.B5 R4.F69.B254 R4.F69.B240 R4.F69.B226 R4.F69.B212 R4.F69.B184 R4.F69.B170 R4.F69.B156 R4.F69.B142 R4.F69.B124 R4.F69.B110 R4.F69.B96 R4.F69.B82 R4.F69.B54 R4.F69.B40 R4.F69.B26 R4.F69.B12 R4.F69.B247 R4.F69.B233 R4.F69.B219 R4.F69.B205 R4.F69.B177 R4.F69.B163 R4.F69.B149 R4.F69.B135 R4.F69.B117 R4.F69.B103 R4.F69.B89 R4.F69.B75 R4.F69.B47 R4.F69.B33 R4.F69.B19 R4.F69.B5 R4.F68.B254 R4.F68.B240 R4.F68.B226 R4.F68.B212 R4.F68.B184 R4.F68.B170 R4.F68.B156 R4.F68.B142 R4.F68.B124 R4.F68.B110 R4.F68.B96 R4.F68.B82 R4.F68.B54 R4.F68.B40 R4.F68.B26 R4.F68.B12 R4.F68.B247 R4.F68.B233 R4.F68.B219 R4.F68.B205 R4.F68.B177 R4.F68.B163 R4.F68.B149 R4.F68.B135 R4.F68.B117 R4.F68.B103 R4.F68.B89 R4.F68.B75 R4.F68.B47 R4.F68.B33 R4.F68.B19 R4.F68.B5 R4.F71.B255 R4.F71.B241 R4.F71.B227 R4.F71.B213 R4.F71.B185 R4.F71.B171 R4.F71.B157 R4.F71.B143 R4.F71.B125 R4.F71.B111 R4.F71.B97 R4.F71.B83 R4.F71.B55 R4.F71.B41 R4.F71.B27 R4.F71.B13 R4.F71.B248 R4.F71.B234 R4.F71.B220 R4.F71.B206 R4.F71.B178 R4.F71.B164 R4.F71.B150 R4.F71.B136 R4.F71.B118 R4.F71.B104 R4.F71.B90 R4.F71.B76 R4.F71.B48 R4.F71.B34 R4.F71.B20 R4.F71.B6 R4.F70.B255 R4.F70.B241 R4.F70.B227 R4.F70.B213 R4.F70.B185 R4.F70.B171 R4.F70.B157 R4.F70.B143 R4.F70.B125 R4.F70.B111 R4.F70.B97 R4.F70.B83 R4.F70.B55 R4.F70.B41 R4.F70.B27 R4.F70.B13 R4.F70.B248 R4.F70.B234 R4.F70.B220 R4.F70.B206 R4.F70.B178 R4.F70.B164 R4.F70.B150 R4.F70.B136 R4.F70.B118 R4.F70.B104 R4.F70.B90 R4.F70.B76 R4.F70.B48 R4.F70.B34 R4.F70.B20 R4.F70.B6 R4.F69.B255 R4.F69.B241 R4.F69.B227 R4.F69.B213 R4.F69.B185 R4.F69.B171 R4.F69.B157 R4.F69.B143 R4.F69.B125 R4.F69.B111 R4.F69.B97 R4.F69.B83 R4.F69.B55 R4.F69.B41 R4.F69.B27 R4.F69.B13 R4.F69.B248 R4.F69.B234 R4.F69.B220 R4.F69.B206 R4.F69.B178 R4.F69.B164 R4.F69.B150 R4.F69.B136 R4.F69.B118 R4.F69.B104 R4.F69.B90 R4.F69.B76 R4.F69.B48 R4.F69.B34 R4.F69.B20 R4.F69.B6 R4.F68.B255 R4.F68.B241 R4.F68.B227 R4.F68.B213 R4.F68.B185 R4.F68.B171 R4.F68.B157 R4.F68.B143 R4.F68.B125 R4.F68.B111 R4.F68.B97 R4.F68.B83 R4.F68.B55 R4.F68.B41 R4.F68.B27 R4.F68.B13 R4.F68.B248 R4.F68.B234 R4.F68.B220 R4.F68.B206 R4.F68.B178 R4.F68.B164 R4.F68.B150 R4.F68.B136 R4.F68.B118 R4.F68.B104 R4.F68.B90 R4.F68.B76 R4.F68.B48 R4.F68.B34 R4.F68.B20 R4.F68.B6 R4.F67.B249 R4.F67.B235 R4.F67.B221 R4.F67.B207 R4.F67.B179 R4.F67.B165 R4.F67.B151 R4.F67.B137 R4.F67.B119 R4.F67.B105 R4.F67.B91 R4.F67.B77 R4.F67.B49 R4.F67.B35 R4.F67.B21 R4.F67.B7 R4.F67.B242 R4.F67.B228 R4.F67.B214 R4.F67.B200 R4.F67.B172 R4.F67.B158 R4.F67.B144 R4.F67.B130 R4.F67.B112 R4.F67.B98 R4.F67.B84 R4.F67.B70 R4.F67.B42 R4.F67.B28 R4.F67.B14 R4.F67.B0 R4.F66.B249 R4.F66.B235 R4.F66.B221 R4.F66.B207 R4.F66.B179 R4.F66.B165 R4.F66.B151 R4.F66.B137 R4.F66.B119 R4.F66.B105 R4.F66.B91 R4.F66.B77 R4.F66.B49 R4.F66.B35 R4.F66.B21 R4.F66.B7 R4.F66.B242 R4.F66.B228 R4.F66.B214 R4.F66.B200 R4.F66.B172 R4.F66.B158 R4.F66.B144 R4.F66.B130 R4.F66.B112 R4.F66.B98 R4.F66.B84 R4.F66.B70 R4.F66.B42 R4.F66.B28 R4.F66.B14 R4.F66.B0 R4.F65.B249 R4.F65.B235 R4.F65.B221 R4.F65.B207 R4.F65.B179 R4.F65.B165 R4.F65.B151 R4.F65.B137 R4.F65.B119 R4.F65.B105 R4.F65.B91 R4.F65.B77 R4.F65.B49 R4.F65.B35 R4.F65.B21 R4.F65.B7 R4.F65.B242 R4.F65.B228 R4.F65.B214 R4.F65.B200 R4.F65.B172 R4.F65.B158 R4.F65.B144 R4.F65.B130 R4.F65.B112 R4.F65.B98 R4.F65.B84 R4.F65.B70 R4.F65.B42 R4.F65.B28 R4.F65.B14 R4.F65.B0 R4.F64.B249 R4.F64.B235 R4.F64.B221 R4.F64.B207 R4.F64.B179 R4.F64.B165 R4.F64.B151 R4.F64.B137 R4.F64.B119 R4.F64.B105 R4.F64.B91 R4.F64.B77 R4.F64.B49 R4.F64.B35 R4.F64.B21 R4.F64.B7 R4.F64.B242 R4.F64.B228 R4.F64.B214 R4.F64.B200 R4.F64.B172 R4.F64.B158 R4.F64.B144 R4.F64.B130 R4.F64.B112 R4.F64.B98 R4.F64.B84 R4.F64.B70 R4.F64.B42 R4.F64.B28 R4.F64.B14 R4.F64.B0 R4.F67.B250 R4.F67.B236 R4.F67.B222 R4.F67.B208 R4.F67.B180 R4.F67.B166 R4.F67.B152 R4.F67.B138 R4.F67.B120 R4.F67.B106 R4.F67.B92 R4.F67.B78 R4.F67.B50 R4.F67.B36 R4.F67.B22 R4.F67.B8 R4.F67.B243 R4.F67.B229 R4.F67.B215 R4.F67.B201 R4.F67.B173 R4.F67.B159 R4.F67.B145 R4.F67.B131 R4.F67.B113 R4.F67.B99 R4.F67.B85 R4.F67.B71 R4.F67.B43 R4.F67.B29 R4.F67.B15 R4.F67.B1 R4.F66.B250 R4.F66.B236 R4.F66.B222 R4.F66.B208 R4.F66.B180 R4.F66.B166 R4.F66.B152 R4.F66.B138 R4.F66.B120 R4.F66.B106 R4.F66.B92 R4.F66.B78 R4.F66.B50 R4.F66.B36 R4.F66.B22 R4.F66.B8 R4.F66.B243 R4.F66.B229 R4.F66.B215 R4.F66.B201 R4.F66.B173 R4.F66.B159 R4.F66.B145 R4.F66.B131 R4.F66.B113 R4.F66.B99 R4.F66.B85 R4.F66.B71 R4.F66.B43 R4.F66.B29 R4.F66.B15 R4.F66.B1 R4.F65.B250 R4.F65.B236 R4.F65.B222 R4.F65.B208 R4.F65.B180 R4.F65.B166 R4.F65.B152 R4.F65.B138 R4.F65.B120 R4.F65.B106 R4.F65.B92 R4.F65.B78 R4.F65.B50 R4.F65.B36 R4.F65.B22 R4.F65.B8 R4.F65.B243 R4.F65.B229 R4.F65.B215 R4.F65.B201 R4.F65.B173 R4.F65.B159 R4.F65.B145 R4.F65.B131 R4.F65.B113 R4.F65.B99 R4.F65.B85 R4.F65.B71 R4.F65.B43 R4.F65.B29 R4.F65.B15 R4.F65.B1 R4.F64.B250 R4.F64.B236 R4.F64.B222 R4.F64.B208 R4.F64.B180 R4.F64.B166 R4.F64.B152 R4.F64.B138 R4.F64.B120 R4.F64.B106 R4.F64.B92 R4.F64.B78 R4.F64.B50 R4.F64.B36 R4.F64.B22 R4.F64.B8 R4.F64.B243 R4.F64.B229 R4.F64.B215 R4.F64.B201 R4.F64.B173 R4.F64.B159 R4.F64.B145 R4.F64.B131 R4.F64.B113 R4.F64.B99 R4.F64.B85 R4.F64.B71 R4.F64.B43 R4.F64.B29 R4.F64.B15 R4.F64.B1 R4.F67.B251 R4.F67.B237 R4.F67.B223 R4.F67.B209 R4.F67.B181 R4.F67.B167 R4.F67.B153 R4.F67.B139 R4.F67.B121 R4.F67.B107 R4.F67.B93 R4.F67.B79 R4.F67.B51 R4.F67.B37 R4.F67.B23 R4.F67.B9 R4.F67.B244 R4.F67.B230 R4.F67.B216 R4.F67.B202 R4.F67.B174 R4.F67.B160 R4.F67.B146 R4.F67.B132 R4.F67.B114 R4.F67.B100 R4.F67.B86 R4.F67.B72 R4.F67.B44 R4.F67.B30 R4.F67.B16 R4.F67.B2 R4.F66.B251 R4.F66.B237 R4.F66.B223 R4.F66.B209 R4.F66.B181 R4.F66.B167 R4.F66.B153 R4.F66.B139 R4.F66.B121 R4.F66.B107 R4.F66.B93 R4.F66.B79 R4.F66.B51 R4.F66.B37 R4.F66.B23 R4.F66.B9 R4.F66.B244 R4.F66.B230 R4.F66.B216 R4.F66.B202 R4.F66.B174 R4.F66.B160 R4.F66.B146 R4.F66.B132 R4.F66.B114 R4.F66.B100 R4.F66.B86 R4.F66.B72 R4.F66.B44 R4.F66.B30 R4.F66.B16 R4.F66.B2 R4.F65.B251 R4.F65.B237 R4.F65.B223 R4.F65.B209 R4.F65.B181 R4.F65.B167 R4.F65.B153 R4.F65.B139 R4.F65.B121 R4.F65.B107 R4.F65.B93 R4.F65.B79 R4.F65.B51 R4.F65.B37 R4.F65.B23 R4.F65.B9 R4.F65.B244 R4.F65.B230 R4.F65.B216 R4.F65.B202 R4.F65.B174 R4.F65.B160 R4.F65.B146 R4.F65.B132 R4.F65.B114 R4.F65.B100 R4.F65.B86 R4.F65.B72 R4.F65.B44 R4.F65.B30 R4.F65.B16 R4.F65.B2 R4.F64.B251 R4.F64.B237 R4.F64.B223 R4.F64.B209 R4.F64.B181 R4.F64.B167 R4.F64.B153 R4.F64.B139 R4.F64.B121 R4.F64.B107 R4.F64.B93 R4.F64.B79 R4.F64.B51 R4.F64.B37 R4.F64.B23 R4.F64.B9 R4.F64.B244 R4.F64.B230 R4.F64.B216 R4.F64.B202 R4.F64.B174 R4.F64.B160 R4.F64.B146 R4.F64.B132 R4.F64.B114 R4.F64.B100 R4.F64.B86 R4.F64.B72 R4.F64.B44 R4.F64.B30 R4.F64.B16 R4.F64.B2 R4.F67.B252 R4.F67.B238 R4.F67.B224 R4.F67.B210 R4.F67.B182 R4.F67.B168 R4.F67.B154 R4.F67.B140 R4.F67.B122 R4.F67.B108 R4.F67.B94 R4.F67.B80 R4.F67.B52 R4.F67.B38 R4.F67.B24 R4.F67.B10 R4.F67.B245 R4.F67.B231 R4.F67.B217 R4.F67.B203 R4.F67.B175 R4.F67.B161 R4.F67.B147 R4.F67.B133 R4.F67.B115 R4.F67.B101 R4.F67.B87 R4.F67.B73 R4.F67.B45 R4.F67.B31 R4.F67.B17 R4.F67.B3 R4.F66.B252 R4.F66.B238 R4.F66.B224 R4.F66.B210 R4.F66.B182 R4.F66.B168 R4.F66.B154 R4.F66.B140 R4.F66.B122 R4.F66.B108 R4.F66.B94 R4.F66.B80 R4.F66.B52 R4.F66.B38 R4.F66.B24 R4.F66.B10 R4.F66.B245 R4.F66.B231 R4.F66.B217 R4.F66.B203 R4.F66.B175 R4.F66.B161 R4.F66.B147 R4.F66.B133 R4.F66.B115 R4.F66.B101 R4.F66.B87 R4.F66.B73 R4.F66.B45 R4.F66.B31 R4.F66.B17 R4.F66.B3 R4.F65.B252 R4.F65.B238 R4.F65.B224 R4.F65.B210 R4.F65.B182 R4.F65.B168 R4.F65.B154 R4.F65.B140 R4.F65.B122 R4.F65.B108 R4.F65.B94 R4.F65.B80 R4.F65.B52 R4.F65.B38 R4.F65.B24 R4.F65.B10 R4.F65.B245 R4.F65.B231 R4.F65.B217 R4.F65.B203 R4.F65.B175 R4.F65.B161 R4.F65.B147 R4.F65.B133 R4.F65.B115 R4.F65.B101 R4.F65.B87 R4.F65.B73 R4.F65.B45 R4.F65.B31 R4.F65.B17 R4.F65.B3 R4.F64.B252 R4.F64.B238 R4.F64.B224 R4.F64.B210 R4.F64.B182 R4.F64.B168 R4.F64.B154 R4.F64.B140 R4.F64.B122 R4.F64.B108 R4.F64.B94 R4.F64.B80 R4.F64.B52 R4.F64.B38 R4.F64.B24 R4.F64.B10 R4.F64.B245 R4.F64.B231 R4.F64.B217 R4.F64.B203 R4.F64.B175 R4.F64.B161 R4.F64.B147 R4.F64.B133 R4.F64.B115 R4.F64.B101 R4.F64.B87 R4.F64.B73 R4.F64.B45 R4.F64.B31 R4.F64.B17 R4.F64.B3 R4.F67.B253 R4.F67.B239 R4.F67.B225 R4.F67.B211 R4.F67.B183 R4.F67.B169 R4.F67.B155 R4.F67.B141 R4.F67.B123 R4.F67.B109 R4.F67.B95 R4.F67.B81 R4.F67.B53 R4.F67.B39 R4.F67.B25 R4.F67.B11 R4.F67.B246 R4.F67.B232 R4.F67.B218 R4.F67.B204 R4.F67.B176 R4.F67.B162 R4.F67.B148 R4.F67.B134 R4.F67.B116 R4.F67.B102 R4.F67.B88 R4.F67.B74 R4.F67.B46 R4.F67.B32 R4.F67.B18 R4.F67.B4 R4.F66.B253 R4.F66.B239 R4.F66.B225 R4.F66.B211 R4.F66.B183 R4.F66.B169 R4.F66.B155 R4.F66.B141 R4.F66.B123 R4.F66.B109 R4.F66.B95 R4.F66.B81 R4.F66.B53 R4.F66.B39 R4.F66.B25 R4.F66.B11 R4.F66.B246 R4.F66.B232 R4.F66.B218 R4.F66.B204 R4.F66.B176 R4.F66.B162 R4.F66.B148 R4.F66.B134 R4.F66.B116 R4.F66.B102 R4.F66.B88 R4.F66.B74 R4.F66.B46 R4.F66.B32 R4.F66.B18 R4.F66.B4 R4.F65.B253 R4.F65.B239 R4.F65.B225 R4.F65.B211 R4.F65.B183 R4.F65.B169 R4.F65.B155 R4.F65.B141 R4.F65.B123 R4.F65.B109 R4.F65.B95 R4.F65.B81 R4.F65.B53 R4.F65.B39 R4.F65.B25 R4.F65.B11 R4.F65.B246 R4.F65.B232 R4.F65.B218 R4.F65.B204 R4.F65.B176 R4.F65.B162 R4.F65.B148 R4.F65.B134 R4.F65.B116 R4.F65.B102 R4.F65.B88 R4.F65.B74 R4.F65.B46 R4.F65.B32 R4.F65.B18 R4.F65.B4 R4.F64.B253 R4.F64.B239 R4.F64.B225 R4.F64.B211 R4.F64.B183 R4.F64.B169 R4.F64.B155 R4.F64.B141 R4.F64.B123 R4.F64.B109 R4.F64.B95 R4.F64.B81 R4.F64.B53 R4.F64.B39 R4.F64.B25 R4.F64.B11 R4.F64.B246 R4.F64.B232 R4.F64.B218 R4.F64.B204 R4.F64.B176 R4.F64.B162 R4.F64.B148 R4.F64.B134 R4.F64.B116 R4.F64.B102 R4.F64.B88 R4.F64.B74 R4.F64.B46 R4.F64.B32 R4.F64.B18 R4.F64.B4 R4.F67.B254 R4.F67.B240 R4.F67.B226 R4.F67.B212 R4.F67.B184 R4.F67.B170 R4.F67.B156 R4.F67.B142 R4.F67.B124 R4.F67.B110 R4.F67.B96 R4.F67.B82 R4.F67.B54 R4.F67.B40 R4.F67.B26 R4.F67.B12 R4.F67.B247 R4.F67.B233 R4.F67.B219 R4.F67.B205 R4.F67.B177 R4.F67.B163 R4.F67.B149 R4.F67.B135 R4.F67.B117 R4.F67.B103 R4.F67.B89 R4.F67.B75 R4.F67.B47 R4.F67.B33 R4.F67.B19 R4.F67.B5 R4.F66.B254 R4.F66.B240 R4.F66.B226 R4.F66.B212 R4.F66.B184 R4.F66.B170 R4.F66.B156 R4.F66.B142 R4.F66.B124 R4.F66.B110 R4.F66.B96 R4.F66.B82 R4.F66.B54 R4.F66.B40 R4.F66.B26 R4.F66.B12 R4.F66.B247 R4.F66.B233 R4.F66.B219 R4.F66.B205 R4.F66.B177 R4.F66.B163 R4.F66.B149 R4.F66.B135 R4.F66.B117 R4.F66.B103 R4.F66.B89 R4.F66.B75 R4.F66.B47 R4.F66.B33 R4.F66.B19 R4.F66.B5 R4.F65.B254 R4.F65.B240 R4.F65.B226 R4.F65.B212 R4.F65.B184 R4.F65.B170 R4.F65.B156 R4.F65.B142 R4.F65.B124 R4.F65.B110 R4.F65.B96 R4.F65.B82 R4.F65.B54 R4.F65.B40 R4.F65.B26 R4.F65.B12 R4.F65.B247 R4.F65.B233 R4.F65.B219 R4.F65.B205 R4.F65.B177 R4.F65.B163 R4.F65.B149 R4.F65.B135 R4.F65.B117 R4.F65.B103 R4.F65.B89 R4.F65.B75 R4.F65.B47 R4.F65.B33 R4.F65.B19 R4.F65.B5 R4.F64.B254 R4.F64.B240 R4.F64.B226 R4.F64.B212 R4.F64.B184 R4.F64.B170 R4.F64.B156 R4.F64.B142 R4.F64.B124 R4.F64.B110 R4.F64.B96 R4.F64.B82 R4.F64.B54 R4.F64.B40 R4.F64.B26 R4.F64.B12 R4.F64.B247 R4.F64.B233 R4.F64.B219 R4.F64.B205 R4.F64.B177 R4.F64.B163 R4.F64.B149 R4.F64.B135 R4.F64.B117 R4.F64.B103 R4.F64.B89 R4.F64.B75 R4.F64.B47 R4.F64.B33 R4.F64.B19 R4.F64.B5 R4.F67.B255 R4.F67.B241 R4.F67.B227 R4.F67.B213 R4.F67.B185 R4.F67.B171 R4.F67.B157 R4.F67.B143 R4.F67.B125 R4.F67.B111 R4.F67.B97 R4.F67.B83 R4.F67.B55 R4.F67.B41 R4.F67.B27 R4.F67.B13 R4.F67.B248 R4.F67.B234 R4.F67.B220 R4.F67.B206 R4.F67.B178 R4.F67.B164 R4.F67.B150 R4.F67.B136 R4.F67.B118 R4.F67.B104 R4.F67.B90 R4.F67.B76 R4.F67.B48 R4.F67.B34 R4.F67.B20 R4.F67.B6 R4.F66.B255 R4.F66.B241 R4.F66.B227 R4.F66.B213 R4.F66.B185 R4.F66.B171 R4.F66.B157 R4.F66.B143 R4.F66.B125 R4.F66.B111 R4.F66.B97 R4.F66.B83 R4.F66.B55 R4.F66.B41 R4.F66.B27 R4.F66.B13 R4.F66.B248 R4.F66.B234 R4.F66.B220 R4.F66.B206 R4.F66.B178 R4.F66.B164 R4.F66.B150 R4.F66.B136 R4.F66.B118 R4.F66.B104 R4.F66.B90 R4.F66.B76 R4.F66.B48 R4.F66.B34 R4.F66.B20 R4.F66.B6 R4.F65.B255 R4.F65.B241 R4.F65.B227 R4.F65.B213 R4.F65.B185 R4.F65.B171 R4.F65.B157 R4.F65.B143 R4.F65.B125 R4.F65.B111 R4.F65.B97 R4.F65.B83 R4.F65.B55 R4.F65.B41 R4.F65.B27 R4.F65.B13 R4.F65.B248 R4.F65.B234 R4.F65.B220 R4.F65.B206 R4.F65.B178 R4.F65.B164 R4.F65.B150 R4.F65.B136 R4.F65.B118 R4.F65.B104 R4.F65.B90 R4.F65.B76 R4.F65.B48 R4.F65.B34 R4.F65.B20 R4.F65.B6 R4.F64.B255 R4.F64.B241 R4.F64.B227 R4.F64.B213 R4.F64.B185 R4.F64.B171 R4.F64.B157 R4.F64.B143 R4.F64.B125 R4.F64.B111 R4.F64.B97 R4.F64.B83 R4.F64.B55 R4.F64.B41 R4.F64.B27 R4.F64.B13 R4.F64.B248 R4.F64.B234 R4.F64.B220 R4.F64.B206 R4.F64.B178 R4.F64.B164 R4.F64.B150 R4.F64.B136 R4.F64.B118 R4.F64.B104 R4.F64.B90 R4.F64.B76 R4.F64.B48 R4.F64.B34 R4.F64.B20 R4.F64.B6 R4.F63.B249 R4.F63.B235 R4.F63.B221 R4.F63.B207 R4.F63.B179 R4.F63.B165 R4.F63.B151 R4.F63.B137 R4.F63.B119 R4.F63.B105 R4.F63.B91 R4.F63.B77 R4.F63.B49 R4.F63.B35 R4.F63.B21 R4.F63.B7 R4.F63.B242 R4.F63.B228 R4.F63.B214 R4.F63.B200 R4.F63.B172 R4.F63.B158 R4.F63.B144 R4.F63.B130 R4.F63.B112 R4.F63.B98 R4.F63.B84 R4.F63.B70 R4.F63.B42 R4.F63.B28 R4.F63.B14 R4.F63.B0 R4.F62.B249 R4.F62.B235 R4.F62.B221 R4.F62.B207 R4.F62.B179 R4.F62.B165 R4.F62.B151 R4.F62.B137 R4.F62.B119 R4.F62.B105 R4.F62.B91 R4.F62.B77 R4.F62.B49 R4.F62.B35 R4.F62.B21 R4.F62.B7 R4.F62.B242 R4.F62.B228 R4.F62.B214 R4.F62.B200 R4.F62.B172 R4.F62.B158 R4.F62.B144 R4.F62.B130 R4.F62.B112 R4.F62.B98 R4.F62.B84 R4.F62.B70 R4.F62.B42 R4.F62.B28 R4.F62.B14 R4.F62.B0 R4.F61.B249 R4.F61.B235 R4.F61.B221 R4.F61.B207 R4.F61.B179 R4.F61.B165 R4.F61.B151 R4.F61.B137 R4.F61.B119 R4.F61.B105 R4.F61.B91 R4.F61.B77 R4.F61.B49 R4.F61.B35 R4.F61.B21 R4.F61.B7 R4.F61.B242 R4.F61.B228 R4.F61.B214 R4.F61.B200 R4.F61.B172 R4.F61.B158 R4.F61.B144 R4.F61.B130 R4.F61.B112 R4.F61.B98 R4.F61.B84 R4.F61.B70 R4.F61.B42 R4.F61.B28 R4.F61.B14 R4.F61.B0 R4.F60.B249 R4.F60.B235 R4.F60.B221 R4.F60.B207 R4.F60.B179 R4.F60.B165 R4.F60.B151 R4.F60.B137 R4.F60.B119 R4.F60.B105 R4.F60.B91 R4.F60.B77 R4.F60.B49 R4.F60.B35 R4.F60.B21 R4.F60.B7 R4.F60.B242 R4.F60.B228 R4.F60.B214 R4.F60.B200 R4.F60.B172 R4.F60.B158 R4.F60.B144 R4.F60.B130 R4.F60.B112 R4.F60.B98 R4.F60.B84 R4.F60.B70 R4.F60.B42 R4.F60.B28 R4.F60.B14 R4.F60.B0 R4.F63.B250 R4.F63.B236 R4.F63.B222 R4.F63.B208 R4.F63.B180 R4.F63.B166 R4.F63.B152 R4.F63.B138 R4.F63.B120 R4.F63.B106 R4.F63.B92 R4.F63.B78 R4.F63.B50 R4.F63.B36 R4.F63.B22 R4.F63.B8 R4.F63.B243 R4.F63.B229 R4.F63.B215 R4.F63.B201 R4.F63.B173 R4.F63.B159 R4.F63.B145 R4.F63.B131 R4.F63.B113 R4.F63.B99 R4.F63.B85 R4.F63.B71 R4.F63.B43 R4.F63.B29 R4.F63.B15 R4.F63.B1 R4.F62.B250 R4.F62.B236 R4.F62.B222 R4.F62.B208 R4.F62.B180 R4.F62.B166 R4.F62.B152 R4.F62.B138 R4.F62.B120 R4.F62.B106 R4.F62.B92 R4.F62.B78 R4.F62.B50 R4.F62.B36 R4.F62.B22 R4.F62.B8 R4.F62.B243 R4.F62.B229 R4.F62.B215 R4.F62.B201 R4.F62.B173 R4.F62.B159 R4.F62.B145 R4.F62.B131 R4.F62.B113 R4.F62.B99 R4.F62.B85 R4.F62.B71 R4.F62.B43 R4.F62.B29 R4.F62.B15 R4.F62.B1 R4.F61.B250 R4.F61.B236 R4.F61.B222 R4.F61.B208 R4.F61.B180 R4.F61.B166 R4.F61.B152 R4.F61.B138 R4.F61.B120 R4.F61.B106 R4.F61.B92 R4.F61.B78 R4.F61.B50 R4.F61.B36 R4.F61.B22 R4.F61.B8 R4.F61.B243 R4.F61.B229 R4.F61.B215 R4.F61.B201 R4.F61.B173 R4.F61.B159 R4.F61.B145 R4.F61.B131 R4.F61.B113 R4.F61.B99 R4.F61.B85 R4.F61.B71 R4.F61.B43 R4.F61.B29 R4.F61.B15 R4.F61.B1 R4.F60.B250 R4.F60.B236 R4.F60.B222 R4.F60.B208 R4.F60.B180 R4.F60.B166 R4.F60.B152 R4.F60.B138 R4.F60.B120 R4.F60.B106 R4.F60.B92 R4.F60.B78 R4.F60.B50 R4.F60.B36 R4.F60.B22 R4.F60.B8 R4.F60.B243 R4.F60.B229 R4.F60.B215 R4.F60.B201 R4.F60.B173 R4.F60.B159 R4.F60.B145 R4.F60.B131 R4.F60.B113 R4.F60.B99 R4.F60.B85 R4.F60.B71 R4.F60.B43 R4.F60.B29 R4.F60.B15 R4.F60.B1 R4.F63.B251 R4.F63.B237 R4.F63.B223 R4.F63.B209 R4.F63.B181 R4.F63.B167 R4.F63.B153 R4.F63.B139 R4.F63.B121 R4.F63.B107 R4.F63.B93 R4.F63.B79 R4.F63.B51 R4.F63.B37 R4.F63.B23 R4.F63.B9 R4.F63.B244 R4.F63.B230 R4.F63.B216 R4.F63.B202 R4.F63.B174 R4.F63.B160 R4.F63.B146 R4.F63.B132 R4.F63.B114 R4.F63.B100 R4.F63.B86 R4.F63.B72 R4.F63.B44 R4.F63.B30 R4.F63.B16 R4.F63.B2 R4.F62.B251 R4.F62.B237 R4.F62.B223 R4.F62.B209 R4.F62.B181 R4.F62.B167 R4.F62.B153 R4.F62.B139 R4.F62.B121 R4.F62.B107 R4.F62.B93 R4.F62.B79 R4.F62.B51 R4.F62.B37 R4.F62.B23 R4.F62.B9 R4.F62.B244 R4.F62.B230 R4.F62.B216 R4.F62.B202 R4.F62.B174 R4.F62.B160 R4.F62.B146 R4.F62.B132 R4.F62.B114 R4.F62.B100 R4.F62.B86 R4.F62.B72 R4.F62.B44 R4.F62.B30 R4.F62.B16 R4.F62.B2 R4.F61.B251 R4.F61.B237 R4.F61.B223 R4.F61.B209 R4.F61.B181 R4.F61.B167 R4.F61.B153 R4.F61.B139 R4.F61.B121 R4.F61.B107 R4.F61.B93 R4.F61.B79 R4.F61.B51 R4.F61.B37 R4.F61.B23 R4.F61.B9 R4.F61.B244 R4.F61.B230 R4.F61.B216 R4.F61.B202 R4.F61.B174 R4.F61.B160 R4.F61.B146 R4.F61.B132 R4.F61.B114 R4.F61.B100 R4.F61.B86 R4.F61.B72 R4.F61.B44 R4.F61.B30 R4.F61.B16 R4.F61.B2 R4.F60.B251 R4.F60.B237 R4.F60.B223 R4.F60.B209 R4.F60.B181 R4.F60.B167 R4.F60.B153 R4.F60.B139 R4.F60.B121 R4.F60.B107 R4.F60.B93 R4.F60.B79 R4.F60.B51 R4.F60.B37 R4.F60.B23 R4.F60.B9 R4.F60.B244 R4.F60.B230 R4.F60.B216 R4.F60.B202 R4.F60.B174 R4.F60.B160 R4.F60.B146 R4.F60.B132 R4.F60.B114 R4.F60.B100 R4.F60.B86 R4.F60.B72 R4.F60.B44 R4.F60.B30 R4.F60.B16 R4.F60.B2 R4.F63.B252 R4.F63.B238 R4.F63.B224 R4.F63.B210 R4.F63.B182 R4.F63.B168 R4.F63.B154 R4.F63.B140 R4.F63.B122 R4.F63.B108 R4.F63.B94 R4.F63.B80 R4.F63.B52 R4.F63.B38 R4.F63.B24 R4.F63.B10 R4.F63.B245 R4.F63.B231 R4.F63.B217 R4.F63.B203 R4.F63.B175 R4.F63.B161 R4.F63.B147 R4.F63.B133 R4.F63.B115 R4.F63.B101 R4.F63.B87 R4.F63.B73 R4.F63.B45 R4.F63.B31 R4.F63.B17 R4.F63.B3 R4.F62.B252 R4.F62.B238 R4.F62.B224 R4.F62.B210 R4.F62.B182 R4.F62.B168 R4.F62.B154 R4.F62.B140 R4.F62.B122 R4.F62.B108 R4.F62.B94 R4.F62.B80 R4.F62.B52 R4.F62.B38 R4.F62.B24 R4.F62.B10 R4.F62.B245 R4.F62.B231 R4.F62.B217 R4.F62.B203 R4.F62.B175 R4.F62.B161 R4.F62.B147 R4.F62.B133 R4.F62.B115 R4.F62.B101 R4.F62.B87 R4.F62.B73 R4.F62.B45 R4.F62.B31 R4.F62.B17 R4.F62.B3 R4.F61.B252 R4.F61.B238 R4.F61.B224 R4.F61.B210 R4.F61.B182 R4.F61.B168 R4.F61.B154 R4.F61.B140 R4.F61.B122 R4.F61.B108 R4.F61.B94 R4.F61.B80 R4.F61.B52 R4.F61.B38 R4.F61.B24 R4.F61.B10 R4.F61.B245 R4.F61.B231 R4.F61.B217 R4.F61.B203 R4.F61.B175 R4.F61.B161 R4.F61.B147 R4.F61.B133 R4.F61.B115 R4.F61.B101 R4.F61.B87 R4.F61.B73 R4.F61.B45 R4.F61.B31 R4.F61.B17 R4.F61.B3 R4.F60.B252 R4.F60.B238 R4.F60.B224 R4.F60.B210 R4.F60.B182 R4.F60.B168 R4.F60.B154 R4.F60.B140 R4.F60.B122 R4.F60.B108 R4.F60.B94 R4.F60.B80 R4.F60.B52 R4.F60.B38 R4.F60.B24 R4.F60.B10 R4.F60.B245 R4.F60.B231 R4.F60.B217 R4.F60.B203 R4.F60.B175 R4.F60.B161 R4.F60.B147 R4.F60.B133 R4.F60.B115 R4.F60.B101 R4.F60.B87 R4.F60.B73 R4.F60.B45 R4.F60.B31 R4.F60.B17 R4.F60.B3 R4.F63.B253 R4.F63.B239 R4.F63.B225 R4.F63.B211 R4.F63.B183 R4.F63.B169 R4.F63.B155 R4.F63.B141 R4.F63.B123 R4.F63.B109 R4.F63.B95 R4.F63.B81 R4.F63.B53 R4.F63.B39 R4.F63.B25 R4.F63.B11 R4.F63.B246 R4.F63.B232 R4.F63.B218 R4.F63.B204 R4.F63.B176 R4.F63.B162 R4.F63.B148 R4.F63.B134 R4.F63.B116 R4.F63.B102 R4.F63.B88 R4.F63.B74 R4.F63.B46 R4.F63.B32 R4.F63.B18 R4.F63.B4 R4.F62.B253 R4.F62.B239 R4.F62.B225 R4.F62.B211 R4.F62.B183 R4.F62.B169 R4.F62.B155 R4.F62.B141 R4.F62.B123 R4.F62.B109 R4.F62.B95 R4.F62.B81 R4.F62.B53 R4.F62.B39 R4.F62.B25 R4.F62.B11 R4.F62.B246 R4.F62.B232 R4.F62.B218 R4.F62.B204 R4.F62.B176 R4.F62.B162 R4.F62.B148 R4.F62.B134 R4.F62.B116 R4.F62.B102 R4.F62.B88 R4.F62.B74 R4.F62.B46 R4.F62.B32 R4.F62.B18 R4.F62.B4 R4.F61.B253 R4.F61.B239 R4.F61.B225 R4.F61.B211 R4.F61.B183 R4.F61.B169 R4.F61.B155 R4.F61.B141 R4.F61.B123 R4.F61.B109 R4.F61.B95 R4.F61.B81 R4.F61.B53 R4.F61.B39 R4.F61.B25 R4.F61.B11 R4.F61.B246 R4.F61.B232 R4.F61.B218 R4.F61.B204 R4.F61.B176 R4.F61.B162 R4.F61.B148 R4.F61.B134 R4.F61.B116 R4.F61.B102 R4.F61.B88 R4.F61.B74 R4.F61.B46 R4.F61.B32 R4.F61.B18 R4.F61.B4 R4.F60.B253 R4.F60.B239 R4.F60.B225 R4.F60.B211 R4.F60.B183 R4.F60.B169 R4.F60.B155 R4.F60.B141 R4.F60.B123 R4.F60.B109 R4.F60.B95 R4.F60.B81 R4.F60.B53 R4.F60.B39 R4.F60.B25 R4.F60.B11 R4.F60.B246 R4.F60.B232 R4.F60.B218 R4.F60.B204 R4.F60.B176 R4.F60.B162 R4.F60.B148 R4.F60.B134 R4.F60.B116 R4.F60.B102 R4.F60.B88 R4.F60.B74 R4.F60.B46 R4.F60.B32 R4.F60.B18 R4.F60.B4 R4.F63.B254 R4.F63.B240 R4.F63.B226 R4.F63.B212 R4.F63.B184 R4.F63.B170 R4.F63.B156 R4.F63.B142 R4.F63.B124 R4.F63.B110 R4.F63.B96 R4.F63.B82 R4.F63.B54 R4.F63.B40 R4.F63.B26 R4.F63.B12 R4.F63.B247 R4.F63.B233 R4.F63.B219 R4.F63.B205 R4.F63.B177 R4.F63.B163 R4.F63.B149 R4.F63.B135 R4.F63.B117 R4.F63.B103 R4.F63.B89 R4.F63.B75 R4.F63.B47 R4.F63.B33 R4.F63.B19 R4.F63.B5 R4.F62.B254 R4.F62.B240 R4.F62.B226 R4.F62.B212 R4.F62.B184 R4.F62.B170 R4.F62.B156 R4.F62.B142 R4.F62.B124 R4.F62.B110 R4.F62.B96 R4.F62.B82 R4.F62.B54 R4.F62.B40 R4.F62.B26 R4.F62.B12 R4.F62.B247 R4.F62.B233 R4.F62.B219 R4.F62.B205 R4.F62.B177 R4.F62.B163 R4.F62.B149 R4.F62.B135 R4.F62.B117 R4.F62.B103 R4.F62.B89 R4.F62.B75 R4.F62.B47 R4.F62.B33 R4.F62.B19 R4.F62.B5 R4.F61.B254 R4.F61.B240 R4.F61.B226 R4.F61.B212 R4.F61.B184 R4.F61.B170 R4.F61.B156 R4.F61.B142 R4.F61.B124 R4.F61.B110 R4.F61.B96 R4.F61.B82 R4.F61.B54 R4.F61.B40 R4.F61.B26 R4.F61.B12 R4.F61.B247 R4.F61.B233 R4.F61.B219 R4.F61.B205 R4.F61.B177 R4.F61.B163 R4.F61.B149 R4.F61.B135 R4.F61.B117 R4.F61.B103 R4.F61.B89 R4.F61.B75 R4.F61.B47 R4.F61.B33 R4.F61.B19 R4.F61.B5 R4.F60.B254 R4.F60.B240 R4.F60.B226 R4.F60.B212 R4.F60.B184 R4.F60.B170 R4.F60.B156 R4.F60.B142 R4.F60.B124 R4.F60.B110 R4.F60.B96 R4.F60.B82 R4.F60.B54 R4.F60.B40 R4.F60.B26 R4.F60.B12 R4.F60.B247 R4.F60.B233 R4.F60.B219 R4.F60.B205 R4.F60.B177 R4.F60.B163 R4.F60.B149 R4.F60.B135 R4.F60.B117 R4.F60.B103 R4.F60.B89 R4.F60.B75 R4.F60.B47 R4.F60.B33 R4.F60.B19 R4.F60.B5 R4.F63.B255 R4.F63.B241 R4.F63.B227 R4.F63.B213 R4.F63.B185 R4.F63.B171 R4.F63.B157 R4.F63.B143 R4.F63.B125 R4.F63.B111 R4.F63.B97 R4.F63.B83 R4.F63.B55 R4.F63.B41 R4.F63.B27 R4.F63.B13 R4.F63.B248 R4.F63.B234 R4.F63.B220 R4.F63.B206 R4.F63.B178 R4.F63.B164 R4.F63.B150 R4.F63.B136 R4.F63.B118 R4.F63.B104 R4.F63.B90 R4.F63.B76 R4.F63.B48 R4.F63.B34 R4.F63.B20 R4.F63.B6 R4.F62.B255 R4.F62.B241 R4.F62.B227 R4.F62.B213 R4.F62.B185 R4.F62.B171 R4.F62.B157 R4.F62.B143 R4.F62.B125 R4.F62.B111 R4.F62.B97 R4.F62.B83 R4.F62.B55 R4.F62.B41 R4.F62.B27 R4.F62.B13 R4.F62.B248 R4.F62.B234 R4.F62.B220 R4.F62.B206 R4.F62.B178 R4.F62.B164 R4.F62.B150 R4.F62.B136 R4.F62.B118 R4.F62.B104 R4.F62.B90 R4.F62.B76 R4.F62.B48 R4.F62.B34 R4.F62.B20 R4.F62.B6 R4.F61.B255 R4.F61.B241 R4.F61.B227 R4.F61.B213 R4.F61.B185 R4.F61.B171 R4.F61.B157 R4.F61.B143 R4.F61.B125 R4.F61.B111 R4.F61.B97 R4.F61.B83 R4.F61.B55 R4.F61.B41 R4.F61.B27 R4.F61.B13 R4.F61.B248 R4.F61.B234 R4.F61.B220 R4.F61.B206 R4.F61.B178 R4.F61.B164 R4.F61.B150 R4.F61.B136 R4.F61.B118 R4.F61.B104 R4.F61.B90 R4.F61.B76 R4.F61.B48 R4.F61.B34 R4.F61.B20 R4.F61.B6 R4.F60.B255 R4.F60.B241 R4.F60.B227 R4.F60.B213 R4.F60.B185 R4.F60.B171 R4.F60.B157 R4.F60.B143 R4.F60.B125 R4.F60.B111 R4.F60.B97 R4.F60.B83 R4.F60.B55 R4.F60.B41 R4.F60.B27 R4.F60.B13 R4.F60.B248 R4.F60.B234 R4.F60.B220 R4.F60.B206 R4.F60.B178 R4.F60.B164 R4.F60.B150 R4.F60.B136 R4.F60.B118 R4.F60.B104 R4.F60.B90 R4.F60.B76 R4.F60.B48 R4.F60.B34 R4.F60.B20 R4.F60.B6 R4.F59.B249 R4.F59.B235 R4.F59.B221 R4.F59.B207 R4.F59.B179 R4.F59.B165 R4.F59.B151 R4.F59.B137 R4.F59.B119 R4.F59.B105 R4.F59.B91 R4.F59.B77 R4.F59.B49 R4.F59.B35 R4.F59.B21 R4.F59.B7 R4.F59.B242 R4.F59.B228 R4.F59.B214 R4.F59.B200 R4.F59.B172 R4.F59.B158 R4.F59.B144 R4.F59.B130 R4.F59.B112 R4.F59.B98 R4.F59.B84 R4.F59.B70 R4.F59.B42 R4.F59.B28 R4.F59.B14 R4.F59.B0 R4.F58.B249 R4.F58.B235 R4.F58.B221 R4.F58.B207 R4.F58.B179 R4.F58.B165 R4.F58.B151 R4.F58.B137 R4.F58.B119 R4.F58.B105 R4.F58.B91 R4.F58.B77 R4.F58.B49 R4.F58.B35 R4.F58.B21 R4.F58.B7 R4.F58.B242 R4.F58.B228 R4.F58.B214 R4.F58.B200 R4.F58.B172 R4.F58.B158 R4.F58.B144 R4.F58.B130 R4.F58.B112 R4.F58.B98 R4.F58.B84 R4.F58.B70 R4.F58.B42 R4.F58.B28 R4.F58.B14 R4.F58.B0 R4.F57.B249 R4.F57.B235 R4.F57.B221 R4.F57.B207 R4.F57.B179 R4.F57.B165 R4.F57.B151 R4.F57.B137 R4.F57.B119 R4.F57.B105 R4.F57.B91 R4.F57.B77 R4.F57.B49 R4.F57.B35 R4.F57.B21 R4.F57.B7 R4.F57.B242 R4.F57.B228 R4.F57.B214 R4.F57.B200 R4.F57.B172 R4.F57.B158 R4.F57.B144 R4.F57.B130 R4.F57.B112 R4.F57.B98 R4.F57.B84 R4.F57.B70 R4.F57.B42 R4.F57.B28 R4.F57.B14 R4.F57.B0 R4.F56.B249 R4.F56.B235 R4.F56.B221 R4.F56.B207 R4.F56.B179 R4.F56.B165 R4.F56.B151 R4.F56.B137 R4.F56.B119 R4.F56.B105 R4.F56.B91 R4.F56.B77 R4.F56.B49 R4.F56.B35 R4.F56.B21 R4.F56.B7 R4.F56.B242 R4.F56.B228 R4.F56.B214 R4.F56.B200 R4.F56.B172 R4.F56.B158 R4.F56.B144 R4.F56.B130 R4.F56.B112 R4.F56.B98 R4.F56.B84 R4.F56.B70 R4.F56.B42 R4.F56.B28 R4.F56.B14 R4.F56.B0 R4.F59.B250 R4.F59.B236 R4.F59.B222 R4.F59.B208 R4.F59.B180 R4.F59.B166 R4.F59.B152 R4.F59.B138 R4.F59.B120 R4.F59.B106 R4.F59.B92 R4.F59.B78 R4.F59.B50 R4.F59.B36 R4.F59.B22 R4.F59.B8 R4.F59.B243 R4.F59.B229 R4.F59.B215 R4.F59.B201 R4.F59.B173 R4.F59.B159 R4.F59.B145 R4.F59.B131 R4.F59.B113 R4.F59.B99 R4.F59.B85 R4.F59.B71 R4.F59.B43 R4.F59.B29 R4.F59.B15 R4.F59.B1 R4.F58.B250 R4.F58.B236 R4.F58.B222 R4.F58.B208 R4.F58.B180 R4.F58.B166 R4.F58.B152 R4.F58.B138 R4.F58.B120 R4.F58.B106 R4.F58.B92 R4.F58.B78 R4.F58.B50 R4.F58.B36 R4.F58.B22 R4.F58.B8 R4.F58.B243 R4.F58.B229 R4.F58.B215 R4.F58.B201 R4.F58.B173 R4.F58.B159 R4.F58.B145 R4.F58.B131 R4.F58.B113 R4.F58.B99 R4.F58.B85 R4.F58.B71 R4.F58.B43 R4.F58.B29 R4.F58.B15 R4.F58.B1 R4.F57.B250 R4.F57.B236 R4.F57.B222 R4.F57.B208 R4.F57.B180 R4.F57.B166 R4.F57.B152 R4.F57.B138 R4.F57.B120 R4.F57.B106 R4.F57.B92 R4.F57.B78 R4.F57.B50 R4.F57.B36 R4.F57.B22 R4.F57.B8 R4.F57.B243 R4.F57.B229 R4.F57.B215 R4.F57.B201 R4.F57.B173 R4.F57.B159 R4.F57.B145 R4.F57.B131 R4.F57.B113 R4.F57.B99 R4.F57.B85 R4.F57.B71 R4.F57.B43 R4.F57.B29 R4.F57.B15 R4.F57.B1 R4.F56.B250 R4.F56.B236 R4.F56.B222 R4.F56.B208 R4.F56.B180 R4.F56.B166 R4.F56.B152 R4.F56.B138 R4.F56.B120 R4.F56.B106 R4.F56.B92 R4.F56.B78 R4.F56.B50 R4.F56.B36 R4.F56.B22 R4.F56.B8 R4.F56.B243 R4.F56.B229 R4.F56.B215 R4.F56.B201 R4.F56.B173 R4.F56.B159 R4.F56.B145 R4.F56.B131 R4.F56.B113 R4.F56.B99 R4.F56.B85 R4.F56.B71 R4.F56.B43 R4.F56.B29 R4.F56.B15 R4.F56.B1 R4.F59.B251 R4.F59.B237 R4.F59.B223 R4.F59.B209 R4.F59.B181 R4.F59.B167 R4.F59.B153 R4.F59.B139 R4.F59.B121 R4.F59.B107 R4.F59.B93 R4.F59.B79 R4.F59.B51 R4.F59.B37 R4.F59.B23 R4.F59.B9 R4.F59.B244 R4.F59.B230 R4.F59.B216 R4.F59.B202 R4.F59.B174 R4.F59.B160 R4.F59.B146 R4.F59.B132 R4.F59.B114 R4.F59.B100 R4.F59.B86 R4.F59.B72 R4.F59.B44 R4.F59.B30 R4.F59.B16 R4.F59.B2 R4.F58.B251 R4.F58.B237 R4.F58.B223 R4.F58.B209 R4.F58.B181 R4.F58.B167 R4.F58.B153 R4.F58.B139 R4.F58.B121 R4.F58.B107 R4.F58.B93 R4.F58.B79 R4.F58.B51 R4.F58.B37 R4.F58.B23 R4.F58.B9 R4.F58.B244 R4.F58.B230 R4.F58.B216 R4.F58.B202 R4.F58.B174 R4.F58.B160 R4.F58.B146 R4.F58.B132 R4.F58.B114 R4.F58.B100 R4.F58.B86 R4.F58.B72 R4.F58.B44 R4.F58.B30 R4.F58.B16 R4.F58.B2 R4.F57.B251 R4.F57.B237 R4.F57.B223 R4.F57.B209 R4.F57.B181 R4.F57.B167 R4.F57.B153 R4.F57.B139 R4.F57.B121 R4.F57.B107 R4.F57.B93 R4.F57.B79 R4.F57.B51 R4.F57.B37 R4.F57.B23 R4.F57.B9 R4.F57.B244 R4.F57.B230 R4.F57.B216 R4.F57.B202 R4.F57.B174 R4.F57.B160 R4.F57.B146 R4.F57.B132 R4.F57.B114 R4.F57.B100 R4.F57.B86 R4.F57.B72 R4.F57.B44 R4.F57.B30 R4.F57.B16 R4.F57.B2 R4.F56.B251 R4.F56.B237 R4.F56.B223 R4.F56.B209 R4.F56.B181 R4.F56.B167 R4.F56.B153 R4.F56.B139 R4.F56.B121 R4.F56.B107 R4.F56.B93 R4.F56.B79 R4.F56.B51 R4.F56.B37 R4.F56.B23 R4.F56.B9 R4.F56.B244 R4.F56.B230 R4.F56.B216 R4.F56.B202 R4.F56.B174 R4.F56.B160 R4.F56.B146 R4.F56.B132 R4.F56.B114 R4.F56.B100 R4.F56.B86 R4.F56.B72 R4.F56.B44 R4.F56.B30 R4.F56.B16 R4.F56.B2 R4.F59.B252 R4.F59.B238 R4.F59.B224 R4.F59.B210 R4.F59.B182 R4.F59.B168 R4.F59.B154 R4.F59.B140 R4.F59.B122 R4.F59.B108 R4.F59.B94 R4.F59.B80 R4.F59.B52 R4.F59.B38 R4.F59.B24 R4.F59.B10 R4.F59.B245 R4.F59.B231 R4.F59.B217 R4.F59.B203 R4.F59.B175 R4.F59.B161 R4.F59.B147 R4.F59.B133 R4.F59.B115 R4.F59.B101 R4.F59.B87 R4.F59.B73 R4.F59.B45 R4.F59.B31 R4.F59.B17 R4.F59.B3 R4.F58.B252 R4.F58.B238 R4.F58.B224 R4.F58.B210 R4.F58.B182 R4.F58.B168 R4.F58.B154 R4.F58.B140 R4.F58.B122 R4.F58.B108 R4.F58.B94 R4.F58.B80 R4.F58.B52 R4.F58.B38 R4.F58.B24 R4.F58.B10 R4.F58.B245 R4.F58.B231 R4.F58.B217 R4.F58.B203 R4.F58.B175 R4.F58.B161 R4.F58.B147 R4.F58.B133 R4.F58.B115 R4.F58.B101 R4.F58.B87 R4.F58.B73 R4.F58.B45 R4.F58.B31 R4.F58.B17 R4.F58.B3 R4.F57.B252 R4.F57.B238 R4.F57.B224 R4.F57.B210 R4.F57.B182 R4.F57.B168 R4.F57.B154 R4.F57.B140 R4.F57.B122 R4.F57.B108 R4.F57.B94 R4.F57.B80 R4.F57.B52 R4.F57.B38 R4.F57.B24 R4.F57.B10 R4.F57.B245 R4.F57.B231 R4.F57.B217 R4.F57.B203 R4.F57.B175 R4.F57.B161 R4.F57.B147 R4.F57.B133 R4.F57.B115 R4.F57.B101 R4.F57.B87 R4.F57.B73 R4.F57.B45 R4.F57.B31 R4.F57.B17 R4.F57.B3 R4.F56.B252 R4.F56.B238 R4.F56.B224 R4.F56.B210 R4.F56.B182 R4.F56.B168 R4.F56.B154 R4.F56.B140 R4.F56.B122 R4.F56.B108 R4.F56.B94 R4.F56.B80 R4.F56.B52 R4.F56.B38 R4.F56.B24 R4.F56.B10 R4.F56.B245 R4.F56.B231 R4.F56.B217 R4.F56.B203 R4.F56.B175 R4.F56.B161 R4.F56.B147 R4.F56.B133 R4.F56.B115 R4.F56.B101 R4.F56.B87 R4.F56.B73 R4.F56.B45 R4.F56.B31 R4.F56.B17 R4.F56.B3 R4.F59.B253 R4.F59.B239 R4.F59.B225 R4.F59.B211 R4.F59.B183 R4.F59.B169 R4.F59.B155 R4.F59.B141 R4.F59.B123 R4.F59.B109 R4.F59.B95 R4.F59.B81 R4.F59.B53 R4.F59.B39 R4.F59.B25 R4.F59.B11 R4.F59.B246 R4.F59.B232 R4.F59.B218 R4.F59.B204 R4.F59.B176 R4.F59.B162 R4.F59.B148 R4.F59.B134 R4.F59.B116 R4.F59.B102 R4.F59.B88 R4.F59.B74 R4.F59.B46 R4.F59.B32 R4.F59.B18 R4.F59.B4 R4.F58.B253 R4.F58.B239 R4.F58.B225 R4.F58.B211 R4.F58.B183 R4.F58.B169 R4.F58.B155 R4.F58.B141 R4.F58.B123 R4.F58.B109 R4.F58.B95 R4.F58.B81 R4.F58.B53 R4.F58.B39 R4.F58.B25 R4.F58.B11 R4.F58.B246 R4.F58.B232 R4.F58.B218 R4.F58.B204 R4.F58.B176 R4.F58.B162 R4.F58.B148 R4.F58.B134 R4.F58.B116 R4.F58.B102 R4.F58.B88 R4.F58.B74 R4.F58.B46 R4.F58.B32 R4.F58.B18 R4.F58.B4 R4.F57.B253 R4.F57.B239 R4.F57.B225 R4.F57.B211 R4.F57.B183 R4.F57.B169 R4.F57.B155 R4.F57.B141 R4.F57.B123 R4.F57.B109 R4.F57.B95 R4.F57.B81 R4.F57.B53 R4.F57.B39 R4.F57.B25 R4.F57.B11 R4.F57.B246 R4.F57.B232 R4.F57.B218 R4.F57.B204 R4.F57.B176 R4.F57.B162 R4.F57.B148 R4.F57.B134 R4.F57.B116 R4.F57.B102 R4.F57.B88 R4.F57.B74 R4.F57.B46 R4.F57.B32 R4.F57.B18 R4.F57.B4 R4.F56.B253 R4.F56.B239 R4.F56.B225 R4.F56.B211 R4.F56.B183 R4.F56.B169 R4.F56.B155 R4.F56.B141 R4.F56.B123 R4.F56.B109 R4.F56.B95 R4.F56.B81 R4.F56.B53 R4.F56.B39 R4.F56.B25 R4.F56.B11 R4.F56.B246 R4.F56.B232 R4.F56.B218 R4.F56.B204 R4.F56.B176 R4.F56.B162 R4.F56.B148 R4.F56.B134 R4.F56.B116 R4.F56.B102 R4.F56.B88 R4.F56.B74 R4.F56.B46 R4.F56.B32 R4.F56.B18 R4.F56.B4 R4.F59.B254 R4.F59.B240 R4.F59.B226 R4.F59.B212 R4.F59.B184 R4.F59.B170 R4.F59.B156 R4.F59.B142 R4.F59.B124 R4.F59.B110 R4.F59.B96 R4.F59.B82 R4.F59.B54 R4.F59.B40 R4.F59.B26 R4.F59.B12 R4.F59.B247 R4.F59.B233 R4.F59.B219 R4.F59.B205 R4.F59.B177 R4.F59.B163 R4.F59.B149 R4.F59.B135 R4.F59.B117 R4.F59.B103 R4.F59.B89 R4.F59.B75 R4.F59.B47 R4.F59.B33 R4.F59.B19 R4.F59.B5 R4.F58.B254 R4.F58.B240 R4.F58.B226 R4.F58.B212 R4.F58.B184 R4.F58.B170 R4.F58.B156 R4.F58.B142 R4.F58.B124 R4.F58.B110 R4.F58.B96 R4.F58.B82 R4.F58.B54 R4.F58.B40 R4.F58.B26 R4.F58.B12 R4.F58.B247 R4.F58.B233 R4.F58.B219 R4.F58.B205 R4.F58.B177 R4.F58.B163 R4.F58.B149 R4.F58.B135 R4.F58.B117 R4.F58.B103 R4.F58.B89 R4.F58.B75 R4.F58.B47 R4.F58.B33 R4.F58.B19 R4.F58.B5 R4.F57.B254 R4.F57.B240 R4.F57.B226 R4.F57.B212 R4.F57.B184 R4.F57.B170 R4.F57.B156 R4.F57.B142 R4.F57.B124 R4.F57.B110 R4.F57.B96 R4.F57.B82 R4.F57.B54 R4.F57.B40 R4.F57.B26 R4.F57.B12 R4.F57.B247 R4.F57.B233 R4.F57.B219 R4.F57.B205 R4.F57.B177 R4.F57.B163 R4.F57.B149 R4.F57.B135 R4.F57.B117 R4.F57.B103 R4.F57.B89 R4.F57.B75 R4.F57.B47 R4.F57.B33 R4.F57.B19 R4.F57.B5 R4.F56.B254 R4.F56.B240 R4.F56.B226 R4.F56.B212 R4.F56.B184 R4.F56.B170 R4.F56.B156 R4.F56.B142 R4.F56.B124 R4.F56.B110 R4.F56.B96 R4.F56.B82 R4.F56.B54 R4.F56.B40 R4.F56.B26 R4.F56.B12 R4.F56.B247 R4.F56.B233 R4.F56.B219 R4.F56.B205 R4.F56.B177 R4.F56.B163 R4.F56.B149 R4.F56.B135 R4.F56.B117 R4.F56.B103 R4.F56.B89 R4.F56.B75 R4.F56.B47 R4.F56.B33 R4.F56.B19 R4.F56.B5 R4.F59.B255 R4.F59.B241 R4.F59.B227 R4.F59.B213 R4.F59.B185 R4.F59.B171 R4.F59.B157 R4.F59.B143 R4.F59.B125 R4.F59.B111 R4.F59.B97 R4.F59.B83 R4.F59.B55 R4.F59.B41 R4.F59.B27 R4.F59.B13 R4.F59.B248 R4.F59.B234 R4.F59.B220 R4.F59.B206 R4.F59.B178 R4.F59.B164 R4.F59.B150 R4.F59.B136 R4.F59.B118 R4.F59.B104 R4.F59.B90 R4.F59.B76 R4.F59.B48 R4.F59.B34 R4.F59.B20 R4.F59.B6 R4.F58.B255 R4.F58.B241 R4.F58.B227 R4.F58.B213 R4.F58.B185 R4.F58.B171 R4.F58.B157 R4.F58.B143 R4.F58.B125 R4.F58.B111 R4.F58.B97 R4.F58.B83 R4.F58.B55 R4.F58.B41 R4.F58.B27 R4.F58.B13 R4.F58.B248 R4.F58.B234 R4.F58.B220 R4.F58.B206 R4.F58.B178 R4.F58.B164 R4.F58.B150 R4.F58.B136 R4.F58.B118 R4.F58.B104 R4.F58.B90 R4.F58.B76 R4.F58.B48 R4.F58.B34 R4.F58.B20 R4.F58.B6 R4.F57.B255 R4.F57.B241 R4.F57.B227 R4.F57.B213 R4.F57.B185 R4.F57.B171 R4.F57.B157 R4.F57.B143 R4.F57.B125 R4.F57.B111 R4.F57.B97 R4.F57.B83 R4.F57.B55 R4.F57.B41 R4.F57.B27 R4.F57.B13 R4.F57.B248 R4.F57.B234 R4.F57.B220 R4.F57.B206 R4.F57.B178 R4.F57.B164 R4.F57.B150 R4.F57.B136 R4.F57.B118 R4.F57.B104 R4.F57.B90 R4.F57.B76 R4.F57.B48 R4.F57.B34 R4.F57.B20 R4.F57.B6 R4.F56.B255 R4.F56.B241 R4.F56.B227 R4.F56.B213 R4.F56.B185 R4.F56.B171 R4.F56.B157 R4.F56.B143 R4.F56.B125 R4.F56.B111 R4.F56.B97 R4.F56.B83 R4.F56.B55 R4.F56.B41 R4.F56.B27 R4.F56.B13 R4.F56.B248 R4.F56.B234 R4.F56.B220 R4.F56.B206 R4.F56.B178 R4.F56.B164 R4.F56.B150 R4.F56.B136 R4.F56.B118 R4.F56.B104 R4.F56.B90 R4.F56.B76 R4.F56.B48 R4.F56.B34 R4.F56.B20 R4.F56.B6 R4.F55.B249 R4.F55.B235 R4.F55.B221 R4.F55.B207 R4.F55.B179 R4.F55.B165 R4.F55.B151 R4.F55.B137 R4.F55.B119 R4.F55.B105 R4.F55.B91 R4.F55.B77 R4.F55.B49 R4.F55.B35 R4.F55.B21 R4.F55.B7 R4.F55.B242 R4.F55.B228 R4.F55.B214 R4.F55.B200 R4.F55.B172 R4.F55.B158 R4.F55.B144 R4.F55.B130 R4.F55.B112 R4.F55.B98 R4.F55.B84 R4.F55.B70 R4.F55.B42 R4.F55.B28 R4.F55.B14 R4.F55.B0 R4.F54.B249 R4.F54.B235 R4.F54.B221 R4.F54.B207 R4.F54.B179 R4.F54.B165 R4.F54.B151 R4.F54.B137 R4.F54.B119 R4.F54.B105 R4.F54.B91 R4.F54.B77 R4.F54.B49 R4.F54.B35 R4.F54.B21 R4.F54.B7 R4.F54.B242 R4.F54.B228 R4.F54.B214 R4.F54.B200 R4.F54.B172 R4.F54.B158 R4.F54.B144 R4.F54.B130 R4.F54.B112 R4.F54.B98 R4.F54.B84 R4.F54.B70 R4.F54.B42 R4.F54.B28 R4.F54.B14 R4.F54.B0 R4.F53.B249 R4.F53.B235 R4.F53.B221 R4.F53.B207 R4.F53.B179 R4.F53.B165 R4.F53.B151 R4.F53.B137 R4.F53.B119 R4.F53.B105 R4.F53.B91 R4.F53.B77 R4.F53.B49 R4.F53.B35 R4.F53.B21 R4.F53.B7 R4.F53.B242 R4.F53.B228 R4.F53.B214 R4.F53.B200 R4.F53.B172 R4.F53.B158 R4.F53.B144 R4.F53.B130 R4.F53.B112 R4.F53.B98 R4.F53.B84 R4.F53.B70 R4.F53.B42 R4.F53.B28 R4.F53.B14 R4.F53.B0 R4.F52.B249 R4.F52.B235 R4.F52.B221 R4.F52.B207 R4.F52.B179 R4.F52.B165 R4.F52.B151 R4.F52.B137 R4.F52.B119 R4.F52.B105 R4.F52.B91 R4.F52.B77 R4.F52.B49 R4.F52.B35 R4.F52.B21 R4.F52.B7 R4.F52.B242 R4.F52.B228 R4.F52.B214 R4.F52.B200 R4.F52.B172 R4.F52.B158 R4.F52.B144 R4.F52.B130 R4.F52.B112 R4.F52.B98 R4.F52.B84 R4.F52.B70 R4.F52.B42 R4.F52.B28 R4.F52.B14 R4.F52.B0 R4.F55.B250 R4.F55.B236 R4.F55.B222 R4.F55.B208 R4.F55.B180 R4.F55.B166 R4.F55.B152 R4.F55.B138 R4.F55.B120 R4.F55.B106 R4.F55.B92 R4.F55.B78 R4.F55.B50 R4.F55.B36 R4.F55.B22 R4.F55.B8 R4.F55.B243 R4.F55.B229 R4.F55.B215 R4.F55.B201 R4.F55.B173 R4.F55.B159 R4.F55.B145 R4.F55.B131 R4.F55.B113 R4.F55.B99 R4.F55.B85 R4.F55.B71 R4.F55.B43 R4.F55.B29 R4.F55.B15 R4.F55.B1 R4.F54.B250 R4.F54.B236 R4.F54.B222 R4.F54.B208 R4.F54.B180 R4.F54.B166 R4.F54.B152 R4.F54.B138 R4.F54.B120 R4.F54.B106 R4.F54.B92 R4.F54.B78 R4.F54.B50 R4.F54.B36 R4.F54.B22 R4.F54.B8 R4.F54.B243 R4.F54.B229 R4.F54.B215 R4.F54.B201 R4.F54.B173 R4.F54.B159 R4.F54.B145 R4.F54.B131 R4.F54.B113 R4.F54.B99 R4.F54.B85 R4.F54.B71 R4.F54.B43 R4.F54.B29 R4.F54.B15 R4.F54.B1 R4.F53.B250 R4.F53.B236 R4.F53.B222 R4.F53.B208 R4.F53.B180 R4.F53.B166 R4.F53.B152 R4.F53.B138 R4.F53.B120 R4.F53.B106 R4.F53.B92 R4.F53.B78 R4.F53.B50 R4.F53.B36 R4.F53.B22 R4.F53.B8 R4.F53.B243 R4.F53.B229 R4.F53.B215 R4.F53.B201 R4.F53.B173 R4.F53.B159 R4.F53.B145 R4.F53.B131 R4.F53.B113 R4.F53.B99 R4.F53.B85 R4.F53.B71 R4.F53.B43 R4.F53.B29 R4.F53.B15 R4.F53.B1 R4.F52.B250 R4.F52.B236 R4.F52.B222 R4.F52.B208 R4.F52.B180 R4.F52.B166 R4.F52.B152 R4.F52.B138 R4.F52.B120 R4.F52.B106 R4.F52.B92 R4.F52.B78 R4.F52.B50 R4.F52.B36 R4.F52.B22 R4.F52.B8 R4.F52.B243 R4.F52.B229 R4.F52.B215 R4.F52.B201 R4.F52.B173 R4.F52.B159 R4.F52.B145 R4.F52.B131 R4.F52.B113 R4.F52.B99 R4.F52.B85 R4.F52.B71 R4.F52.B43 R4.F52.B29 R4.F52.B15 R4.F52.B1 R4.F55.B251 R4.F55.B237 R4.F55.B223 R4.F55.B209 R4.F55.B181 R4.F55.B167 R4.F55.B153 R4.F55.B139 R4.F55.B121 R4.F55.B107 R4.F55.B93 R4.F55.B79 R4.F55.B51 R4.F55.B37 R4.F55.B23 R4.F55.B9 R4.F55.B244 R4.F55.B230 R4.F55.B216 R4.F55.B202 R4.F55.B174 R4.F55.B160 R4.F55.B146 R4.F55.B132 R4.F55.B114 R4.F55.B100 R4.F55.B86 R4.F55.B72 R4.F55.B44 R4.F55.B30 R4.F55.B16 R4.F55.B2 R4.F54.B251 R4.F54.B237 R4.F54.B223 R4.F54.B209 R4.F54.B181 R4.F54.B167 R4.F54.B153 R4.F54.B139 R4.F54.B121 R4.F54.B107 R4.F54.B93 R4.F54.B79 R4.F54.B51 R4.F54.B37 R4.F54.B23 R4.F54.B9 R4.F54.B244 R4.F54.B230 R4.F54.B216 R4.F54.B202 R4.F54.B174 R4.F54.B160 R4.F54.B146 R4.F54.B132 R4.F54.B114 R4.F54.B100 R4.F54.B86 R4.F54.B72 R4.F54.B44 R4.F54.B30 R4.F54.B16 R4.F54.B2 R4.F53.B251 R4.F53.B237 R4.F53.B223 R4.F53.B209 R4.F53.B181 R4.F53.B167 R4.F53.B153 R4.F53.B139 R4.F53.B121 R4.F53.B107 R4.F53.B93 R4.F53.B79 R4.F53.B51 R4.F53.B37 R4.F53.B23 R4.F53.B9 R4.F53.B244 R4.F53.B230 R4.F53.B216 R4.F53.B202 R4.F53.B174 R4.F53.B160 R4.F53.B146 R4.F53.B132 R4.F53.B114 R4.F53.B100 R4.F53.B86 R4.F53.B72 R4.F53.B44 R4.F53.B30 R4.F53.B16 R4.F53.B2 R4.F52.B251 R4.F52.B237 R4.F52.B223 R4.F52.B209 R4.F52.B181 R4.F52.B167 R4.F52.B153 R4.F52.B139 R4.F52.B121 R4.F52.B107 R4.F52.B93 R4.F52.B79 R4.F52.B51 R4.F52.B37 R4.F52.B23 R4.F52.B9 R4.F52.B244 R4.F52.B230 R4.F52.B216 R4.F52.B202 R4.F52.B174 R4.F52.B160 R4.F52.B146 R4.F52.B132 R4.F52.B114 R4.F52.B100 R4.F52.B86 R4.F52.B72 R4.F52.B44 R4.F52.B30 R4.F52.B16 R4.F52.B2 R4.F55.B252 R4.F55.B238 R4.F55.B224 R4.F55.B210 R4.F55.B182 R4.F55.B168 R4.F55.B154 R4.F55.B140 R4.F55.B122 R4.F55.B108 R4.F55.B94 R4.F55.B80 R4.F55.B52 R4.F55.B38 R4.F55.B24 R4.F55.B10 R4.F55.B245 R4.F55.B231 R4.F55.B217 R4.F55.B203 R4.F55.B175 R4.F55.B161 R4.F55.B147 R4.F55.B133 R4.F55.B115 R4.F55.B101 R4.F55.B87 R4.F55.B73 R4.F55.B45 R4.F55.B31 R4.F55.B17 R4.F55.B3 R4.F54.B252 R4.F54.B238 R4.F54.B224 R4.F54.B210 R4.F54.B182 R4.F54.B168 R4.F54.B154 R4.F54.B140 R4.F54.B122 R4.F54.B108 R4.F54.B94 R4.F54.B80 R4.F54.B52 R4.F54.B38 R4.F54.B24 R4.F54.B10 R4.F54.B245 R4.F54.B231 R4.F54.B217 R4.F54.B203 R4.F54.B175 R4.F54.B161 R4.F54.B147 R4.F54.B133 R4.F54.B115 R4.F54.B101 R4.F54.B87 R4.F54.B73 R4.F54.B45 R4.F54.B31 R4.F54.B17 R4.F54.B3 R4.F53.B252 R4.F53.B238 R4.F53.B224 R4.F53.B210 R4.F53.B182 R4.F53.B168 R4.F53.B154 R4.F53.B140 R4.F53.B122 R4.F53.B108 R4.F53.B94 R4.F53.B80 R4.F53.B52 R4.F53.B38 R4.F53.B24 R4.F53.B10 R4.F53.B245 R4.F53.B231 R4.F53.B217 R4.F53.B203 R4.F53.B175 R4.F53.B161 R4.F53.B147 R4.F53.B133 R4.F53.B115 R4.F53.B101 R4.F53.B87 R4.F53.B73 R4.F53.B45 R4.F53.B31 R4.F53.B17 R4.F53.B3 R4.F52.B252 R4.F52.B238 R4.F52.B224 R4.F52.B210 R4.F52.B182 R4.F52.B168 R4.F52.B154 R4.F52.B140 R4.F52.B122 R4.F52.B108 R4.F52.B94 R4.F52.B80 R4.F52.B52 R4.F52.B38 R4.F52.B24 R4.F52.B10 R4.F52.B245 R4.F52.B231 R4.F52.B217 R4.F52.B203 R4.F52.B175 R4.F52.B161 R4.F52.B147 R4.F52.B133 R4.F52.B115 R4.F52.B101 R4.F52.B87 R4.F52.B73 R4.F52.B45 R4.F52.B31 R4.F52.B17 R4.F52.B3 R4.F55.B253 R4.F55.B239 R4.F55.B225 R4.F55.B211 R4.F55.B183 R4.F55.B169 R4.F55.B155 R4.F55.B141 R4.F55.B123 R4.F55.B109 R4.F55.B95 R4.F55.B81 R4.F55.B53 R4.F55.B39 R4.F55.B25 R4.F55.B11 R4.F55.B246 R4.F55.B232 R4.F55.B218 R4.F55.B204 R4.F55.B176 R4.F55.B162 R4.F55.B148 R4.F55.B134 R4.F55.B116 R4.F55.B102 R4.F55.B88 R4.F55.B74 R4.F55.B46 R4.F55.B32 R4.F55.B18 R4.F55.B4 R4.F54.B253 R4.F54.B239 R4.F54.B225 R4.F54.B211 R4.F54.B183 R4.F54.B169 R4.F54.B155 R4.F54.B141 R4.F54.B123 R4.F54.B109 R4.F54.B95 R4.F54.B81 R4.F54.B53 R4.F54.B39 R4.F54.B25 R4.F54.B11 R4.F54.B246 R4.F54.B232 R4.F54.B218 R4.F54.B204 R4.F54.B176 R4.F54.B162 R4.F54.B148 R4.F54.B134 R4.F54.B116 R4.F54.B102 R4.F54.B88 R4.F54.B74 R4.F54.B46 R4.F54.B32 R4.F54.B18 R4.F54.B4 R4.F53.B253 R4.F53.B239 R4.F53.B225 R4.F53.B211 R4.F53.B183 R4.F53.B169 R4.F53.B155 R4.F53.B141 R4.F53.B123 R4.F53.B109 R4.F53.B95 R4.F53.B81 R4.F53.B53 R4.F53.B39 R4.F53.B25 R4.F53.B11 R4.F53.B246 R4.F53.B232 R4.F53.B218 R4.F53.B204 R4.F53.B176 R4.F53.B162 R4.F53.B148 R4.F53.B134 R4.F53.B116 R4.F53.B102 R4.F53.B88 R4.F53.B74 R4.F53.B46 R4.F53.B32 R4.F53.B18 R4.F53.B4 R4.F52.B253 R4.F52.B239 R4.F52.B225 R4.F52.B211 R4.F52.B183 R4.F52.B169 R4.F52.B155 R4.F52.B141 R4.F52.B123 R4.F52.B109 R4.F52.B95 R4.F52.B81 R4.F52.B53 R4.F52.B39 R4.F52.B25 R4.F52.B11 R4.F52.B246 R4.F52.B232 R4.F52.B218 R4.F52.B204 R4.F52.B176 R4.F52.B162 R4.F52.B148 R4.F52.B134 R4.F52.B116 R4.F52.B102 R4.F52.B88 R4.F52.B74 R4.F52.B46 R4.F52.B32 R4.F52.B18 R4.F52.B4 R4.F55.B254 R4.F55.B240 R4.F55.B226 R4.F55.B212 R4.F55.B184 R4.F55.B170 R4.F55.B156 R4.F55.B142 R4.F55.B124 R4.F55.B110 R4.F55.B96 R4.F55.B82 R4.F55.B54 R4.F55.B40 R4.F55.B26 R4.F55.B12 R4.F55.B247 R4.F55.B233 R4.F55.B219 R4.F55.B205 R4.F55.B177 R4.F55.B163 R4.F55.B149 R4.F55.B135 R4.F55.B117 R4.F55.B103 R4.F55.B89 R4.F55.B75 R4.F55.B47 R4.F55.B33 R4.F55.B19 R4.F55.B5 R4.F54.B254 R4.F54.B240 R4.F54.B226 R4.F54.B212 R4.F54.B184 R4.F54.B170 R4.F54.B156 R4.F54.B142 R4.F54.B124 R4.F54.B110 R4.F54.B96 R4.F54.B82 R4.F54.B54 R4.F54.B40 R4.F54.B26 R4.F54.B12 R4.F54.B247 R4.F54.B233 R4.F54.B219 R4.F54.B205 R4.F54.B177 R4.F54.B163 R4.F54.B149 R4.F54.B135 R4.F54.B117 R4.F54.B103 R4.F54.B89 R4.F54.B75 R4.F54.B47 R4.F54.B33 R4.F54.B19 R4.F54.B5 R4.F53.B254 R4.F53.B240 R4.F53.B226 R4.F53.B212 R4.F53.B184 R4.F53.B170 R4.F53.B156 R4.F53.B142 R4.F53.B124 R4.F53.B110 R4.F53.B96 R4.F53.B82 R4.F53.B54 R4.F53.B40 R4.F53.B26 R4.F53.B12 R4.F53.B247 R4.F53.B233 R4.F53.B219 R4.F53.B205 R4.F53.B177 R4.F53.B163 R4.F53.B149 R4.F53.B135 R4.F53.B117 R4.F53.B103 R4.F53.B89 R4.F53.B75 R4.F53.B47 R4.F53.B33 R4.F53.B19 R4.F53.B5 R4.F52.B254 R4.F52.B240 R4.F52.B226 R4.F52.B212 R4.F52.B184 R4.F52.B170 R4.F52.B156 R4.F52.B142 R4.F52.B124 R4.F52.B110 R4.F52.B96 R4.F52.B82 R4.F52.B54 R4.F52.B40 R4.F52.B26 R4.F52.B12 R4.F52.B247 R4.F52.B233 R4.F52.B219 R4.F52.B205 R4.F52.B177 R4.F52.B163 R4.F52.B149 R4.F52.B135 R4.F52.B117 R4.F52.B103 R4.F52.B89 R4.F52.B75 R4.F52.B47 R4.F52.B33 R4.F52.B19 R4.F52.B5 R4.F55.B255 R4.F55.B241 R4.F55.B227 R4.F55.B213 R4.F55.B185 R4.F55.B171 R4.F55.B157 R4.F55.B143 R4.F55.B125 R4.F55.B111 R4.F55.B97 R4.F55.B83 R4.F55.B55 R4.F55.B41 R4.F55.B27 R4.F55.B13 R4.F55.B248 R4.F55.B234 R4.F55.B220 R4.F55.B206 R4.F55.B178 R4.F55.B164 R4.F55.B150 R4.F55.B136 R4.F55.B118 R4.F55.B104 R4.F55.B90 R4.F55.B76 R4.F55.B48 R4.F55.B34 R4.F55.B20 R4.F55.B6 R4.F54.B255 R4.F54.B241 R4.F54.B227 R4.F54.B213 R4.F54.B185 R4.F54.B171 R4.F54.B157 R4.F54.B143 R4.F54.B125 R4.F54.B111 R4.F54.B97 R4.F54.B83 R4.F54.B55 R4.F54.B41 R4.F54.B27 R4.F54.B13 R4.F54.B248 R4.F54.B234 R4.F54.B220 R4.F54.B206 R4.F54.B178 R4.F54.B164 R4.F54.B150 R4.F54.B136 R4.F54.B118 R4.F54.B104 R4.F54.B90 R4.F54.B76 R4.F54.B48 R4.F54.B34 R4.F54.B20 R4.F54.B6 R4.F53.B255 R4.F53.B241 R4.F53.B227 R4.F53.B213 R4.F53.B185 R4.F53.B171 R4.F53.B157 R4.F53.B143 R4.F53.B125 R4.F53.B111 R4.F53.B97 R4.F53.B83 R4.F53.B55 R4.F53.B41 R4.F53.B27 R4.F53.B13 R4.F53.B248 R4.F53.B234 R4.F53.B220 R4.F53.B206 R4.F53.B178 R4.F53.B164 R4.F53.B150 R4.F53.B136 R4.F53.B118 R4.F53.B104 R4.F53.B90 R4.F53.B76 R4.F53.B48 R4.F53.B34 R4.F53.B20 R4.F53.B6 R4.F52.B255 R4.F52.B241 R4.F52.B227 R4.F52.B213 R4.F52.B185 R4.F52.B171 R4.F52.B157 R4.F52.B143 R4.F52.B125 R4.F52.B111 R4.F52.B97 R4.F52.B83 R4.F52.B55 R4.F52.B41 R4.F52.B27 R4.F52.B13 R4.F52.B248 R4.F52.B234 R4.F52.B220 R4.F52.B206 R4.F52.B178 R4.F52.B164 R4.F52.B150 R4.F52.B136 R4.F52.B118 R4.F52.B104 R4.F52.B90 R4.F52.B76 R4.F52.B48 R4.F52.B34 R4.F52.B20 R4.F52.B6 R4.F51.B249 R4.F51.B235 R4.F51.B221 R4.F51.B207 R4.F51.B179 R4.F51.B165 R4.F51.B151 R4.F51.B137 R4.F51.B119 R4.F51.B105 R4.F51.B91 R4.F51.B77 R4.F51.B49 R4.F51.B35 R4.F51.B21 R4.F51.B7 R4.F51.B242 R4.F51.B228 R4.F51.B214 R4.F51.B200 R4.F51.B172 R4.F51.B158 R4.F51.B144 R4.F51.B130 R4.F51.B112 R4.F51.B98 R4.F51.B84 R4.F51.B70 R4.F51.B42 R4.F51.B28 R4.F51.B14 R4.F51.B0 R4.F50.B249 R4.F50.B235 R4.F50.B221 R4.F50.B207 R4.F50.B179 R4.F50.B165 R4.F50.B151 R4.F50.B137 R4.F50.B119 R4.F50.B105 R4.F50.B91 R4.F50.B77 R4.F50.B49 R4.F50.B35 R4.F50.B21 R4.F50.B7 R4.F50.B242 R4.F50.B228 R4.F50.B214 R4.F50.B200 R4.F50.B172 R4.F50.B158 R4.F50.B144 R4.F50.B130 R4.F50.B112 R4.F50.B98 R4.F50.B84 R4.F50.B70 R4.F50.B42 R4.F50.B28 R4.F50.B14 R4.F50.B0 R4.F49.B249 R4.F49.B235 R4.F49.B221 R4.F49.B207 R4.F49.B179 R4.F49.B165 R4.F49.B151 R4.F49.B137 R4.F49.B119 R4.F49.B105 R4.F49.B91 R4.F49.B77 R4.F49.B49 R4.F49.B35 R4.F49.B21 R4.F49.B7 R4.F49.B242 R4.F49.B228 R4.F49.B214 R4.F49.B200 R4.F49.B172 R4.F49.B158 R4.F49.B144 R4.F49.B130 R4.F49.B112 R4.F49.B98 R4.F49.B84 R4.F49.B70 R4.F49.B42 R4.F49.B28 R4.F49.B14 R4.F49.B0 R4.F48.B249 R4.F48.B235 R4.F48.B221 R4.F48.B207 R4.F48.B179 R4.F48.B165 R4.F48.B151 R4.F48.B137 R4.F48.B119 R4.F48.B105 R4.F48.B91 R4.F48.B77 R4.F48.B49 R4.F48.B35 R4.F48.B21 R4.F48.B7 R4.F48.B242 R4.F48.B228 R4.F48.B214 R4.F48.B200 R4.F48.B172 R4.F48.B158 R4.F48.B144 R4.F48.B130 R4.F48.B112 R4.F48.B98 R4.F48.B84 R4.F48.B70 R4.F48.B42 R4.F48.B28 R4.F48.B14 R4.F48.B0 R4.F51.B250 R4.F51.B236 R4.F51.B222 R4.F51.B208 R4.F51.B180 R4.F51.B166 R4.F51.B152 R4.F51.B138 R4.F51.B120 R4.F51.B106 R4.F51.B92 R4.F51.B78 R4.F51.B50 R4.F51.B36 R4.F51.B22 R4.F51.B8 R4.F51.B243 R4.F51.B229 R4.F51.B215 R4.F51.B201 R4.F51.B173 R4.F51.B159 R4.F51.B145 R4.F51.B131 R4.F51.B113 R4.F51.B99 R4.F51.B85 R4.F51.B71 R4.F51.B43 R4.F51.B29 R4.F51.B15 R4.F51.B1 R4.F50.B250 R4.F50.B236 R4.F50.B222 R4.F50.B208 R4.F50.B180 R4.F50.B166 R4.F50.B152 R4.F50.B138 R4.F50.B120 R4.F50.B106 R4.F50.B92 R4.F50.B78 R4.F50.B50 R4.F50.B36 R4.F50.B22 R4.F50.B8 R4.F50.B243 R4.F50.B229 R4.F50.B215 R4.F50.B201 R4.F50.B173 R4.F50.B159 R4.F50.B145 R4.F50.B131 R4.F50.B113 R4.F50.B99 R4.F50.B85 R4.F50.B71 R4.F50.B43 R4.F50.B29 R4.F50.B15 R4.F50.B1 R4.F49.B250 R4.F49.B236 R4.F49.B222 R4.F49.B208 R4.F49.B180 R4.F49.B166 R4.F49.B152 R4.F49.B138 R4.F49.B120 R4.F49.B106 R4.F49.B92 R4.F49.B78 R4.F49.B50 R4.F49.B36 R4.F49.B22 R4.F49.B8 R4.F49.B243 R4.F49.B229 R4.F49.B215 R4.F49.B201 R4.F49.B173 R4.F49.B159 R4.F49.B145 R4.F49.B131 R4.F49.B113 R4.F49.B99 R4.F49.B85 R4.F49.B71 R4.F49.B43 R4.F49.B29 R4.F49.B15 R4.F49.B1 R4.F48.B250 R4.F48.B236 R4.F48.B222 R4.F48.B208 R4.F48.B180 R4.F48.B166 R4.F48.B152 R4.F48.B138 R4.F48.B120 R4.F48.B106 R4.F48.B92 R4.F48.B78 R4.F48.B50 R4.F48.B36 R4.F48.B22 R4.F48.B8 R4.F48.B243 R4.F48.B229 R4.F48.B215 R4.F48.B201 R4.F48.B173 R4.F48.B159 R4.F48.B145 R4.F48.B131 R4.F48.B113 R4.F48.B99 R4.F48.B85 R4.F48.B71 R4.F48.B43 R4.F48.B29 R4.F48.B15 R4.F48.B1 R4.F51.B251 R4.F51.B237 R4.F51.B223 R4.F51.B209 R4.F51.B181 R4.F51.B167 R4.F51.B153 R4.F51.B139 R4.F51.B121 R4.F51.B107 R4.F51.B93 R4.F51.B79 R4.F51.B51 R4.F51.B37 R4.F51.B23 R4.F51.B9 R4.F51.B244 R4.F51.B230 R4.F51.B216 R4.F51.B202 R4.F51.B174 R4.F51.B160 R4.F51.B146 R4.F51.B132 R4.F51.B114 R4.F51.B100 R4.F51.B86 R4.F51.B72 R4.F51.B44 R4.F51.B30 R4.F51.B16 R4.F51.B2 R4.F50.B251 R4.F50.B237 R4.F50.B223 R4.F50.B209 R4.F50.B181 R4.F50.B167 R4.F50.B153 R4.F50.B139 R4.F50.B121 R4.F50.B107 R4.F50.B93 R4.F50.B79 R4.F50.B51 R4.F50.B37 R4.F50.B23 R4.F50.B9 R4.F50.B244 R4.F50.B230 R4.F50.B216 R4.F50.B202 R4.F50.B174 R4.F50.B160 R4.F50.B146 R4.F50.B132 R4.F50.B114 R4.F50.B100 R4.F50.B86 R4.F50.B72 R4.F50.B44 R4.F50.B30 R4.F50.B16 R4.F50.B2 R4.F49.B251 R4.F49.B237 R4.F49.B223 R4.F49.B209 R4.F49.B181 R4.F49.B167 R4.F49.B153 R4.F49.B139 R4.F49.B121 R4.F49.B107 R4.F49.B93 R4.F49.B79 R4.F49.B51 R4.F49.B37 R4.F49.B23 R4.F49.B9 R4.F49.B244 R4.F49.B230 R4.F49.B216 R4.F49.B202 R4.F49.B174 R4.F49.B160 R4.F49.B146 R4.F49.B132 R4.F49.B114 R4.F49.B100 R4.F49.B86 R4.F49.B72 R4.F49.B44 R4.F49.B30 R4.F49.B16 R4.F49.B2 R4.F48.B251 R4.F48.B237 R4.F48.B223 R4.F48.B209 R4.F48.B181 R4.F48.B167 R4.F48.B153 R4.F48.B139 R4.F48.B121 R4.F48.B107 R4.F48.B93 R4.F48.B79 R4.F48.B51 R4.F48.B37 R4.F48.B23 R4.F48.B9 R4.F48.B244 R4.F48.B230 R4.F48.B216 R4.F48.B202 R4.F48.B174 R4.F48.B160 R4.F48.B146 R4.F48.B132 R4.F48.B114 R4.F48.B100 R4.F48.B86 R4.F48.B72 R4.F48.B44 R4.F48.B30 R4.F48.B16 R4.F48.B2 R4.F51.B252 R4.F51.B238 R4.F51.B224 R4.F51.B210 R4.F51.B182 R4.F51.B168 R4.F51.B154 R4.F51.B140 R4.F51.B122 R4.F51.B108 R4.F51.B94 R4.F51.B80 R4.F51.B52 R4.F51.B38 R4.F51.B24 R4.F51.B10 R4.F51.B245 R4.F51.B231 R4.F51.B217 R4.F51.B203 R4.F51.B175 R4.F51.B161 R4.F51.B147 R4.F51.B133 R4.F51.B115 R4.F51.B101 R4.F51.B87 R4.F51.B73 R4.F51.B45 R4.F51.B31 R4.F51.B17 R4.F51.B3 R4.F50.B252 R4.F50.B238 R4.F50.B224 R4.F50.B210 R4.F50.B182 R4.F50.B168 R4.F50.B154 R4.F50.B140 R4.F50.B122 R4.F50.B108 R4.F50.B94 R4.F50.B80 R4.F50.B52 R4.F50.B38 R4.F50.B24 R4.F50.B10 R4.F50.B245 R4.F50.B231 R4.F50.B217 R4.F50.B203 R4.F50.B175 R4.F50.B161 R4.F50.B147 R4.F50.B133 R4.F50.B115 R4.F50.B101 R4.F50.B87 R4.F50.B73 R4.F50.B45 R4.F50.B31 R4.F50.B17 R4.F50.B3 R4.F49.B252 R4.F49.B238 R4.F49.B224 R4.F49.B210 R4.F49.B182 R4.F49.B168 R4.F49.B154 R4.F49.B140 R4.F49.B122 R4.F49.B108 R4.F49.B94 R4.F49.B80 R4.F49.B52 R4.F49.B38 R4.F49.B24 R4.F49.B10 R4.F49.B245 R4.F49.B231 R4.F49.B217 R4.F49.B203 R4.F49.B175 R4.F49.B161 R4.F49.B147 R4.F49.B133 R4.F49.B115 R4.F49.B101 R4.F49.B87 R4.F49.B73 R4.F49.B45 R4.F49.B31 R4.F49.B17 R4.F49.B3 R4.F48.B252 R4.F48.B238 R4.F48.B224 R4.F48.B210 R4.F48.B182 R4.F48.B168 R4.F48.B154 R4.F48.B140 R4.F48.B122 R4.F48.B108 R4.F48.B94 R4.F48.B80 R4.F48.B52 R4.F48.B38 R4.F48.B24 R4.F48.B10 R4.F48.B245 R4.F48.B231 R4.F48.B217 R4.F48.B203 R4.F48.B175 R4.F48.B161 R4.F48.B147 R4.F48.B133 R4.F48.B115 R4.F48.B101 R4.F48.B87 R4.F48.B73 R4.F48.B45 R4.F48.B31 R4.F48.B17 R4.F48.B3 R4.F51.B253 R4.F51.B239 R4.F51.B225 R4.F51.B211 R4.F51.B183 R4.F51.B169 R4.F51.B155 R4.F51.B141 R4.F51.B123 R4.F51.B109 R4.F51.B95 R4.F51.B81 R4.F51.B53 R4.F51.B39 R4.F51.B25 R4.F51.B11 R4.F51.B246 R4.F51.B232 R4.F51.B218 R4.F51.B204 R4.F51.B176 R4.F51.B162 R4.F51.B148 R4.F51.B134 R4.F51.B116 R4.F51.B102 R4.F51.B88 R4.F51.B74 R4.F51.B46 R4.F51.B32 R4.F51.B18 R4.F51.B4 R4.F50.B253 R4.F50.B239 R4.F50.B225 R4.F50.B211 R4.F50.B183 R4.F50.B169 R4.F50.B155 R4.F50.B141 R4.F50.B123 R4.F50.B109 R4.F50.B95 R4.F50.B81 R4.F50.B53 R4.F50.B39 R4.F50.B25 R4.F50.B11 R4.F50.B246 R4.F50.B232 R4.F50.B218 R4.F50.B204 R4.F50.B176 R4.F50.B162 R4.F50.B148 R4.F50.B134 R4.F50.B116 R4.F50.B102 R4.F50.B88 R4.F50.B74 R4.F50.B46 R4.F50.B32 R4.F50.B18 R4.F50.B4 R4.F49.B253 R4.F49.B239 R4.F49.B225 R4.F49.B211 R4.F49.B183 R4.F49.B169 R4.F49.B155 R4.F49.B141 R4.F49.B123 R4.F49.B109 R4.F49.B95 R4.F49.B81 R4.F49.B53 R4.F49.B39 R4.F49.B25 R4.F49.B11 R4.F49.B246 R4.F49.B232 R4.F49.B218 R4.F49.B204 R4.F49.B176 R4.F49.B162 R4.F49.B148 R4.F49.B134 R4.F49.B116 R4.F49.B102 R4.F49.B88 R4.F49.B74 R4.F49.B46 R4.F49.B32 R4.F49.B18 R4.F49.B4 R4.F48.B253 R4.F48.B239 R4.F48.B225 R4.F48.B211 R4.F48.B183 R4.F48.B169 R4.F48.B155 R4.F48.B141 R4.F48.B123 R4.F48.B109 R4.F48.B95 R4.F48.B81 R4.F48.B53 R4.F48.B39 R4.F48.B25 R4.F48.B11 R4.F48.B246 R4.F48.B232 R4.F48.B218 R4.F48.B204 R4.F48.B176 R4.F48.B162 R4.F48.B148 R4.F48.B134 R4.F48.B116 R4.F48.B102 R4.F48.B88 R4.F48.B74 R4.F48.B46 R4.F48.B32 R4.F48.B18 R4.F48.B4 R4.F51.B254 R4.F51.B240 R4.F51.B226 R4.F51.B212 R4.F51.B184 R4.F51.B170 R4.F51.B156 R4.F51.B142 R4.F51.B124 R4.F51.B110 R4.F51.B96 R4.F51.B82 R4.F51.B54 R4.F51.B40 R4.F51.B26 R4.F51.B12 R4.F51.B247 R4.F51.B233 R4.F51.B219 R4.F51.B205 R4.F51.B177 R4.F51.B163 R4.F51.B149 R4.F51.B135 R4.F51.B117 R4.F51.B103 R4.F51.B89 R4.F51.B75 R4.F51.B47 R4.F51.B33 R4.F51.B19 R4.F51.B5 R4.F50.B254 R4.F50.B240 R4.F50.B226 R4.F50.B212 R4.F50.B184 R4.F50.B170 R4.F50.B156 R4.F50.B142 R4.F50.B124 R4.F50.B110 R4.F50.B96 R4.F50.B82 R4.F50.B54 R4.F50.B40 R4.F50.B26 R4.F50.B12 R4.F50.B247 R4.F50.B233 R4.F50.B219 R4.F50.B205 R4.F50.B177 R4.F50.B163 R4.F50.B149 R4.F50.B135 R4.F50.B117 R4.F50.B103 R4.F50.B89 R4.F50.B75 R4.F50.B47 R4.F50.B33 R4.F50.B19 R4.F50.B5 R4.F49.B254 R4.F49.B240 R4.F49.B226 R4.F49.B212 R4.F49.B184 R4.F49.B170 R4.F49.B156 R4.F49.B142 R4.F49.B124 R4.F49.B110 R4.F49.B96 R4.F49.B82 R4.F49.B54 R4.F49.B40 R4.F49.B26 R4.F49.B12 R4.F49.B247 R4.F49.B233 R4.F49.B219 R4.F49.B205 R4.F49.B177 R4.F49.B163 R4.F49.B149 R4.F49.B135 R4.F49.B117 R4.F49.B103 R4.F49.B89 R4.F49.B75 R4.F49.B47 R4.F49.B33 R4.F49.B19 R4.F49.B5 R4.F48.B254 R4.F48.B240 R4.F48.B226 R4.F48.B212 R4.F48.B184 R4.F48.B170 R4.F48.B156 R4.F48.B142 R4.F48.B124 R4.F48.B110 R4.F48.B96 R4.F48.B82 R4.F48.B54 R4.F48.B40 R4.F48.B26 R4.F48.B12 R4.F48.B247 R4.F48.B233 R4.F48.B219 R4.F48.B205 R4.F48.B177 R4.F48.B163 R4.F48.B149 R4.F48.B135 R4.F48.B117 R4.F48.B103 R4.F48.B89 R4.F48.B75 R4.F48.B47 R4.F48.B33 R4.F48.B19 R4.F48.B5 R4.F51.B255 R4.F51.B241 R4.F51.B227 R4.F51.B213 R4.F51.B185 R4.F51.B171 R4.F51.B157 R4.F51.B143 R4.F51.B125 R4.F51.B111 R4.F51.B97 R4.F51.B83 R4.F51.B55 R4.F51.B41 R4.F51.B27 R4.F51.B13 R4.F51.B248 R4.F51.B234 R4.F51.B220 R4.F51.B206 R4.F51.B178 R4.F51.B164 R4.F51.B150 R4.F51.B136 R4.F51.B118 R4.F51.B104 R4.F51.B90 R4.F51.B76 R4.F51.B48 R4.F51.B34 R4.F51.B20 R4.F51.B6 R4.F50.B255 R4.F50.B241 R4.F50.B227 R4.F50.B213 R4.F50.B185 R4.F50.B171 R4.F50.B157 R4.F50.B143 R4.F50.B125 R4.F50.B111 R4.F50.B97 R4.F50.B83 R4.F50.B55 R4.F50.B41 R4.F50.B27 R4.F50.B13 R4.F50.B248 R4.F50.B234 R4.F50.B220 R4.F50.B206 R4.F50.B178 R4.F50.B164 R4.F50.B150 R4.F50.B136 R4.F50.B118 R4.F50.B104 R4.F50.B90 R4.F50.B76 R4.F50.B48 R4.F50.B34 R4.F50.B20 R4.F50.B6 R4.F49.B255 R4.F49.B241 R4.F49.B227 R4.F49.B213 R4.F49.B185 R4.F49.B171 R4.F49.B157 R4.F49.B143 R4.F49.B125 R4.F49.B111 R4.F49.B97 R4.F49.B83 R4.F49.B55 R4.F49.B41 R4.F49.B27 R4.F49.B13 R4.F49.B248 R4.F49.B234 R4.F49.B220 R4.F49.B206 R4.F49.B178 R4.F49.B164 R4.F49.B150 R4.F49.B136 R4.F49.B118 R4.F49.B104 R4.F49.B90 R4.F49.B76 R4.F49.B48 R4.F49.B34 R4.F49.B20 R4.F49.B6 R4.F48.B255 R4.F48.B241 R4.F48.B227 R4.F48.B213 R4.F48.B185 R4.F48.B171 R4.F48.B157 R4.F48.B143 R4.F48.B125 R4.F48.B111 R4.F48.B97 R4.F48.B83 R4.F48.B55 R4.F48.B41 R4.F48.B27 R4.F48.B13 R4.F48.B248 R4.F48.B234 R4.F48.B220 R4.F48.B206 R4.F48.B178 R4.F48.B164 R4.F48.B150 R4.F48.B136 R4.F48.B118 R4.F48.B104 R4.F48.B90 R4.F48.B76 R4.F48.B48 R4.F48.B34 R4.F48.B20 R4.F48.B6 R4.F47.B249 R4.F47.B235 R4.F47.B221 R4.F47.B207 R4.F47.B179 R4.F47.B165 R4.F47.B151 R4.F47.B137 R4.F47.B119 R4.F47.B105 R4.F47.B91 R4.F47.B77 R4.F47.B49 R4.F47.B35 R4.F47.B21 R4.F47.B7 R4.F47.B242 R4.F47.B228 R4.F47.B214 R4.F47.B200 R4.F47.B172 R4.F47.B158 R4.F47.B144 R4.F47.B130 R4.F47.B112 R4.F47.B98 R4.F47.B84 R4.F47.B70 R4.F47.B42 R4.F47.B28 R4.F47.B14 R4.F47.B0 R4.F46.B249 R4.F46.B235 R4.F46.B221 R4.F46.B207 R4.F46.B179 R4.F46.B165 R4.F46.B151 R4.F46.B137 R4.F46.B119 R4.F46.B105 R4.F46.B91 R4.F46.B77 R4.F46.B49 R4.F46.B35 R4.F46.B21 R4.F46.B7 R4.F46.B242 R4.F46.B228 R4.F46.B214 R4.F46.B200 R4.F46.B172 R4.F46.B158 R4.F46.B144 R4.F46.B130 R4.F46.B112 R4.F46.B98 R4.F46.B84 R4.F46.B70 R4.F46.B42 R4.F46.B28 R4.F46.B14 R4.F46.B0 R4.F45.B249 R4.F45.B235 R4.F45.B221 R4.F45.B207 R4.F45.B179 R4.F45.B165 R4.F45.B151 R4.F45.B137 R4.F45.B119 R4.F45.B105 R4.F45.B91 R4.F45.B77 R4.F45.B49 R4.F45.B35 R4.F45.B21 R4.F45.B7 R4.F45.B242 R4.F45.B228 R4.F45.B214 R4.F45.B200 R4.F45.B172 R4.F45.B158 R4.F45.B144 R4.F45.B130 R4.F45.B112 R4.F45.B98 R4.F45.B84 R4.F45.B70 R4.F45.B42 R4.F45.B28 R4.F45.B14 R4.F45.B0 R4.F44.B249 R4.F44.B235 R4.F44.B221 R4.F44.B207 R4.F44.B179 R4.F44.B165 R4.F44.B151 R4.F44.B137 R4.F44.B119 R4.F44.B105 R4.F44.B91 R4.F44.B77 R4.F44.B49 R4.F44.B35 R4.F44.B21 R4.F44.B7 R4.F44.B242 R4.F44.B228 R4.F44.B214 R4.F44.B200 R4.F44.B172 R4.F44.B158 R4.F44.B144 R4.F44.B130 R4.F44.B112 R4.F44.B98 R4.F44.B84 R4.F44.B70 R4.F44.B42 R4.F44.B28 R4.F44.B14 R4.F44.B0 R4.F47.B250 R4.F47.B236 R4.F47.B222 R4.F47.B208 R4.F47.B180 R4.F47.B166 R4.F47.B152 R4.F47.B138 R4.F47.B120 R4.F47.B106 R4.F47.B92 R4.F47.B78 R4.F47.B50 R4.F47.B36 R4.F47.B22 R4.F47.B8 R4.F47.B243 R4.F47.B229 R4.F47.B215 R4.F47.B201 R4.F47.B173 R4.F47.B159 R4.F47.B145 R4.F47.B131 R4.F47.B113 R4.F47.B99 R4.F47.B85 R4.F47.B71 R4.F47.B43 R4.F47.B29 R4.F47.B15 R4.F47.B1 R4.F46.B250 R4.F46.B236 R4.F46.B222 R4.F46.B208 R4.F46.B180 R4.F46.B166 R4.F46.B152 R4.F46.B138 R4.F46.B120 R4.F46.B106 R4.F46.B92 R4.F46.B78 R4.F46.B50 R4.F46.B36 R4.F46.B22 R4.F46.B8 R4.F46.B243 R4.F46.B229 R4.F46.B215 R4.F46.B201 R4.F46.B173 R4.F46.B159 R4.F46.B145 R4.F46.B131 R4.F46.B113 R4.F46.B99 R4.F46.B85 R4.F46.B71 R4.F46.B43 R4.F46.B29 R4.F46.B15 R4.F46.B1 R4.F45.B250 R4.F45.B236 R4.F45.B222 R4.F45.B208 R4.F45.B180 R4.F45.B166 R4.F45.B152 R4.F45.B138 R4.F45.B120 R4.F45.B106 R4.F45.B92 R4.F45.B78 R4.F45.B50 R4.F45.B36 R4.F45.B22 R4.F45.B8 R4.F45.B243 R4.F45.B229 R4.F45.B215 R4.F45.B201 R4.F45.B173 R4.F45.B159 R4.F45.B145 R4.F45.B131 R4.F45.B113 R4.F45.B99 R4.F45.B85 R4.F45.B71 R4.F45.B43 R4.F45.B29 R4.F45.B15 R4.F45.B1 R4.F44.B250 R4.F44.B236 R4.F44.B222 R4.F44.B208 R4.F44.B180 R4.F44.B166 R4.F44.B152 R4.F44.B138 R4.F44.B120 R4.F44.B106 R4.F44.B92 R4.F44.B78 R4.F44.B50 R4.F44.B36 R4.F44.B22 R4.F44.B8 R4.F44.B243 R4.F44.B229 R4.F44.B215 R4.F44.B201 R4.F44.B173 R4.F44.B159 R4.F44.B145 R4.F44.B131 R4.F44.B113 R4.F44.B99 R4.F44.B85 R4.F44.B71 R4.F44.B43 R4.F44.B29 R4.F44.B15 R4.F44.B1 R4.F47.B251 R4.F47.B237 R4.F47.B223 R4.F47.B209 R4.F47.B181 R4.F47.B167 R4.F47.B153 R4.F47.B139 R4.F47.B121 R4.F47.B107 R4.F47.B93 R4.F47.B79 R4.F47.B51 R4.F47.B37 R4.F47.B23 R4.F47.B9 R4.F47.B244 R4.F47.B230 R4.F47.B216 R4.F47.B202 R4.F47.B174 R4.F47.B160 R4.F47.B146 R4.F47.B132 R4.F47.B114 R4.F47.B100 R4.F47.B86 R4.F47.B72 R4.F47.B44 R4.F47.B30 R4.F47.B16 R4.F47.B2 R4.F46.B251 R4.F46.B237 R4.F46.B223 R4.F46.B209 R4.F46.B181 R4.F46.B167 R4.F46.B153 R4.F46.B139 R4.F46.B121 R4.F46.B107 R4.F46.B93 R4.F46.B79 R4.F46.B51 R4.F46.B37 R4.F46.B23 R4.F46.B9 R4.F46.B244 R4.F46.B230 R4.F46.B216 R4.F46.B202 R4.F46.B174 R4.F46.B160 R4.F46.B146 R4.F46.B132 R4.F46.B114 R4.F46.B100 R4.F46.B86 R4.F46.B72 R4.F46.B44 R4.F46.B30 R4.F46.B16 R4.F46.B2 R4.F45.B251 R4.F45.B237 R4.F45.B223 R4.F45.B209 R4.F45.B181 R4.F45.B167 R4.F45.B153 R4.F45.B139 R4.F45.B121 R4.F45.B107 R4.F45.B93 R4.F45.B79 R4.F45.B51 R4.F45.B37 R4.F45.B23 R4.F45.B9 R4.F45.B244 R4.F45.B230 R4.F45.B216 R4.F45.B202 R4.F45.B174 R4.F45.B160 R4.F45.B146 R4.F45.B132 R4.F45.B114 R4.F45.B100 R4.F45.B86 R4.F45.B72 R4.F45.B44 R4.F45.B30 R4.F45.B16 R4.F45.B2 R4.F44.B251 R4.F44.B237 R4.F44.B223 R4.F44.B209 R4.F44.B181 R4.F44.B167 R4.F44.B153 R4.F44.B139 R4.F44.B121 R4.F44.B107 R4.F44.B93 R4.F44.B79 R4.F44.B51 R4.F44.B37 R4.F44.B23 R4.F44.B9 R4.F44.B244 R4.F44.B230 R4.F44.B216 R4.F44.B202 R4.F44.B174 R4.F44.B160 R4.F44.B146 R4.F44.B132 R4.F44.B114 R4.F44.B100 R4.F44.B86 R4.F44.B72 R4.F44.B44 R4.F44.B30 R4.F44.B16 R4.F44.B2 R4.F47.B252 R4.F47.B238 R4.F47.B224 R4.F47.B210 R4.F47.B182 R4.F47.B168 R4.F47.B154 R4.F47.B140 R4.F47.B122 R4.F47.B108 R4.F47.B94 R4.F47.B80 R4.F47.B52 R4.F47.B38 R4.F47.B24 R4.F47.B10 R4.F47.B245 R4.F47.B231 R4.F47.B217 R4.F47.B203 R4.F47.B175 R4.F47.B161 R4.F47.B147 R4.F47.B133 R4.F47.B115 R4.F47.B101 R4.F47.B87 R4.F47.B73 R4.F47.B45 R4.F47.B31 R4.F47.B17 R4.F47.B3 R4.F46.B252 R4.F46.B238 R4.F46.B224 R4.F46.B210 R4.F46.B182 R4.F46.B168 R4.F46.B154 R4.F46.B140 R4.F46.B122 R4.F46.B108 R4.F46.B94 R4.F46.B80 R4.F46.B52 R4.F46.B38 R4.F46.B24 R4.F46.B10 R4.F46.B245 R4.F46.B231 R4.F46.B217 R4.F46.B203 R4.F46.B175 R4.F46.B161 R4.F46.B147 R4.F46.B133 R4.F46.B115 R4.F46.B101 R4.F46.B87 R4.F46.B73 R4.F46.B45 R4.F46.B31 R4.F46.B17 R4.F46.B3 R4.F45.B252 R4.F45.B238 R4.F45.B224 R4.F45.B210 R4.F45.B182 R4.F45.B168 R4.F45.B154 R4.F45.B140 R4.F45.B122 R4.F45.B108 R4.F45.B94 R4.F45.B80 R4.F45.B52 R4.F45.B38 R4.F45.B24 R4.F45.B10 R4.F45.B245 R4.F45.B231 R4.F45.B217 R4.F45.B203 R4.F45.B175 R4.F45.B161 R4.F45.B147 R4.F45.B133 R4.F45.B115 R4.F45.B101 R4.F45.B87 R4.F45.B73 R4.F45.B45 R4.F45.B31 R4.F45.B17 R4.F45.B3 R4.F44.B252 R4.F44.B238 R4.F44.B224 R4.F44.B210 R4.F44.B182 R4.F44.B168 R4.F44.B154 R4.F44.B140 R4.F44.B122 R4.F44.B108 R4.F44.B94 R4.F44.B80 R4.F44.B52 R4.F44.B38 R4.F44.B24 R4.F44.B10 R4.F44.B245 R4.F44.B231 R4.F44.B217 R4.F44.B203 R4.F44.B175 R4.F44.B161 R4.F44.B147 R4.F44.B133 R4.F44.B115 R4.F44.B101 R4.F44.B87 R4.F44.B73 R4.F44.B45 R4.F44.B31 R4.F44.B17 R4.F44.B3 R4.F47.B253 R4.F47.B239 R4.F47.B225 R4.F47.B211 R4.F47.B183 R4.F47.B169 R4.F47.B155 R4.F47.B141 R4.F47.B123 R4.F47.B109 R4.F47.B95 R4.F47.B81 R4.F47.B53 R4.F47.B39 R4.F47.B25 R4.F47.B11 R4.F47.B246 R4.F47.B232 R4.F47.B218 R4.F47.B204 R4.F47.B176 R4.F47.B162 R4.F47.B148 R4.F47.B134 R4.F47.B116 R4.F47.B102 R4.F47.B88 R4.F47.B74 R4.F47.B46 R4.F47.B32 R4.F47.B18 R4.F47.B4 R4.F46.B253 R4.F46.B239 R4.F46.B225 R4.F46.B211 R4.F46.B183 R4.F46.B169 R4.F46.B155 R4.F46.B141 R4.F46.B123 R4.F46.B109 R4.F46.B95 R4.F46.B81 R4.F46.B53 R4.F46.B39 R4.F46.B25 R4.F46.B11 R4.F46.B246 R4.F46.B232 R4.F46.B218 R4.F46.B204 R4.F46.B176 R4.F46.B162 R4.F46.B148 R4.F46.B134 R4.F46.B116 R4.F46.B102 R4.F46.B88 R4.F46.B74 R4.F46.B46 R4.F46.B32 R4.F46.B18 R4.F46.B4 R4.F45.B253 R4.F45.B239 R4.F45.B225 R4.F45.B211 R4.F45.B183 R4.F45.B169 R4.F45.B155 R4.F45.B141 R4.F45.B123 R4.F45.B109 R4.F45.B95 R4.F45.B81 R4.F45.B53 R4.F45.B39 R4.F45.B25 R4.F45.B11 R4.F45.B246 R4.F45.B232 R4.F45.B218 R4.F45.B204 R4.F45.B176 R4.F45.B162 R4.F45.B148 R4.F45.B134 R4.F45.B116 R4.F45.B102 R4.F45.B88 R4.F45.B74 R4.F45.B46 R4.F45.B32 R4.F45.B18 R4.F45.B4 R4.F44.B253 R4.F44.B239 R4.F44.B225 R4.F44.B211 R4.F44.B183 R4.F44.B169 R4.F44.B155 R4.F44.B141 R4.F44.B123 R4.F44.B109 R4.F44.B95 R4.F44.B81 R4.F44.B53 R4.F44.B39 R4.F44.B25 R4.F44.B11 R4.F44.B246 R4.F44.B232 R4.F44.B218 R4.F44.B204 R4.F44.B176 R4.F44.B162 R4.F44.B148 R4.F44.B134 R4.F44.B116 R4.F44.B102 R4.F44.B88 R4.F44.B74 R4.F44.B46 R4.F44.B32 R4.F44.B18 R4.F44.B4 R4.F47.B254 R4.F47.B240 R4.F47.B226 R4.F47.B212 R4.F47.B184 R4.F47.B170 R4.F47.B156 R4.F47.B142 R4.F47.B124 R4.F47.B110 R4.F47.B96 R4.F47.B82 R4.F47.B54 R4.F47.B40 R4.F47.B26 R4.F47.B12 R4.F47.B247 R4.F47.B233 R4.F47.B219 R4.F47.B205 R4.F47.B177 R4.F47.B163 R4.F47.B149 R4.F47.B135 R4.F47.B117 R4.F47.B103 R4.F47.B89 R4.F47.B75 R4.F47.B47 R4.F47.B33 R4.F47.B19 R4.F47.B5 R4.F46.B254 R4.F46.B240 R4.F46.B226 R4.F46.B212 R4.F46.B184 R4.F46.B170 R4.F46.B156 R4.F46.B142 R4.F46.B124 R4.F46.B110 R4.F46.B96 R4.F46.B82 R4.F46.B54 R4.F46.B40 R4.F46.B26 R4.F46.B12 R4.F46.B247 R4.F46.B233 R4.F46.B219 R4.F46.B205 R4.F46.B177 R4.F46.B163 R4.F46.B149 R4.F46.B135 R4.F46.B117 R4.F46.B103 R4.F46.B89 R4.F46.B75 R4.F46.B47 R4.F46.B33 R4.F46.B19 R4.F46.B5 R4.F45.B254 R4.F45.B240 R4.F45.B226 R4.F45.B212 R4.F45.B184 R4.F45.B170 R4.F45.B156 R4.F45.B142 R4.F45.B124 R4.F45.B110 R4.F45.B96 R4.F45.B82 R4.F45.B54 R4.F45.B40 R4.F45.B26 R4.F45.B12 R4.F45.B247 R4.F45.B233 R4.F45.B219 R4.F45.B205 R4.F45.B177 R4.F45.B163 R4.F45.B149 R4.F45.B135 R4.F45.B117 R4.F45.B103 R4.F45.B89 R4.F45.B75 R4.F45.B47 R4.F45.B33 R4.F45.B19 R4.F45.B5 R4.F44.B254 R4.F44.B240 R4.F44.B226 R4.F44.B212 R4.F44.B184 R4.F44.B170 R4.F44.B156 R4.F44.B142 R4.F44.B124 R4.F44.B110 R4.F44.B96 R4.F44.B82 R4.F44.B54 R4.F44.B40 R4.F44.B26 R4.F44.B12 R4.F44.B247 R4.F44.B233 R4.F44.B219 R4.F44.B205 R4.F44.B177 R4.F44.B163 R4.F44.B149 R4.F44.B135 R4.F44.B117 R4.F44.B103 R4.F44.B89 R4.F44.B75 R4.F44.B47 R4.F44.B33 R4.F44.B19 R4.F44.B5 R4.F47.B255 R4.F47.B241 R4.F47.B227 R4.F47.B213 R4.F47.B185 R4.F47.B171 R4.F47.B157 R4.F47.B143 R4.F47.B125 R4.F47.B111 R4.F47.B97 R4.F47.B83 R4.F47.B55 R4.F47.B41 R4.F47.B27 R4.F47.B13 R4.F47.B248 R4.F47.B234 R4.F47.B220 R4.F47.B206 R4.F47.B178 R4.F47.B164 R4.F47.B150 R4.F47.B136 R4.F47.B118 R4.F47.B104 R4.F47.B90 R4.F47.B76 R4.F47.B48 R4.F47.B34 R4.F47.B20 R4.F47.B6 R4.F46.B255 R4.F46.B241 R4.F46.B227 R4.F46.B213 R4.F46.B185 R4.F46.B171 R4.F46.B157 R4.F46.B143 R4.F46.B125 R4.F46.B111 R4.F46.B97 R4.F46.B83 R4.F46.B55 R4.F46.B41 R4.F46.B27 R4.F46.B13 R4.F46.B248 R4.F46.B234 R4.F46.B220 R4.F46.B206 R4.F46.B178 R4.F46.B164 R4.F46.B150 R4.F46.B136 R4.F46.B118 R4.F46.B104 R4.F46.B90 R4.F46.B76 R4.F46.B48 R4.F46.B34 R4.F46.B20 R4.F46.B6 R4.F45.B255 R4.F45.B241 R4.F45.B227 R4.F45.B213 R4.F45.B185 R4.F45.B171 R4.F45.B157 R4.F45.B143 R4.F45.B125 R4.F45.B111 R4.F45.B97 R4.F45.B83 R4.F45.B55 R4.F45.B41 R4.F45.B27 R4.F45.B13 R4.F45.B248 R4.F45.B234 R4.F45.B220 R4.F45.B206 R4.F45.B178 R4.F45.B164 R4.F45.B150 R4.F45.B136 R4.F45.B118 R4.F45.B104 R4.F45.B90 R4.F45.B76 R4.F45.B48 R4.F45.B34 R4.F45.B20 R4.F45.B6 R4.F44.B255 R4.F44.B241 R4.F44.B227 R4.F44.B213 R4.F44.B185 R4.F44.B171 R4.F44.B157 R4.F44.B143 R4.F44.B125 R4.F44.B111 R4.F44.B97 R4.F44.B83 R4.F44.B55 R4.F44.B41 R4.F44.B27 R4.F44.B13 R4.F44.B248 R4.F44.B234 R4.F44.B220 R4.F44.B206 R4.F44.B178 R4.F44.B164 R4.F44.B150 R4.F44.B136 R4.F44.B118 R4.F44.B104 R4.F44.B90 R4.F44.B76 R4.F44.B48 R4.F44.B34 R4.F44.B20 R4.F44.B6 R4.F43.B249 R4.F43.B235 R4.F43.B221 R4.F43.B207 R4.F43.B179 R4.F43.B165 R4.F43.B151 R4.F43.B137 R4.F43.B119 R4.F43.B105 R4.F43.B91 R4.F43.B77 R4.F43.B49 R4.F43.B35 R4.F43.B21 R4.F43.B7 R4.F43.B242 R4.F43.B228 R4.F43.B214 R4.F43.B200 R4.F43.B172 R4.F43.B158 R4.F43.B144 R4.F43.B130 R4.F43.B112 R4.F43.B98 R4.F43.B84 R4.F43.B70 R4.F43.B42 R4.F43.B28 R4.F43.B14 R4.F43.B0 R4.F42.B249 R4.F42.B235 R4.F42.B221 R4.F42.B207 R4.F42.B179 R4.F42.B165 R4.F42.B151 R4.F42.B137 R4.F42.B119 R4.F42.B105 R4.F42.B91 R4.F42.B77 R4.F42.B49 R4.F42.B35 R4.F42.B21 R4.F42.B7 R4.F42.B242 R4.F42.B228 R4.F42.B214 R4.F42.B200 R4.F42.B172 R4.F42.B158 R4.F42.B144 R4.F42.B130 R4.F42.B112 R4.F42.B98 R4.F42.B84 R4.F42.B70 R4.F42.B42 R4.F42.B28 R4.F42.B14 R4.F42.B0 R4.F41.B249 R4.F41.B235 R4.F41.B221 R4.F41.B207 R4.F41.B179 R4.F41.B165 R4.F41.B151 R4.F41.B137 R4.F41.B119 R4.F41.B105 R4.F41.B91 R4.F41.B77 R4.F41.B49 R4.F41.B35 R4.F41.B21 R4.F41.B7 R4.F41.B242 R4.F41.B228 R4.F41.B214 R4.F41.B200 R4.F41.B172 R4.F41.B158 R4.F41.B144 R4.F41.B130 R4.F41.B112 R4.F41.B98 R4.F41.B84 R4.F41.B70 R4.F41.B42 R4.F41.B28 R4.F41.B14 R4.F41.B0 R4.F40.B249 R4.F40.B235 R4.F40.B221 R4.F40.B207 R4.F40.B179 R4.F40.B165 R4.F40.B151 R4.F40.B137 R4.F40.B119 R4.F40.B105 R4.F40.B91 R4.F40.B77 R4.F40.B49 R4.F40.B35 R4.F40.B21 R4.F40.B7 R4.F40.B242 R4.F40.B228 R4.F40.B214 R4.F40.B200 R4.F40.B172 R4.F40.B158 R4.F40.B144 R4.F40.B130 R4.F40.B112 R4.F40.B98 R4.F40.B84 R4.F40.B70 R4.F40.B42 R4.F40.B28 R4.F40.B14 R4.F40.B0 R4.F43.B250 R4.F43.B236 R4.F43.B222 R4.F43.B208 R4.F43.B180 R4.F43.B166 R4.F43.B152 R4.F43.B138 R4.F43.B120 R4.F43.B106 R4.F43.B92 R4.F43.B78 R4.F43.B50 R4.F43.B36 R4.F43.B22 R4.F43.B8 R4.F43.B243 R4.F43.B229 R4.F43.B215 R4.F43.B201 R4.F43.B173 R4.F43.B159 R4.F43.B145 R4.F43.B131 R4.F43.B113 R4.F43.B99 R4.F43.B85 R4.F43.B71 R4.F43.B43 R4.F43.B29 R4.F43.B15 R4.F43.B1 R4.F42.B250 R4.F42.B236 R4.F42.B222 R4.F42.B208 R4.F42.B180 R4.F42.B166 R4.F42.B152 R4.F42.B138 R4.F42.B120 R4.F42.B106 R4.F42.B92 R4.F42.B78 R4.F42.B50 R4.F42.B36 R4.F42.B22 R4.F42.B8 R4.F42.B243 R4.F42.B229 R4.F42.B215 R4.F42.B201 R4.F42.B173 R4.F42.B159 R4.F42.B145 R4.F42.B131 R4.F42.B113 R4.F42.B99 R4.F42.B85 R4.F42.B71 R4.F42.B43 R4.F42.B29 R4.F42.B15 R4.F42.B1 R4.F41.B250 R4.F41.B236 R4.F41.B222 R4.F41.B208 R4.F41.B180 R4.F41.B166 R4.F41.B152 R4.F41.B138 R4.F41.B120 R4.F41.B106 R4.F41.B92 R4.F41.B78 R4.F41.B50 R4.F41.B36 R4.F41.B22 R4.F41.B8 R4.F41.B243 R4.F41.B229 R4.F41.B215 R4.F41.B201 R4.F41.B173 R4.F41.B159 R4.F41.B145 R4.F41.B131 R4.F41.B113 R4.F41.B99 R4.F41.B85 R4.F41.B71 R4.F41.B43 R4.F41.B29 R4.F41.B15 R4.F41.B1 R4.F40.B250 R4.F40.B236 R4.F40.B222 R4.F40.B208 R4.F40.B180 R4.F40.B166 R4.F40.B152 R4.F40.B138 R4.F40.B120 R4.F40.B106 R4.F40.B92 R4.F40.B78 R4.F40.B50 R4.F40.B36 R4.F40.B22 R4.F40.B8 R4.F40.B243 R4.F40.B229 R4.F40.B215 R4.F40.B201 R4.F40.B173 R4.F40.B159 R4.F40.B145 R4.F40.B131 R4.F40.B113 R4.F40.B99 R4.F40.B85 R4.F40.B71 R4.F40.B43 R4.F40.B29 R4.F40.B15 R4.F40.B1 R4.F43.B251 R4.F43.B237 R4.F43.B223 R4.F43.B209 R4.F43.B181 R4.F43.B167 R4.F43.B153 R4.F43.B139 R4.F43.B121 R4.F43.B107 R4.F43.B93 R4.F43.B79 R4.F43.B51 R4.F43.B37 R4.F43.B23 R4.F43.B9 R4.F43.B244 R4.F43.B230 R4.F43.B216 R4.F43.B202 R4.F43.B174 R4.F43.B160 R4.F43.B146 R4.F43.B132 R4.F43.B114 R4.F43.B100 R4.F43.B86 R4.F43.B72 R4.F43.B44 R4.F43.B30 R4.F43.B16 R4.F43.B2 R4.F42.B251 R4.F42.B237 R4.F42.B223 R4.F42.B209 R4.F42.B181 R4.F42.B167 R4.F42.B153 R4.F42.B139 R4.F42.B121 R4.F42.B107 R4.F42.B93 R4.F42.B79 R4.F42.B51 R4.F42.B37 R4.F42.B23 R4.F42.B9 R4.F42.B244 R4.F42.B230 R4.F42.B216 R4.F42.B202 R4.F42.B174 R4.F42.B160 R4.F42.B146 R4.F42.B132 R4.F42.B114 R4.F42.B100 R4.F42.B86 R4.F42.B72 R4.F42.B44 R4.F42.B30 R4.F42.B16 R4.F42.B2 R4.F41.B251 R4.F41.B237 R4.F41.B223 R4.F41.B209 R4.F41.B181 R4.F41.B167 R4.F41.B153 R4.F41.B139 R4.F41.B121 R4.F41.B107 R4.F41.B93 R4.F41.B79 R4.F41.B51 R4.F41.B37 R4.F41.B23 R4.F41.B9 R4.F41.B244 R4.F41.B230 R4.F41.B216 R4.F41.B202 R4.F41.B174 R4.F41.B160 R4.F41.B146 R4.F41.B132 R4.F41.B114 R4.F41.B100 R4.F41.B86 R4.F41.B72 R4.F41.B44 R4.F41.B30 R4.F41.B16 R4.F41.B2 R4.F40.B251 R4.F40.B237 R4.F40.B223 R4.F40.B209 R4.F40.B181 R4.F40.B167 R4.F40.B153 R4.F40.B139 R4.F40.B121 R4.F40.B107 R4.F40.B93 R4.F40.B79 R4.F40.B51 R4.F40.B37 R4.F40.B23 R4.F40.B9 R4.F40.B244 R4.F40.B230 R4.F40.B216 R4.F40.B202 R4.F40.B174 R4.F40.B160 R4.F40.B146 R4.F40.B132 R4.F40.B114 R4.F40.B100 R4.F40.B86 R4.F40.B72 R4.F40.B44 R4.F40.B30 R4.F40.B16 R4.F40.B2 R4.F43.B252 R4.F43.B238 R4.F43.B224 R4.F43.B210 R4.F43.B182 R4.F43.B168 R4.F43.B154 R4.F43.B140 R4.F43.B122 R4.F43.B108 R4.F43.B94 R4.F43.B80 R4.F43.B52 R4.F43.B38 R4.F43.B24 R4.F43.B10 R4.F43.B245 R4.F43.B231 R4.F43.B217 R4.F43.B203 R4.F43.B175 R4.F43.B161 R4.F43.B147 R4.F43.B133 R4.F43.B115 R4.F43.B101 R4.F43.B87 R4.F43.B73 R4.F43.B45 R4.F43.B31 R4.F43.B17 R4.F43.B3 R4.F42.B252 R4.F42.B238 R4.F42.B224 R4.F42.B210 R4.F42.B182 R4.F42.B168 R4.F42.B154 R4.F42.B140 R4.F42.B122 R4.F42.B108 R4.F42.B94 R4.F42.B80 R4.F42.B52 R4.F42.B38 R4.F42.B24 R4.F42.B10 R4.F42.B245 R4.F42.B231 R4.F42.B217 R4.F42.B203 R4.F42.B175 R4.F42.B161 R4.F42.B147 R4.F42.B133 R4.F42.B115 R4.F42.B101 R4.F42.B87 R4.F42.B73 R4.F42.B45 R4.F42.B31 R4.F42.B17 R4.F42.B3 R4.F41.B252 R4.F41.B238 R4.F41.B224 R4.F41.B210 R4.F41.B182 R4.F41.B168 R4.F41.B154 R4.F41.B140 R4.F41.B122 R4.F41.B108 R4.F41.B94 R4.F41.B80 R4.F41.B52 R4.F41.B38 R4.F41.B24 R4.F41.B10 R4.F41.B245 R4.F41.B231 R4.F41.B217 R4.F41.B203 R4.F41.B175 R4.F41.B161 R4.F41.B147 R4.F41.B133 R4.F41.B115 R4.F41.B101 R4.F41.B87 R4.F41.B73 R4.F41.B45 R4.F41.B31 R4.F41.B17 R4.F41.B3 R4.F40.B252 R4.F40.B238 R4.F40.B224 R4.F40.B210 R4.F40.B182 R4.F40.B168 R4.F40.B154 R4.F40.B140 R4.F40.B122 R4.F40.B108 R4.F40.B94 R4.F40.B80 R4.F40.B52 R4.F40.B38 R4.F40.B24 R4.F40.B10 R4.F40.B245 R4.F40.B231 R4.F40.B217 R4.F40.B203 R4.F40.B175 R4.F40.B161 R4.F40.B147 R4.F40.B133 R4.F40.B115 R4.F40.B101 R4.F40.B87 R4.F40.B73 R4.F40.B45 R4.F40.B31 R4.F40.B17 R4.F40.B3 R4.F43.B253 R4.F43.B239 R4.F43.B225 R4.F43.B211 R4.F43.B183 R4.F43.B169 R4.F43.B155 R4.F43.B141 R4.F43.B123 R4.F43.B109 R4.F43.B95 R4.F43.B81 R4.F43.B53 R4.F43.B39 R4.F43.B25 R4.F43.B11 R4.F43.B246 R4.F43.B232 R4.F43.B218 R4.F43.B204 R4.F43.B176 R4.F43.B162 R4.F43.B148 R4.F43.B134 R4.F43.B116 R4.F43.B102 R4.F43.B88 R4.F43.B74 R4.F43.B46 R4.F43.B32 R4.F43.B18 R4.F43.B4 R4.F42.B253 R4.F42.B239 R4.F42.B225 R4.F42.B211 R4.F42.B183 R4.F42.B169 R4.F42.B155 R4.F42.B141 R4.F42.B123 R4.F42.B109 R4.F42.B95 R4.F42.B81 R4.F42.B53 R4.F42.B39 R4.F42.B25 R4.F42.B11 R4.F42.B246 R4.F42.B232 R4.F42.B218 R4.F42.B204 R4.F42.B176 R4.F42.B162 R4.F42.B148 R4.F42.B134 R4.F42.B116 R4.F42.B102 R4.F42.B88 R4.F42.B74 R4.F42.B46 R4.F42.B32 R4.F42.B18 R4.F42.B4 R4.F41.B253 R4.F41.B239 R4.F41.B225 R4.F41.B211 R4.F41.B183 R4.F41.B169 R4.F41.B155 R4.F41.B141 R4.F41.B123 R4.F41.B109 R4.F41.B95 R4.F41.B81 R4.F41.B53 R4.F41.B39 R4.F41.B25 R4.F41.B11 R4.F41.B246 R4.F41.B232 R4.F41.B218 R4.F41.B204 R4.F41.B176 R4.F41.B162 R4.F41.B148 R4.F41.B134 R4.F41.B116 R4.F41.B102 R4.F41.B88 R4.F41.B74 R4.F41.B46 R4.F41.B32 R4.F41.B18 R4.F41.B4 R4.F40.B253 R4.F40.B239 R4.F40.B225 R4.F40.B211 R4.F40.B183 R4.F40.B169 R4.F40.B155 R4.F40.B141 R4.F40.B123 R4.F40.B109 R4.F40.B95 R4.F40.B81 R4.F40.B53 R4.F40.B39 R4.F40.B25 R4.F40.B11 R4.F40.B246 R4.F40.B232 R4.F40.B218 R4.F40.B204 R4.F40.B176 R4.F40.B162 R4.F40.B148 R4.F40.B134 R4.F40.B116 R4.F40.B102 R4.F40.B88 R4.F40.B74 R4.F40.B46 R4.F40.B32 R4.F40.B18 R4.F40.B4 R4.F43.B254 R4.F43.B240 R4.F43.B226 R4.F43.B212 R4.F43.B184 R4.F43.B170 R4.F43.B156 R4.F43.B142 R4.F43.B124 R4.F43.B110 R4.F43.B96 R4.F43.B82 R4.F43.B54 R4.F43.B40 R4.F43.B26 R4.F43.B12 R4.F43.B247 R4.F43.B233 R4.F43.B219 R4.F43.B205 R4.F43.B177 R4.F43.B163 R4.F43.B149 R4.F43.B135 R4.F43.B117 R4.F43.B103 R4.F43.B89 R4.F43.B75 R4.F43.B47 R4.F43.B33 R4.F43.B19 R4.F43.B5 R4.F42.B254 R4.F42.B240 R4.F42.B226 R4.F42.B212 R4.F42.B184 R4.F42.B170 R4.F42.B156 R4.F42.B142 R4.F42.B124 R4.F42.B110 R4.F42.B96 R4.F42.B82 R4.F42.B54 R4.F42.B40 R4.F42.B26 R4.F42.B12 R4.F42.B247 R4.F42.B233 R4.F42.B219 R4.F42.B205 R4.F42.B177 R4.F42.B163 R4.F42.B149 R4.F42.B135 R4.F42.B117 R4.F42.B103 R4.F42.B89 R4.F42.B75 R4.F42.B47 R4.F42.B33 R4.F42.B19 R4.F42.B5 R4.F41.B254 R4.F41.B240 R4.F41.B226 R4.F41.B212 R4.F41.B184 R4.F41.B170 R4.F41.B156 R4.F41.B142 R4.F41.B124 R4.F41.B110 R4.F41.B96 R4.F41.B82 R4.F41.B54 R4.F41.B40 R4.F41.B26 R4.F41.B12 R4.F41.B247 R4.F41.B233 R4.F41.B219 R4.F41.B205 R4.F41.B177 R4.F41.B163 R4.F41.B149 R4.F41.B135 R4.F41.B117 R4.F41.B103 R4.F41.B89 R4.F41.B75 R4.F41.B47 R4.F41.B33 R4.F41.B19 R4.F41.B5 R4.F40.B254 R4.F40.B240 R4.F40.B226 R4.F40.B212 R4.F40.B184 R4.F40.B170 R4.F40.B156 R4.F40.B142 R4.F40.B124 R4.F40.B110 R4.F40.B96 R4.F40.B82 R4.F40.B54 R4.F40.B40 R4.F40.B26 R4.F40.B12 R4.F40.B247 R4.F40.B233 R4.F40.B219 R4.F40.B205 R4.F40.B177 R4.F40.B163 R4.F40.B149 R4.F40.B135 R4.F40.B117 R4.F40.B103 R4.F40.B89 R4.F40.B75 R4.F40.B47 R4.F40.B33 R4.F40.B19 R4.F40.B5 R4.F43.B255 R4.F43.B241 R4.F43.B227 R4.F43.B213 R4.F43.B185 R4.F43.B171 R4.F43.B157 R4.F43.B143 R4.F43.B125 R4.F43.B111 R4.F43.B97 R4.F43.B83 R4.F43.B55 R4.F43.B41 R4.F43.B27 R4.F43.B13 R4.F43.B248 R4.F43.B234 R4.F43.B220 R4.F43.B206 R4.F43.B178 R4.F43.B164 R4.F43.B150 R4.F43.B136 R4.F43.B118 R4.F43.B104 R4.F43.B90 R4.F43.B76 R4.F43.B48 R4.F43.B34 R4.F43.B20 R4.F43.B6 R4.F42.B255 R4.F42.B241 R4.F42.B227 R4.F42.B213 R4.F42.B185 R4.F42.B171 R4.F42.B157 R4.F42.B143 R4.F42.B125 R4.F42.B111 R4.F42.B97 R4.F42.B83 R4.F42.B55 R4.F42.B41 R4.F42.B27 R4.F42.B13 R4.F42.B248 R4.F42.B234 R4.F42.B220 R4.F42.B206 R4.F42.B178 R4.F42.B164 R4.F42.B150 R4.F42.B136 R4.F42.B118 R4.F42.B104 R4.F42.B90 R4.F42.B76 R4.F42.B48 R4.F42.B34 R4.F42.B20 R4.F42.B6 R4.F41.B255 R4.F41.B241 R4.F41.B227 R4.F41.B213 R4.F41.B185 R4.F41.B171 R4.F41.B157 R4.F41.B143 R4.F41.B125 R4.F41.B111 R4.F41.B97 R4.F41.B83 R4.F41.B55 R4.F41.B41 R4.F41.B27 R4.F41.B13 R4.F41.B248 R4.F41.B234 R4.F41.B220 R4.F41.B206 R4.F41.B178 R4.F41.B164 R4.F41.B150 R4.F41.B136 R4.F41.B118 R4.F41.B104 R4.F41.B90 R4.F41.B76 R4.F41.B48 R4.F41.B34 R4.F41.B20 R4.F41.B6 R4.F40.B255 R4.F40.B241 R4.F40.B227 R4.F40.B213 R4.F40.B185 R4.F40.B171 R4.F40.B157 R4.F40.B143 R4.F40.B125 R4.F40.B111 R4.F40.B97 R4.F40.B83 R4.F40.B55 R4.F40.B41 R4.F40.B27 R4.F40.B13 R4.F40.B248 R4.F40.B234 R4.F40.B220 R4.F40.B206 R4.F40.B178 R4.F40.B164 R4.F40.B150 R4.F40.B136 R4.F40.B118 R4.F40.B104 R4.F40.B90 R4.F40.B76 R4.F40.B48 R4.F40.B34 R4.F40.B20 R4.F40.B6 R4.F39.B249 R4.F39.B235 R4.F39.B221 R4.F39.B207 R4.F39.B179 R4.F39.B165 R4.F39.B151 R4.F39.B137 R4.F39.B119 R4.F39.B105 R4.F39.B91 R4.F39.B77 R4.F39.B49 R4.F39.B35 R4.F39.B21 R4.F39.B7 R4.F39.B242 R4.F39.B228 R4.F39.B214 R4.F39.B200 R4.F39.B172 R4.F39.B158 R4.F39.B144 R4.F39.B130 R4.F39.B112 R4.F39.B98 R4.F39.B84 R4.F39.B70 R4.F39.B42 R4.F39.B28 R4.F39.B14 R4.F39.B0 R4.F38.B249 R4.F38.B235 R4.F38.B221 R4.F38.B207 R4.F38.B179 R4.F38.B165 R4.F38.B151 R4.F38.B137 R4.F38.B119 R4.F38.B105 R4.F38.B91 R4.F38.B77 R4.F38.B49 R4.F38.B35 R4.F38.B21 R4.F38.B7 R4.F38.B242 R4.F38.B228 R4.F38.B214 R4.F38.B200 R4.F38.B172 R4.F38.B158 R4.F38.B144 R4.F38.B130 R4.F38.B112 R4.F38.B98 R4.F38.B84 R4.F38.B70 R4.F38.B42 R4.F38.B28 R4.F38.B14 R4.F38.B0 R4.F37.B249 R4.F37.B235 R4.F37.B221 R4.F37.B207 R4.F37.B179 R4.F37.B165 R4.F37.B151 R4.F37.B137 R4.F37.B119 R4.F37.B105 R4.F37.B91 R4.F37.B77 R4.F37.B49 R4.F37.B35 R4.F37.B21 R4.F37.B7 R4.F37.B242 R4.F37.B228 R4.F37.B214 R4.F37.B200 R4.F37.B172 R4.F37.B158 R4.F37.B144 R4.F37.B130 R4.F37.B112 R4.F37.B98 R4.F37.B84 R4.F37.B70 R4.F37.B42 R4.F37.B28 R4.F37.B14 R4.F37.B0 R4.F36.B249 R4.F36.B235 R4.F36.B221 R4.F36.B207 R4.F36.B179 R4.F36.B165 R4.F36.B151 R4.F36.B137 R4.F36.B119 R4.F36.B105 R4.F36.B91 R4.F36.B77 R4.F36.B49 R4.F36.B35 R4.F36.B21 R4.F36.B7 R4.F36.B242 R4.F36.B228 R4.F36.B214 R4.F36.B200 R4.F36.B172 R4.F36.B158 R4.F36.B144 R4.F36.B130 R4.F36.B112 R4.F36.B98 R4.F36.B84 R4.F36.B70 R4.F36.B42 R4.F36.B28 R4.F36.B14 R4.F36.B0 R4.F39.B250 R4.F39.B236 R4.F39.B222 R4.F39.B208 R4.F39.B180 R4.F39.B166 R4.F39.B152 R4.F39.B138 R4.F39.B120 R4.F39.B106 R4.F39.B92 R4.F39.B78 R4.F39.B50 R4.F39.B36 R4.F39.B22 R4.F39.B8 R4.F39.B243 R4.F39.B229 R4.F39.B215 R4.F39.B201 R4.F39.B173 R4.F39.B159 R4.F39.B145 R4.F39.B131 R4.F39.B113 R4.F39.B99 R4.F39.B85 R4.F39.B71 R4.F39.B43 R4.F39.B29 R4.F39.B15 R4.F39.B1 R4.F38.B250 R4.F38.B236 R4.F38.B222 R4.F38.B208 R4.F38.B180 R4.F38.B166 R4.F38.B152 R4.F38.B138 R4.F38.B120 R4.F38.B106 R4.F38.B92 R4.F38.B78 R4.F38.B50 R4.F38.B36 R4.F38.B22 R4.F38.B8 R4.F38.B243 R4.F38.B229 R4.F38.B215 R4.F38.B201 R4.F38.B173 R4.F38.B159 R4.F38.B145 R4.F38.B131 R4.F38.B113 R4.F38.B99 R4.F38.B85 R4.F38.B71 R4.F38.B43 R4.F38.B29 R4.F38.B15 R4.F38.B1 R4.F37.B250 R4.F37.B236 R4.F37.B222 R4.F37.B208 R4.F37.B180 R4.F37.B166 R4.F37.B152 R4.F37.B138 R4.F37.B120 R4.F37.B106 R4.F37.B92 R4.F37.B78 R4.F37.B50 R4.F37.B36 R4.F37.B22 R4.F37.B8 R4.F37.B243 R4.F37.B229 R4.F37.B215 R4.F37.B201 R4.F37.B173 R4.F37.B159 R4.F37.B145 R4.F37.B131 R4.F37.B113 R4.F37.B99 R4.F37.B85 R4.F37.B71 R4.F37.B43 R4.F37.B29 R4.F37.B15 R4.F37.B1 R4.F36.B250 R4.F36.B236 R4.F36.B222 R4.F36.B208 R4.F36.B180 R4.F36.B166 R4.F36.B152 R4.F36.B138 R4.F36.B120 R4.F36.B106 R4.F36.B92 R4.F36.B78 R4.F36.B50 R4.F36.B36 R4.F36.B22 R4.F36.B8 R4.F36.B243 R4.F36.B229 R4.F36.B215 R4.F36.B201 R4.F36.B173 R4.F36.B159 R4.F36.B145 R4.F36.B131 R4.F36.B113 R4.F36.B99 R4.F36.B85 R4.F36.B71 R4.F36.B43 R4.F36.B29 R4.F36.B15 R4.F36.B1 R4.F39.B251 R4.F39.B237 R4.F39.B223 R4.F39.B209 R4.F39.B181 R4.F39.B167 R4.F39.B153 R4.F39.B139 R4.F39.B121 R4.F39.B107 R4.F39.B93 R4.F39.B79 R4.F39.B51 R4.F39.B37 R4.F39.B23 R4.F39.B9 R4.F39.B244 R4.F39.B230 R4.F39.B216 R4.F39.B202 R4.F39.B174 R4.F39.B160 R4.F39.B146 R4.F39.B132 R4.F39.B114 R4.F39.B100 R4.F39.B86 R4.F39.B72 R4.F39.B44 R4.F39.B30 R4.F39.B16 R4.F39.B2 R4.F38.B251 R4.F38.B237 R4.F38.B223 R4.F38.B209 R4.F38.B181 R4.F38.B167 R4.F38.B153 R4.F38.B139 R4.F38.B121 R4.F38.B107 R4.F38.B93 R4.F38.B79 R4.F38.B51 R4.F38.B37 R4.F38.B23 R4.F38.B9 R4.F38.B244 R4.F38.B230 R4.F38.B216 R4.F38.B202 R4.F38.B174 R4.F38.B160 R4.F38.B146 R4.F38.B132 R4.F38.B114 R4.F38.B100 R4.F38.B86 R4.F38.B72 R4.F38.B44 R4.F38.B30 R4.F38.B16 R4.F38.B2 R4.F37.B251 R4.F37.B237 R4.F37.B223 R4.F37.B209 R4.F37.B181 R4.F37.B167 R4.F37.B153 R4.F37.B139 R4.F37.B121 R4.F37.B107 R4.F37.B93 R4.F37.B79 R4.F37.B51 R4.F37.B37 R4.F37.B23 R4.F37.B9 R4.F37.B244 R4.F37.B230 R4.F37.B216 R4.F37.B202 R4.F37.B174 R4.F37.B160 R4.F37.B146 R4.F37.B132 R4.F37.B114 R4.F37.B100 R4.F37.B86 R4.F37.B72 R4.F37.B44 R4.F37.B30 R4.F37.B16 R4.F37.B2 R4.F36.B251 R4.F36.B237 R4.F36.B223 R4.F36.B209 R4.F36.B181 R4.F36.B167 R4.F36.B153 R4.F36.B139 R4.F36.B121 R4.F36.B107 R4.F36.B93 R4.F36.B79 R4.F36.B51 R4.F36.B37 R4.F36.B23 R4.F36.B9 R4.F36.B244 R4.F36.B230 R4.F36.B216 R4.F36.B202 R4.F36.B174 R4.F36.B160 R4.F36.B146 R4.F36.B132 R4.F36.B114 R4.F36.B100 R4.F36.B86 R4.F36.B72 R4.F36.B44 R4.F36.B30 R4.F36.B16 R4.F36.B2 R4.F39.B252 R4.F39.B238 R4.F39.B224 R4.F39.B210 R4.F39.B182 R4.F39.B168 R4.F39.B154 R4.F39.B140 R4.F39.B122 R4.F39.B108 R4.F39.B94 R4.F39.B80 R4.F39.B52 R4.F39.B38 R4.F39.B24 R4.F39.B10 R4.F39.B245 R4.F39.B231 R4.F39.B217 R4.F39.B203 R4.F39.B175 R4.F39.B161 R4.F39.B147 R4.F39.B133 R4.F39.B115 R4.F39.B101 R4.F39.B87 R4.F39.B73 R4.F39.B45 R4.F39.B31 R4.F39.B17 R4.F39.B3 R4.F38.B252 R4.F38.B238 R4.F38.B224 R4.F38.B210 R4.F38.B182 R4.F38.B168 R4.F38.B154 R4.F38.B140 R4.F38.B122 R4.F38.B108 R4.F38.B94 R4.F38.B80 R4.F38.B52 R4.F38.B38 R4.F38.B24 R4.F38.B10 R4.F38.B245 R4.F38.B231 R4.F38.B217 R4.F38.B203 R4.F38.B175 R4.F38.B161 R4.F38.B147 R4.F38.B133 R4.F38.B115 R4.F38.B101 R4.F38.B87 R4.F38.B73 R4.F38.B45 R4.F38.B31 R4.F38.B17 R4.F38.B3 R4.F37.B252 R4.F37.B238 R4.F37.B224 R4.F37.B210 R4.F37.B182 R4.F37.B168 R4.F37.B154 R4.F37.B140 R4.F37.B122 R4.F37.B108 R4.F37.B94 R4.F37.B80 R4.F37.B52 R4.F37.B38 R4.F37.B24 R4.F37.B10 R4.F37.B245 R4.F37.B231 R4.F37.B217 R4.F37.B203 R4.F37.B175 R4.F37.B161 R4.F37.B147 R4.F37.B133 R4.F37.B115 R4.F37.B101 R4.F37.B87 R4.F37.B73 R4.F37.B45 R4.F37.B31 R4.F37.B17 R4.F37.B3 R4.F36.B252 R4.F36.B238 R4.F36.B224 R4.F36.B210 R4.F36.B182 R4.F36.B168 R4.F36.B154 R4.F36.B140 R4.F36.B122 R4.F36.B108 R4.F36.B94 R4.F36.B80 R4.F36.B52 R4.F36.B38 R4.F36.B24 R4.F36.B10 R4.F36.B245 R4.F36.B231 R4.F36.B217 R4.F36.B203 R4.F36.B175 R4.F36.B161 R4.F36.B147 R4.F36.B133 R4.F36.B115 R4.F36.B101 R4.F36.B87 R4.F36.B73 R4.F36.B45 R4.F36.B31 R4.F36.B17 R4.F36.B3 R4.F39.B253 R4.F39.B239 R4.F39.B225 R4.F39.B211 R4.F39.B183 R4.F39.B169 R4.F39.B155 R4.F39.B141 R4.F39.B123 R4.F39.B109 R4.F39.B95 R4.F39.B81 R4.F39.B53 R4.F39.B39 R4.F39.B25 R4.F39.B11 R4.F39.B246 R4.F39.B232 R4.F39.B218 R4.F39.B204 R4.F39.B176 R4.F39.B162 R4.F39.B148 R4.F39.B134 R4.F39.B116 R4.F39.B102 R4.F39.B88 R4.F39.B74 R4.F39.B46 R4.F39.B32 R4.F39.B18 R4.F39.B4 R4.F38.B253 R4.F38.B239 R4.F38.B225 R4.F38.B211 R4.F38.B183 R4.F38.B169 R4.F38.B155 R4.F38.B141 R4.F38.B123 R4.F38.B109 R4.F38.B95 R4.F38.B81 R4.F38.B53 R4.F38.B39 R4.F38.B25 R4.F38.B11 R4.F38.B246 R4.F38.B232 R4.F38.B218 R4.F38.B204 R4.F38.B176 R4.F38.B162 R4.F38.B148 R4.F38.B134 R4.F38.B116 R4.F38.B102 R4.F38.B88 R4.F38.B74 R4.F38.B46 R4.F38.B32 R4.F38.B18 R4.F38.B4 R4.F37.B253 R4.F37.B239 R4.F37.B225 R4.F37.B211 R4.F37.B183 R4.F37.B169 R4.F37.B155 R4.F37.B141 R4.F37.B123 R4.F37.B109 R4.F37.B95 R4.F37.B81 R4.F37.B53 R4.F37.B39 R4.F37.B25 R4.F37.B11 R4.F37.B246 R4.F37.B232 R4.F37.B218 R4.F37.B204 R4.F37.B176 R4.F37.B162 R4.F37.B148 R4.F37.B134 R4.F37.B116 R4.F37.B102 R4.F37.B88 R4.F37.B74 R4.F37.B46 R4.F37.B32 R4.F37.B18 R4.F37.B4 R4.F36.B253 R4.F36.B239 R4.F36.B225 R4.F36.B211 R4.F36.B183 R4.F36.B169 R4.F36.B155 R4.F36.B141 R4.F36.B123 R4.F36.B109 R4.F36.B95 R4.F36.B81 R4.F36.B53 R4.F36.B39 R4.F36.B25 R4.F36.B11 R4.F36.B246 R4.F36.B232 R4.F36.B218 R4.F36.B204 R4.F36.B176 R4.F36.B162 R4.F36.B148 R4.F36.B134 R4.F36.B116 R4.F36.B102 R4.F36.B88 R4.F36.B74 R4.F36.B46 R4.F36.B32 R4.F36.B18 R4.F36.B4 R4.F39.B254 R4.F39.B240 R4.F39.B226 R4.F39.B212 R4.F39.B184 R4.F39.B170 R4.F39.B156 R4.F39.B142 R4.F39.B124 R4.F39.B110 R4.F39.B96 R4.F39.B82 R4.F39.B54 R4.F39.B40 R4.F39.B26 R4.F39.B12 R4.F39.B247 R4.F39.B233 R4.F39.B219 R4.F39.B205 R4.F39.B177 R4.F39.B163 R4.F39.B149 R4.F39.B135 R4.F39.B117 R4.F39.B103 R4.F39.B89 R4.F39.B75 R4.F39.B47 R4.F39.B33 R4.F39.B19 R4.F39.B5 R4.F38.B254 R4.F38.B240 R4.F38.B226 R4.F38.B212 R4.F38.B184 R4.F38.B170 R4.F38.B156 R4.F38.B142 R4.F38.B124 R4.F38.B110 R4.F38.B96 R4.F38.B82 R4.F38.B54 R4.F38.B40 R4.F38.B26 R4.F38.B12 R4.F38.B247 R4.F38.B233 R4.F38.B219 R4.F38.B205 R4.F38.B177 R4.F38.B163 R4.F38.B149 R4.F38.B135 R4.F38.B117 R4.F38.B103 R4.F38.B89 R4.F38.B75 R4.F38.B47 R4.F38.B33 R4.F38.B19 R4.F38.B5 R4.F37.B254 R4.F37.B240 R4.F37.B226 R4.F37.B212 R4.F37.B184 R4.F37.B170 R4.F37.B156 R4.F37.B142 R4.F37.B124 R4.F37.B110 R4.F37.B96 R4.F37.B82 R4.F37.B54 R4.F37.B40 R4.F37.B26 R4.F37.B12 R4.F37.B247 R4.F37.B233 R4.F37.B219 R4.F37.B205 R4.F37.B177 R4.F37.B163 R4.F37.B149 R4.F37.B135 R4.F37.B117 R4.F37.B103 R4.F37.B89 R4.F37.B75 R4.F37.B47 R4.F37.B33 R4.F37.B19 R4.F37.B5 R4.F36.B254 R4.F36.B240 R4.F36.B226 R4.F36.B212 R4.F36.B184 R4.F36.B170 R4.F36.B156 R4.F36.B142 R4.F36.B124 R4.F36.B110 R4.F36.B96 R4.F36.B82 R4.F36.B54 R4.F36.B40 R4.F36.B26 R4.F36.B12 R4.F36.B247 R4.F36.B233 R4.F36.B219 R4.F36.B205 R4.F36.B177 R4.F36.B163 R4.F36.B149 R4.F36.B135 R4.F36.B117 R4.F36.B103 R4.F36.B89 R4.F36.B75 R4.F36.B47 R4.F36.B33 R4.F36.B19 R4.F36.B5 R4.F39.B255 R4.F39.B241 R4.F39.B227 R4.F39.B213 R4.F39.B185 R4.F39.B171 R4.F39.B157 R4.F39.B143 R4.F39.B125 R4.F39.B111 R4.F39.B97 R4.F39.B83 R4.F39.B55 R4.F39.B41 R4.F39.B27 R4.F39.B13 R4.F39.B248 R4.F39.B234 R4.F39.B220 R4.F39.B206 R4.F39.B178 R4.F39.B164 R4.F39.B150 R4.F39.B136 R4.F39.B118 R4.F39.B104 R4.F39.B90 R4.F39.B76 R4.F39.B48 R4.F39.B34 R4.F39.B20 R4.F39.B6 R4.F38.B255 R4.F38.B241 R4.F38.B227 R4.F38.B213 R4.F38.B185 R4.F38.B171 R4.F38.B157 R4.F38.B143 R4.F38.B125 R4.F38.B111 R4.F38.B97 R4.F38.B83 R4.F38.B55 R4.F38.B41 R4.F38.B27 R4.F38.B13 R4.F38.B248 R4.F38.B234 R4.F38.B220 R4.F38.B206 R4.F38.B178 R4.F38.B164 R4.F38.B150 R4.F38.B136 R4.F38.B118 R4.F38.B104 R4.F38.B90 R4.F38.B76 R4.F38.B48 R4.F38.B34 R4.F38.B20 R4.F38.B6 R4.F37.B255 R4.F37.B241 R4.F37.B227 R4.F37.B213 R4.F37.B185 R4.F37.B171 R4.F37.B157 R4.F37.B143 R4.F37.B125 R4.F37.B111 R4.F37.B97 R4.F37.B83 R4.F37.B55 R4.F37.B41 R4.F37.B27 R4.F37.B13 R4.F37.B248 R4.F37.B234 R4.F37.B220 R4.F37.B206 R4.F37.B178 R4.F37.B164 R4.F37.B150 R4.F37.B136 R4.F37.B118 R4.F37.B104 R4.F37.B90 R4.F37.B76 R4.F37.B48 R4.F37.B34 R4.F37.B20 R4.F37.B6 R4.F36.B255 R4.F36.B241 R4.F36.B227 R4.F36.B213 R4.F36.B185 R4.F36.B171 R4.F36.B157 R4.F36.B143 R4.F36.B125 R4.F36.B111 R4.F36.B97 R4.F36.B83 R4.F36.B55 R4.F36.B41 R4.F36.B27 R4.F36.B13 R4.F36.B248 R4.F36.B234 R4.F36.B220 R4.F36.B206 R4.F36.B178 R4.F36.B164 R4.F36.B150 R4.F36.B136 R4.F36.B118 R4.F36.B104 R4.F36.B90 R4.F36.B76 R4.F36.B48 R4.F36.B34 R4.F36.B20 R4.F36.B6 R4.F35.B249 R4.F35.B235 R4.F35.B221 R4.F35.B207 R4.F35.B179 R4.F35.B165 R4.F35.B151 R4.F35.B137 R4.F35.B119 R4.F35.B105 R4.F35.B91 R4.F35.B77 R4.F35.B49 R4.F35.B35 R4.F35.B21 R4.F35.B7 R4.F35.B242 R4.F35.B228 R4.F35.B214 R4.F35.B200 R4.F35.B172 R4.F35.B158 R4.F35.B144 R4.F35.B130 R4.F35.B112 R4.F35.B98 R4.F35.B84 R4.F35.B70 R4.F35.B42 R4.F35.B28 R4.F35.B14 R4.F35.B0 R4.F34.B249 R4.F34.B235 R4.F34.B221 R4.F34.B207 R4.F34.B179 R4.F34.B165 R4.F34.B151 R4.F34.B137 R4.F34.B119 R4.F34.B105 R4.F34.B91 R4.F34.B77 R4.F34.B49 R4.F34.B35 R4.F34.B21 R4.F34.B7 R4.F34.B242 R4.F34.B228 R4.F34.B214 R4.F34.B200 R4.F34.B172 R4.F34.B158 R4.F34.B144 R4.F34.B130 R4.F34.B112 R4.F34.B98 R4.F34.B84 R4.F34.B70 R4.F34.B42 R4.F34.B28 R4.F34.B14 R4.F34.B0 R4.F33.B249 R4.F33.B235 R4.F33.B221 R4.F33.B207 R4.F33.B179 R4.F33.B165 R4.F33.B151 R4.F33.B137 R4.F33.B119 R4.F33.B105 R4.F33.B91 R4.F33.B77 R4.F33.B49 R4.F33.B35 R4.F33.B21 R4.F33.B7 R4.F33.B242 R4.F33.B228 R4.F33.B214 R4.F33.B200 R4.F33.B172 R4.F33.B158 R4.F33.B144 R4.F33.B130 R4.F33.B112 R4.F33.B98 R4.F33.B84 R4.F33.B70 R4.F33.B42 R4.F33.B28 R4.F33.B14 R4.F33.B0 R4.F32.B249 R4.F32.B235 R4.F32.B221 R4.F32.B207 R4.F32.B179 R4.F32.B165 R4.F32.B151 R4.F32.B137 R4.F32.B119 R4.F32.B105 R4.F32.B91 R4.F32.B77 R4.F32.B49 R4.F32.B35 R4.F32.B21 R4.F32.B7 R4.F32.B242 R4.F32.B228 R4.F32.B214 R4.F32.B200 R4.F32.B172 R4.F32.B158 R4.F32.B144 R4.F32.B130 R4.F32.B112 R4.F32.B98 R4.F32.B84 R4.F32.B70 R4.F32.B42 R4.F32.B28 R4.F32.B14 R4.F32.B0 R4.F35.B250 R4.F35.B236 R4.F35.B222 R4.F35.B208 R4.F35.B180 R4.F35.B166 R4.F35.B152 R4.F35.B138 R4.F35.B120 R4.F35.B106 R4.F35.B92 R4.F35.B78 R4.F35.B50 R4.F35.B36 R4.F35.B22 R4.F35.B8 R4.F35.B243 R4.F35.B229 R4.F35.B215 R4.F35.B201 R4.F35.B173 R4.F35.B159 R4.F35.B145 R4.F35.B131 R4.F35.B113 R4.F35.B99 R4.F35.B85 R4.F35.B71 R4.F35.B43 R4.F35.B29 R4.F35.B15 R4.F35.B1 R4.F34.B250 R4.F34.B236 R4.F34.B222 R4.F34.B208 R4.F34.B180 R4.F34.B166 R4.F34.B152 R4.F34.B138 R4.F34.B120 R4.F34.B106 R4.F34.B92 R4.F34.B78 R4.F34.B50 R4.F34.B36 R4.F34.B22 R4.F34.B8 R4.F34.B243 R4.F34.B229 R4.F34.B215 R4.F34.B201 R4.F34.B173 R4.F34.B159 R4.F34.B145 R4.F34.B131 R4.F34.B113 R4.F34.B99 R4.F34.B85 R4.F34.B71 R4.F34.B43 R4.F34.B29 R4.F34.B15 R4.F34.B1 R4.F33.B250 R4.F33.B236 R4.F33.B222 R4.F33.B208 R4.F33.B180 R4.F33.B166 R4.F33.B152 R4.F33.B138 R4.F33.B120 R4.F33.B106 R4.F33.B92 R4.F33.B78 R4.F33.B50 R4.F33.B36 R4.F33.B22 R4.F33.B8 R4.F33.B243 R4.F33.B229 R4.F33.B215 R4.F33.B201 R4.F33.B173 R4.F33.B159 R4.F33.B145 R4.F33.B131 R4.F33.B113 R4.F33.B99 R4.F33.B85 R4.F33.B71 R4.F33.B43 R4.F33.B29 R4.F33.B15 R4.F33.B1 R4.F32.B250 R4.F32.B236 R4.F32.B222 R4.F32.B208 R4.F32.B180 R4.F32.B166 R4.F32.B152 R4.F32.B138 R4.F32.B120 R4.F32.B106 R4.F32.B92 R4.F32.B78 R4.F32.B50 R4.F32.B36 R4.F32.B22 R4.F32.B8 R4.F32.B243 R4.F32.B229 R4.F32.B215 R4.F32.B201 R4.F32.B173 R4.F32.B159 R4.F32.B145 R4.F32.B131 R4.F32.B113 R4.F32.B99 R4.F32.B85 R4.F32.B71 R4.F32.B43 R4.F32.B29 R4.F32.B15 R4.F32.B1 R4.F35.B251 R4.F35.B237 R4.F35.B223 R4.F35.B209 R4.F35.B181 R4.F35.B167 R4.F35.B153 R4.F35.B139 R4.F35.B121 R4.F35.B107 R4.F35.B93 R4.F35.B79 R4.F35.B51 R4.F35.B37 R4.F35.B23 R4.F35.B9 R4.F35.B244 R4.F35.B230 R4.F35.B216 R4.F35.B202 R4.F35.B174 R4.F35.B160 R4.F35.B146 R4.F35.B132 R4.F35.B114 R4.F35.B100 R4.F35.B86 R4.F35.B72 R4.F35.B44 R4.F35.B30 R4.F35.B16 R4.F35.B2 R4.F34.B251 R4.F34.B237 R4.F34.B223 R4.F34.B209 R4.F34.B181 R4.F34.B167 R4.F34.B153 R4.F34.B139 R4.F34.B121 R4.F34.B107 R4.F34.B93 R4.F34.B79 R4.F34.B51 R4.F34.B37 R4.F34.B23 R4.F34.B9 R4.F34.B244 R4.F34.B230 R4.F34.B216 R4.F34.B202 R4.F34.B174 R4.F34.B160 R4.F34.B146 R4.F34.B132 R4.F34.B114 R4.F34.B100 R4.F34.B86 R4.F34.B72 R4.F34.B44 R4.F34.B30 R4.F34.B16 R4.F34.B2 R4.F33.B251 R4.F33.B237 R4.F33.B223 R4.F33.B209 R4.F33.B181 R4.F33.B167 R4.F33.B153 R4.F33.B139 R4.F33.B121 R4.F33.B107 R4.F33.B93 R4.F33.B79 R4.F33.B51 R4.F33.B37 R4.F33.B23 R4.F33.B9 R4.F33.B244 R4.F33.B230 R4.F33.B216 R4.F33.B202 R4.F33.B174 R4.F33.B160 R4.F33.B146 R4.F33.B132 R4.F33.B114 R4.F33.B100 R4.F33.B86 R4.F33.B72 R4.F33.B44 R4.F33.B30 R4.F33.B16 R4.F33.B2 R4.F32.B251 R4.F32.B237 R4.F32.B223 R4.F32.B209 R4.F32.B181 R4.F32.B167 R4.F32.B153 R4.F32.B139 R4.F32.B121 R4.F32.B107 R4.F32.B93 R4.F32.B79 R4.F32.B51 R4.F32.B37 R4.F32.B23 R4.F32.B9 R4.F32.B244 R4.F32.B230 R4.F32.B216 R4.F32.B202 R4.F32.B174 R4.F32.B160 R4.F32.B146 R4.F32.B132 R4.F32.B114 R4.F32.B100 R4.F32.B86 R4.F32.B72 R4.F32.B44 R4.F32.B30 R4.F32.B16 R4.F32.B2 R4.F35.B252 R4.F35.B238 R4.F35.B224 R4.F35.B210 R4.F35.B182 R4.F35.B168 R4.F35.B154 R4.F35.B140 R4.F35.B122 R4.F35.B108 R4.F35.B94 R4.F35.B80 R4.F35.B52 R4.F35.B38 R4.F35.B24 R4.F35.B10 R4.F35.B245 R4.F35.B231 R4.F35.B217 R4.F35.B203 R4.F35.B175 R4.F35.B161 R4.F35.B147 R4.F35.B133 R4.F35.B115 R4.F35.B101 R4.F35.B87 R4.F35.B73 R4.F35.B45 R4.F35.B31 R4.F35.B17 R4.F35.B3 R4.F34.B252 R4.F34.B238 R4.F34.B224 R4.F34.B210 R4.F34.B182 R4.F34.B168 R4.F34.B154 R4.F34.B140 R4.F34.B122 R4.F34.B108 R4.F34.B94 R4.F34.B80 R4.F34.B52 R4.F34.B38 R4.F34.B24 R4.F34.B10 R4.F34.B245 R4.F34.B231 R4.F34.B217 R4.F34.B203 R4.F34.B175 R4.F34.B161 R4.F34.B147 R4.F34.B133 R4.F34.B115 R4.F34.B101 R4.F34.B87 R4.F34.B73 R4.F34.B45 R4.F34.B31 R4.F34.B17 R4.F34.B3 R4.F33.B252 R4.F33.B238 R4.F33.B224 R4.F33.B210 R4.F33.B182 R4.F33.B168 R4.F33.B154 R4.F33.B140 R4.F33.B122 R4.F33.B108 R4.F33.B94 R4.F33.B80 R4.F33.B52 R4.F33.B38 R4.F33.B24 R4.F33.B10 R4.F33.B245 R4.F33.B231 R4.F33.B217 R4.F33.B203 R4.F33.B175 R4.F33.B161 R4.F33.B147 R4.F33.B133 R4.F33.B115 R4.F33.B101 R4.F33.B87 R4.F33.B73 R4.F33.B45 R4.F33.B31 R4.F33.B17 R4.F33.B3 R4.F32.B252 R4.F32.B238 R4.F32.B224 R4.F32.B210 R4.F32.B182 R4.F32.B168 R4.F32.B154 R4.F32.B140 R4.F32.B122 R4.F32.B108 R4.F32.B94 R4.F32.B80 R4.F32.B52 R4.F32.B38 R4.F32.B24 R4.F32.B10 R4.F32.B245 R4.F32.B231 R4.F32.B217 R4.F32.B203 R4.F32.B175 R4.F32.B161 R4.F32.B147 R4.F32.B133 R4.F32.B115 R4.F32.B101 R4.F32.B87 R4.F32.B73 R4.F32.B45 R4.F32.B31 R4.F32.B17 R4.F32.B3 R4.F35.B253 R4.F35.B239 R4.F35.B225 R4.F35.B211 R4.F35.B183 R4.F35.B169 R4.F35.B155 R4.F35.B141 R4.F35.B123 R4.F35.B109 R4.F35.B95 R4.F35.B81 R4.F35.B53 R4.F35.B39 R4.F35.B25 R4.F35.B11 R4.F35.B246 R4.F35.B232 R4.F35.B218 R4.F35.B204 R4.F35.B176 R4.F35.B162 R4.F35.B148 R4.F35.B134 R4.F35.B116 R4.F35.B102 R4.F35.B88 R4.F35.B74 R4.F35.B46 R4.F35.B32 R4.F35.B18 R4.F35.B4 R4.F34.B253 R4.F34.B239 R4.F34.B225 R4.F34.B211 R4.F34.B183 R4.F34.B169 R4.F34.B155 R4.F34.B141 R4.F34.B123 R4.F34.B109 R4.F34.B95 R4.F34.B81 R4.F34.B53 R4.F34.B39 R4.F34.B25 R4.F34.B11 R4.F34.B246 R4.F34.B232 R4.F34.B218 R4.F34.B204 R4.F34.B176 R4.F34.B162 R4.F34.B148 R4.F34.B134 R4.F34.B116 R4.F34.B102 R4.F34.B88 R4.F34.B74 R4.F34.B46 R4.F34.B32 R4.F34.B18 R4.F34.B4 R4.F33.B253 R4.F33.B239 R4.F33.B225 R4.F33.B211 R4.F33.B183 R4.F33.B169 R4.F33.B155 R4.F33.B141 R4.F33.B123 R4.F33.B109 R4.F33.B95 R4.F33.B81 R4.F33.B53 R4.F33.B39 R4.F33.B25 R4.F33.B11 R4.F33.B246 R4.F33.B232 R4.F33.B218 R4.F33.B204 R4.F33.B176 R4.F33.B162 R4.F33.B148 R4.F33.B134 R4.F33.B116 R4.F33.B102 R4.F33.B88 R4.F33.B74 R4.F33.B46 R4.F33.B32 R4.F33.B18 R4.F33.B4 R4.F32.B253 R4.F32.B239 R4.F32.B225 R4.F32.B211 R4.F32.B183 R4.F32.B169 R4.F32.B155 R4.F32.B141 R4.F32.B123 R4.F32.B109 R4.F32.B95 R4.F32.B81 R4.F32.B53 R4.F32.B39 R4.F32.B25 R4.F32.B11 R4.F32.B246 R4.F32.B232 R4.F32.B218 R4.F32.B204 R4.F32.B176 R4.F32.B162 R4.F32.B148 R4.F32.B134 R4.F32.B116 R4.F32.B102 R4.F32.B88 R4.F32.B74 R4.F32.B46 R4.F32.B32 R4.F32.B18 R4.F32.B4 R4.F35.B254 R4.F35.B240 R4.F35.B226 R4.F35.B212 R4.F35.B184 R4.F35.B170 R4.F35.B156 R4.F35.B142 R4.F35.B124 R4.F35.B110 R4.F35.B96 R4.F35.B82 R4.F35.B54 R4.F35.B40 R4.F35.B26 R4.F35.B12 R4.F35.B247 R4.F35.B233 R4.F35.B219 R4.F35.B205 R4.F35.B177 R4.F35.B163 R4.F35.B149 R4.F35.B135 R4.F35.B117 R4.F35.B103 R4.F35.B89 R4.F35.B75 R4.F35.B47 R4.F35.B33 R4.F35.B19 R4.F35.B5 R4.F34.B254 R4.F34.B240 R4.F34.B226 R4.F34.B212 R4.F34.B184 R4.F34.B170 R4.F34.B156 R4.F34.B142 R4.F34.B124 R4.F34.B110 R4.F34.B96 R4.F34.B82 R4.F34.B54 R4.F34.B40 R4.F34.B26 R4.F34.B12 R4.F34.B247 R4.F34.B233 R4.F34.B219 R4.F34.B205 R4.F34.B177 R4.F34.B163 R4.F34.B149 R4.F34.B135 R4.F34.B117 R4.F34.B103 R4.F34.B89 R4.F34.B75 R4.F34.B47 R4.F34.B33 R4.F34.B19 R4.F34.B5 R4.F33.B254 R4.F33.B240 R4.F33.B226 R4.F33.B212 R4.F33.B184 R4.F33.B170 R4.F33.B156 R4.F33.B142 R4.F33.B124 R4.F33.B110 R4.F33.B96 R4.F33.B82 R4.F33.B54 R4.F33.B40 R4.F33.B26 R4.F33.B12 R4.F33.B247 R4.F33.B233 R4.F33.B219 R4.F33.B205 R4.F33.B177 R4.F33.B163 R4.F33.B149 R4.F33.B135 R4.F33.B117 R4.F33.B103 R4.F33.B89 R4.F33.B75 R4.F33.B47 R4.F33.B33 R4.F33.B19 R4.F33.B5 R4.F32.B254 R4.F32.B240 R4.F32.B226 R4.F32.B212 R4.F32.B184 R4.F32.B170 R4.F32.B156 R4.F32.B142 R4.F32.B124 R4.F32.B110 R4.F32.B96 R4.F32.B82 R4.F32.B54 R4.F32.B40 R4.F32.B26 R4.F32.B12 R4.F32.B247 R4.F32.B233 R4.F32.B219 R4.F32.B205 R4.F32.B177 R4.F32.B163 R4.F32.B149 R4.F32.B135 R4.F32.B117 R4.F32.B103 R4.F32.B89 R4.F32.B75 R4.F32.B47 R4.F32.B33 R4.F32.B19 R4.F32.B5 R4.F35.B255 R4.F35.B241 R4.F35.B227 R4.F35.B213 R4.F35.B185 R4.F35.B171 R4.F35.B157 R4.F35.B143 R4.F35.B125 R4.F35.B111 R4.F35.B97 R4.F35.B83 R4.F35.B55 R4.F35.B41 R4.F35.B27 R4.F35.B13 R4.F35.B248 R4.F35.B234 R4.F35.B220 R4.F35.B206 R4.F35.B178 R4.F35.B164 R4.F35.B150 R4.F35.B136 R4.F35.B118 R4.F35.B104 R4.F35.B90 R4.F35.B76 R4.F35.B48 R4.F35.B34 R4.F35.B20 R4.F35.B6 R4.F34.B255 R4.F34.B241 R4.F34.B227 R4.F34.B213 R4.F34.B185 R4.F34.B171 R4.F34.B157 R4.F34.B143 R4.F34.B125 R4.F34.B111 R4.F34.B97 R4.F34.B83 R4.F34.B55 R4.F34.B41 R4.F34.B27 R4.F34.B13 R4.F34.B248 R4.F34.B234 R4.F34.B220 R4.F34.B206 R4.F34.B178 R4.F34.B164 R4.F34.B150 R4.F34.B136 R4.F34.B118 R4.F34.B104 R4.F34.B90 R4.F34.B76 R4.F34.B48 R4.F34.B34 R4.F34.B20 R4.F34.B6 R4.F33.B255 R4.F33.B241 R4.F33.B227 R4.F33.B213 R4.F33.B185 R4.F33.B171 R4.F33.B157 R4.F33.B143 R4.F33.B125 R4.F33.B111 R4.F33.B97 R4.F33.B83 R4.F33.B55 R4.F33.B41 R4.F33.B27 R4.F33.B13 R4.F33.B248 R4.F33.B234 R4.F33.B220 R4.F33.B206 R4.F33.B178 R4.F33.B164 R4.F33.B150 R4.F33.B136 R4.F33.B118 R4.F33.B104 R4.F33.B90 R4.F33.B76 R4.F33.B48 R4.F33.B34 R4.F33.B20 R4.F33.B6 R4.F32.B255 R4.F32.B241 R4.F32.B227 R4.F32.B213 R4.F32.B185 R4.F32.B171 R4.F32.B157 R4.F32.B143 R4.F32.B125 R4.F32.B111 R4.F32.B97 R4.F32.B83 R4.F32.B55 R4.F32.B41 R4.F32.B27 R4.F32.B13 R4.F32.B248 R4.F32.B234 R4.F32.B220 R4.F32.B206 R4.F32.B178 R4.F32.B164 R4.F32.B150 R4.F32.B136 R4.F32.B118 R4.F32.B104 R4.F32.B90 R4.F32.B76 R4.F32.B48 R4.F32.B34 R4.F32.B20 R4.F32.B6 R4.F31.B249 R4.F31.B235 R4.F31.B221 R4.F31.B207 R4.F31.B179 R4.F31.B165 R4.F31.B151 R4.F31.B137 R4.F31.B119 R4.F31.B105 R4.F31.B91 R4.F31.B77 R4.F31.B49 R4.F31.B35 R4.F31.B21 R4.F31.B7 R4.F31.B242 R4.F31.B228 R4.F31.B214 R4.F31.B200 R4.F31.B172 R4.F31.B158 R4.F31.B144 R4.F31.B130 R4.F31.B112 R4.F31.B98 R4.F31.B84 R4.F31.B70 R4.F31.B42 R4.F31.B28 R4.F31.B14 R4.F31.B0 R4.F30.B249 R4.F30.B235 R4.F30.B221 R4.F30.B207 R4.F30.B179 R4.F30.B165 R4.F30.B151 R4.F30.B137 R4.F30.B119 R4.F30.B105 R4.F30.B91 R4.F30.B77 R4.F30.B49 R4.F30.B35 R4.F30.B21 R4.F30.B7 R4.F30.B242 R4.F30.B228 R4.F30.B214 R4.F30.B200 R4.F30.B172 R4.F30.B158 R4.F30.B144 R4.F30.B130 R4.F30.B112 R4.F30.B98 R4.F30.B84 R4.F30.B70 R4.F30.B42 R4.F30.B28 R4.F30.B14 R4.F30.B0 R4.F29.B249 R4.F29.B235 R4.F29.B221 R4.F29.B207 R4.F29.B179 R4.F29.B165 R4.F29.B151 R4.F29.B137 R4.F29.B119 R4.F29.B105 R4.F29.B91 R4.F29.B77 R4.F29.B49 R4.F29.B35 R4.F29.B21 R4.F29.B7 R4.F29.B242 R4.F29.B228 R4.F29.B214 R4.F29.B200 R4.F29.B172 R4.F29.B158 R4.F29.B144 R4.F29.B130 R4.F29.B112 R4.F29.B98 R4.F29.B84 R4.F29.B70 R4.F29.B42 R4.F29.B28 R4.F29.B14 R4.F29.B0 R4.F28.B249 R4.F28.B235 R4.F28.B221 R4.F28.B207 R4.F28.B179 R4.F28.B165 R4.F28.B151 R4.F28.B137 R4.F28.B119 R4.F28.B105 R4.F28.B91 R4.F28.B77 R4.F28.B49 R4.F28.B35 R4.F28.B21 R4.F28.B7 R4.F28.B242 R4.F28.B228 R4.F28.B214 R4.F28.B200 R4.F28.B172 R4.F28.B158 R4.F28.B144 R4.F28.B130 R4.F28.B112 R4.F28.B98 R4.F28.B84 R4.F28.B70 R4.F28.B42 R4.F28.B28 R4.F28.B14 R4.F28.B0 R4.F31.B250 R4.F31.B236 R4.F31.B222 R4.F31.B208 R4.F31.B180 R4.F31.B166 R4.F31.B152 R4.F31.B138 R4.F31.B120 R4.F31.B106 R4.F31.B92 R4.F31.B78 R4.F31.B50 R4.F31.B36 R4.F31.B22 R4.F31.B8 R4.F31.B243 R4.F31.B229 R4.F31.B215 R4.F31.B201 R4.F31.B173 R4.F31.B159 R4.F31.B145 R4.F31.B131 R4.F31.B113 R4.F31.B99 R4.F31.B85 R4.F31.B71 R4.F31.B43 R4.F31.B29 R4.F31.B15 R4.F31.B1 R4.F30.B250 R4.F30.B236 R4.F30.B222 R4.F30.B208 R4.F30.B180 R4.F30.B166 R4.F30.B152 R4.F30.B138 R4.F30.B120 R4.F30.B106 R4.F30.B92 R4.F30.B78 R4.F30.B50 R4.F30.B36 R4.F30.B22 R4.F30.B8 R4.F30.B243 R4.F30.B229 R4.F30.B215 R4.F30.B201 R4.F30.B173 R4.F30.B159 R4.F30.B145 R4.F30.B131 R4.F30.B113 R4.F30.B99 R4.F30.B85 R4.F30.B71 R4.F30.B43 R4.F30.B29 R4.F30.B15 R4.F30.B1 R4.F29.B250 R4.F29.B236 R4.F29.B222 R4.F29.B208 R4.F29.B180 R4.F29.B166 R4.F29.B152 R4.F29.B138 R4.F29.B120 R4.F29.B106 R4.F29.B92 R4.F29.B78 R4.F29.B50 R4.F29.B36 R4.F29.B22 R4.F29.B8 R4.F29.B243 R4.F29.B229 R4.F29.B215 R4.F29.B201 R4.F29.B173 R4.F29.B159 R4.F29.B145 R4.F29.B131 R4.F29.B113 R4.F29.B99 R4.F29.B85 R4.F29.B71 R4.F29.B43 R4.F29.B29 R4.F29.B15 R4.F29.B1 R4.F28.B250 R4.F28.B236 R4.F28.B222 R4.F28.B208 R4.F28.B180 R4.F28.B166 R4.F28.B152 R4.F28.B138 R4.F28.B120 R4.F28.B106 R4.F28.B92 R4.F28.B78 R4.F28.B50 R4.F28.B36 R4.F28.B22 R4.F28.B8 R4.F28.B243 R4.F28.B229 R4.F28.B215 R4.F28.B201 R4.F28.B173 R4.F28.B159 R4.F28.B145 R4.F28.B131 R4.F28.B113 R4.F28.B99 R4.F28.B85 R4.F28.B71 R4.F28.B43 R4.F28.B29 R4.F28.B15 R4.F28.B1 R4.F31.B251 R4.F31.B237 R4.F31.B223 R4.F31.B209 R4.F31.B181 R4.F31.B167 R4.F31.B153 R4.F31.B139 R4.F31.B121 R4.F31.B107 R4.F31.B93 R4.F31.B79 R4.F31.B51 R4.F31.B37 R4.F31.B23 R4.F31.B9 R4.F31.B244 R4.F31.B230 R4.F31.B216 R4.F31.B202 R4.F31.B174 R4.F31.B160 R4.F31.B146 R4.F31.B132 R4.F31.B114 R4.F31.B100 R4.F31.B86 R4.F31.B72 R4.F31.B44 R4.F31.B30 R4.F31.B16 R4.F31.B2 R4.F30.B251 R4.F30.B237 R4.F30.B223 R4.F30.B209 R4.F30.B181 R4.F30.B167 R4.F30.B153 R4.F30.B139 R4.F30.B121 R4.F30.B107 R4.F30.B93 R4.F30.B79 R4.F30.B51 R4.F30.B37 R4.F30.B23 R4.F30.B9 R4.F30.B244 R4.F30.B230 R4.F30.B216 R4.F30.B202 R4.F30.B174 R4.F30.B160 R4.F30.B146 R4.F30.B132 R4.F30.B114 R4.F30.B100 R4.F30.B86 R4.F30.B72 R4.F30.B44 R4.F30.B30 R4.F30.B16 R4.F30.B2 R4.F29.B251 R4.F29.B237 R4.F29.B223 R4.F29.B209 R4.F29.B181 R4.F29.B167 R4.F29.B153 R4.F29.B139 R4.F29.B121 R4.F29.B107 R4.F29.B93 R4.F29.B79 R4.F29.B51 R4.F29.B37 R4.F29.B23 R4.F29.B9 R4.F29.B244 R4.F29.B230 R4.F29.B216 R4.F29.B202 R4.F29.B174 R4.F29.B160 R4.F29.B146 R4.F29.B132 R4.F29.B114 R4.F29.B100 R4.F29.B86 R4.F29.B72 R4.F29.B44 R4.F29.B30 R4.F29.B16 R4.F29.B2 R4.F28.B251 R4.F28.B237 R4.F28.B223 R4.F28.B209 R4.F28.B181 R4.F28.B167 R4.F28.B153 R4.F28.B139 R4.F28.B121 R4.F28.B107 R4.F28.B93 R4.F28.B79 R4.F28.B51 R4.F28.B37 R4.F28.B23 R4.F28.B9 R4.F28.B244 R4.F28.B230 R4.F28.B216 R4.F28.B202 R4.F28.B174 R4.F28.B160 R4.F28.B146 R4.F28.B132 R4.F28.B114 R4.F28.B100 R4.F28.B86 R4.F28.B72 R4.F28.B44 R4.F28.B30 R4.F28.B16 R4.F28.B2 R4.F31.B252 R4.F31.B238 R4.F31.B224 R4.F31.B210 R4.F31.B182 R4.F31.B168 R4.F31.B154 R4.F31.B140 R4.F31.B122 R4.F31.B108 R4.F31.B94 R4.F31.B80 R4.F31.B52 R4.F31.B38 R4.F31.B24 R4.F31.B10 R4.F31.B245 R4.F31.B231 R4.F31.B217 R4.F31.B203 R4.F31.B175 R4.F31.B161 R4.F31.B147 R4.F31.B133 R4.F31.B115 R4.F31.B101 R4.F31.B87 R4.F31.B73 R4.F31.B45 R4.F31.B31 R4.F31.B17 R4.F31.B3 R4.F30.B252 R4.F30.B238 R4.F30.B224 R4.F30.B210 R4.F30.B182 R4.F30.B168 R4.F30.B154 R4.F30.B140 R4.F30.B122 R4.F30.B108 R4.F30.B94 R4.F30.B80 R4.F30.B52 R4.F30.B38 R4.F30.B24 R4.F30.B10 R4.F30.B245 R4.F30.B231 R4.F30.B217 R4.F30.B203 R4.F30.B175 R4.F30.B161 R4.F30.B147 R4.F30.B133 R4.F30.B115 R4.F30.B101 R4.F30.B87 R4.F30.B73 R4.F30.B45 R4.F30.B31 R4.F30.B17 R4.F30.B3 R4.F29.B252 R4.F29.B238 R4.F29.B224 R4.F29.B210 R4.F29.B182 R4.F29.B168 R4.F29.B154 R4.F29.B140 R4.F29.B122 R4.F29.B108 R4.F29.B94 R4.F29.B80 R4.F29.B52 R4.F29.B38 R4.F29.B24 R4.F29.B10 R4.F29.B245 R4.F29.B231 R4.F29.B217 R4.F29.B203 R4.F29.B175 R4.F29.B161 R4.F29.B147 R4.F29.B133 R4.F29.B115 R4.F29.B101 R4.F29.B87 R4.F29.B73 R4.F29.B45 R4.F29.B31 R4.F29.B17 R4.F29.B3 R4.F28.B252 R4.F28.B238 R4.F28.B224 R4.F28.B210 R4.F28.B182 R4.F28.B168 R4.F28.B154 R4.F28.B140 R4.F28.B122 R4.F28.B108 R4.F28.B94 R4.F28.B80 R4.F28.B52 R4.F28.B38 R4.F28.B24 R4.F28.B10 R4.F28.B245 R4.F28.B231 R4.F28.B217 R4.F28.B203 R4.F28.B175 R4.F28.B161 R4.F28.B147 R4.F28.B133 R4.F28.B115 R4.F28.B101 R4.F28.B87 R4.F28.B73 R4.F28.B45 R4.F28.B31 R4.F28.B17 R4.F28.B3 R4.F31.B253 R4.F31.B239 R4.F31.B225 R4.F31.B211 R4.F31.B183 R4.F31.B169 R4.F31.B155 R4.F31.B141 R4.F31.B123 R4.F31.B109 R4.F31.B95 R4.F31.B81 R4.F31.B53 R4.F31.B39 R4.F31.B25 R4.F31.B11 R4.F31.B246 R4.F31.B232 R4.F31.B218 R4.F31.B204 R4.F31.B176 R4.F31.B162 R4.F31.B148 R4.F31.B134 R4.F31.B116 R4.F31.B102 R4.F31.B88 R4.F31.B74 R4.F31.B46 R4.F31.B32 R4.F31.B18 R4.F31.B4 R4.F30.B253 R4.F30.B239 R4.F30.B225 R4.F30.B211 R4.F30.B183 R4.F30.B169 R4.F30.B155 R4.F30.B141 R4.F30.B123 R4.F30.B109 R4.F30.B95 R4.F30.B81 R4.F30.B53 R4.F30.B39 R4.F30.B25 R4.F30.B11 R4.F30.B246 R4.F30.B232 R4.F30.B218 R4.F30.B204 R4.F30.B176 R4.F30.B162 R4.F30.B148 R4.F30.B134 R4.F30.B116 R4.F30.B102 R4.F30.B88 R4.F30.B74 R4.F30.B46 R4.F30.B32 R4.F30.B18 R4.F30.B4 R4.F29.B253 R4.F29.B239 R4.F29.B225 R4.F29.B211 R4.F29.B183 R4.F29.B169 R4.F29.B155 R4.F29.B141 R4.F29.B123 R4.F29.B109 R4.F29.B95 R4.F29.B81 R4.F29.B53 R4.F29.B39 R4.F29.B25 R4.F29.B11 R4.F29.B246 R4.F29.B232 R4.F29.B218 R4.F29.B204 R4.F29.B176 R4.F29.B162 R4.F29.B148 R4.F29.B134 R4.F29.B116 R4.F29.B102 R4.F29.B88 R4.F29.B74 R4.F29.B46 R4.F29.B32 R4.F29.B18 R4.F29.B4 R4.F28.B253 R4.F28.B239 R4.F28.B225 R4.F28.B211 R4.F28.B183 R4.F28.B169 R4.F28.B155 R4.F28.B141 R4.F28.B123 R4.F28.B109 R4.F28.B95 R4.F28.B81 R4.F28.B53 R4.F28.B39 R4.F28.B25 R4.F28.B11 R4.F28.B246 R4.F28.B232 R4.F28.B218 R4.F28.B204 R4.F28.B176 R4.F28.B162 R4.F28.B148 R4.F28.B134 R4.F28.B116 R4.F28.B102 R4.F28.B88 R4.F28.B74 R4.F28.B46 R4.F28.B32 R4.F28.B18 R4.F28.B4 R4.F31.B254 R4.F31.B240 R4.F31.B226 R4.F31.B212 R4.F31.B184 R4.F31.B170 R4.F31.B156 R4.F31.B142 R4.F31.B124 R4.F31.B110 R4.F31.B96 R4.F31.B82 R4.F31.B54 R4.F31.B40 R4.F31.B26 R4.F31.B12 R4.F31.B247 R4.F31.B233 R4.F31.B219 R4.F31.B205 R4.F31.B177 R4.F31.B163 R4.F31.B149 R4.F31.B135 R4.F31.B117 R4.F31.B103 R4.F31.B89 R4.F31.B75 R4.F31.B47 R4.F31.B33 R4.F31.B19 R4.F31.B5 R4.F30.B254 R4.F30.B240 R4.F30.B226 R4.F30.B212 R4.F30.B184 R4.F30.B170 R4.F30.B156 R4.F30.B142 R4.F30.B124 R4.F30.B110 R4.F30.B96 R4.F30.B82 R4.F30.B54 R4.F30.B40 R4.F30.B26 R4.F30.B12 R4.F30.B247 R4.F30.B233 R4.F30.B219 R4.F30.B205 R4.F30.B177 R4.F30.B163 R4.F30.B149 R4.F30.B135 R4.F30.B117 R4.F30.B103 R4.F30.B89 R4.F30.B75 R4.F30.B47 R4.F30.B33 R4.F30.B19 R4.F30.B5 R4.F29.B254 R4.F29.B240 R4.F29.B226 R4.F29.B212 R4.F29.B184 R4.F29.B170 R4.F29.B156 R4.F29.B142 R4.F29.B124 R4.F29.B110 R4.F29.B96 R4.F29.B82 R4.F29.B54 R4.F29.B40 R4.F29.B26 R4.F29.B12 R4.F29.B247 R4.F29.B233 R4.F29.B219 R4.F29.B205 R4.F29.B177 R4.F29.B163 R4.F29.B149 R4.F29.B135 R4.F29.B117 R4.F29.B103 R4.F29.B89 R4.F29.B75 R4.F29.B47 R4.F29.B33 R4.F29.B19 R4.F29.B5 R4.F28.B254 R4.F28.B240 R4.F28.B226 R4.F28.B212 R4.F28.B184 R4.F28.B170 R4.F28.B156 R4.F28.B142 R4.F28.B124 R4.F28.B110 R4.F28.B96 R4.F28.B82 R4.F28.B54 R4.F28.B40 R4.F28.B26 R4.F28.B12 R4.F28.B247 R4.F28.B233 R4.F28.B219 R4.F28.B205 R4.F28.B177 R4.F28.B163 R4.F28.B149 R4.F28.B135 R4.F28.B117 R4.F28.B103 R4.F28.B89 R4.F28.B75 R4.F28.B47 R4.F28.B33 R4.F28.B19 R4.F28.B5 R4.F31.B255 R4.F31.B241 R4.F31.B227 R4.F31.B213 R4.F31.B185 R4.F31.B171 R4.F31.B157 R4.F31.B143 R4.F31.B125 R4.F31.B111 R4.F31.B97 R4.F31.B83 R4.F31.B55 R4.F31.B41 R4.F31.B27 R4.F31.B13 R4.F31.B248 R4.F31.B234 R4.F31.B220 R4.F31.B206 R4.F31.B178 R4.F31.B164 R4.F31.B150 R4.F31.B136 R4.F31.B118 R4.F31.B104 R4.F31.B90 R4.F31.B76 R4.F31.B48 R4.F31.B34 R4.F31.B20 R4.F31.B6 R4.F30.B255 R4.F30.B241 R4.F30.B227 R4.F30.B213 R4.F30.B185 R4.F30.B171 R4.F30.B157 R4.F30.B143 R4.F30.B125 R4.F30.B111 R4.F30.B97 R4.F30.B83 R4.F30.B55 R4.F30.B41 R4.F30.B27 R4.F30.B13 R4.F30.B248 R4.F30.B234 R4.F30.B220 R4.F30.B206 R4.F30.B178 R4.F30.B164 R4.F30.B150 R4.F30.B136 R4.F30.B118 R4.F30.B104 R4.F30.B90 R4.F30.B76 R4.F30.B48 R4.F30.B34 R4.F30.B20 R4.F30.B6 R4.F29.B255 R4.F29.B241 R4.F29.B227 R4.F29.B213 R4.F29.B185 R4.F29.B171 R4.F29.B157 R4.F29.B143 R4.F29.B125 R4.F29.B111 R4.F29.B97 R4.F29.B83 R4.F29.B55 R4.F29.B41 R4.F29.B27 R4.F29.B13 R4.F29.B248 R4.F29.B234 R4.F29.B220 R4.F29.B206 R4.F29.B178 R4.F29.B164 R4.F29.B150 R4.F29.B136 R4.F29.B118 R4.F29.B104 R4.F29.B90 R4.F29.B76 R4.F29.B48 R4.F29.B34 R4.F29.B20 R4.F29.B6 R4.F28.B255 R4.F28.B241 R4.F28.B227 R4.F28.B213 R4.F28.B185 R4.F28.B171 R4.F28.B157 R4.F28.B143 R4.F28.B125 R4.F28.B111 R4.F28.B97 R4.F28.B83 R4.F28.B55 R4.F28.B41 R4.F28.B27 R4.F28.B13 R4.F28.B248 R4.F28.B234 R4.F28.B220 R4.F28.B206 R4.F28.B178 R4.F28.B164 R4.F28.B150 R4.F28.B136 R4.F28.B118 R4.F28.B104 R4.F28.B90 R4.F28.B76 R4.F28.B48 R4.F28.B34 R4.F28.B20 R4.F28.B6 R4.F27.B249 R4.F27.B235 R4.F27.B221 R4.F27.B207 R4.F27.B179 R4.F27.B165 R4.F27.B151 R4.F27.B137 R4.F27.B119 R4.F27.B105 R4.F27.B91 R4.F27.B77 R4.F27.B49 R4.F27.B35 R4.F27.B21 R4.F27.B7 R4.F27.B242 R4.F27.B228 R4.F27.B214 R4.F27.B200 R4.F27.B172 R4.F27.B158 R4.F27.B144 R4.F27.B130 R4.F27.B112 R4.F27.B98 R4.F27.B84 R4.F27.B70 R4.F27.B42 R4.F27.B28 R4.F27.B14 R4.F27.B0 R4.F26.B249 R4.F26.B235 R4.F26.B221 R4.F26.B207 R4.F26.B179 R4.F26.B165 R4.F26.B151 R4.F26.B137 R4.F26.B119 R4.F26.B105 R4.F26.B91 R4.F26.B77 R4.F26.B49 R4.F26.B35 R4.F26.B21 R4.F26.B7 R4.F26.B242 R4.F26.B228 R4.F26.B214 R4.F26.B200 R4.F26.B172 R4.F26.B158 R4.F26.B144 R4.F26.B130 R4.F26.B112 R4.F26.B98 R4.F26.B84 R4.F26.B70 R4.F26.B42 R4.F26.B28 R4.F26.B14 R4.F26.B0 R4.F25.B249 R4.F25.B235 R4.F25.B221 R4.F25.B207 R4.F25.B179 R4.F25.B165 R4.F25.B151 R4.F25.B137 R4.F25.B119 R4.F25.B105 R4.F25.B91 R4.F25.B77 R4.F25.B49 R4.F25.B35 R4.F25.B21 R4.F25.B7 R4.F25.B242 R4.F25.B228 R4.F25.B214 R4.F25.B200 R4.F25.B172 R4.F25.B158 R4.F25.B144 R4.F25.B130 R4.F25.B112 R4.F25.B98 R4.F25.B84 R4.F25.B70 R4.F25.B42 R4.F25.B28 R4.F25.B14 R4.F25.B0 R4.F24.B249 R4.F24.B235 R4.F24.B221 R4.F24.B207 R4.F24.B179 R4.F24.B165 R4.F24.B151 R4.F24.B137 R4.F24.B119 R4.F24.B105 R4.F24.B91 R4.F24.B77 R4.F24.B49 R4.F24.B35 R4.F24.B21 R4.F24.B7 R4.F24.B242 R4.F24.B228 R4.F24.B214 R4.F24.B200 R4.F24.B172 R4.F24.B158 R4.F24.B144 R4.F24.B130 R4.F24.B112 R4.F24.B98 R4.F24.B84 R4.F24.B70 R4.F24.B42 R4.F24.B28 R4.F24.B14 R4.F24.B0 R4.F27.B250 R4.F27.B236 R4.F27.B222 R4.F27.B208 R4.F27.B180 R4.F27.B166 R4.F27.B152 R4.F27.B138 R4.F27.B120 R4.F27.B106 R4.F27.B92 R4.F27.B78 R4.F27.B50 R4.F27.B36 R4.F27.B22 R4.F27.B8 R4.F27.B243 R4.F27.B229 R4.F27.B215 R4.F27.B201 R4.F27.B173 R4.F27.B159 R4.F27.B145 R4.F27.B131 R4.F27.B113 R4.F27.B99 R4.F27.B85 R4.F27.B71 R4.F27.B43 R4.F27.B29 R4.F27.B15 R4.F27.B1 R4.F26.B250 R4.F26.B236 R4.F26.B222 R4.F26.B208 R4.F26.B180 R4.F26.B166 R4.F26.B152 R4.F26.B138 R4.F26.B120 R4.F26.B106 R4.F26.B92 R4.F26.B78 R4.F26.B50 R4.F26.B36 R4.F26.B22 R4.F26.B8 R4.F26.B243 R4.F26.B229 R4.F26.B215 R4.F26.B201 R4.F26.B173 R4.F26.B159 R4.F26.B145 R4.F26.B131 R4.F26.B113 R4.F26.B99 R4.F26.B85 R4.F26.B71 R4.F26.B43 R4.F26.B29 R4.F26.B15 R4.F26.B1 R4.F25.B250 R4.F25.B236 R4.F25.B222 R4.F25.B208 R4.F25.B180 R4.F25.B166 R4.F25.B152 R4.F25.B138 R4.F25.B120 R4.F25.B106 R4.F25.B92 R4.F25.B78 R4.F25.B50 R4.F25.B36 R4.F25.B22 R4.F25.B8 R4.F25.B243 R4.F25.B229 R4.F25.B215 R4.F25.B201 R4.F25.B173 R4.F25.B159 R4.F25.B145 R4.F25.B131 R4.F25.B113 R4.F25.B99 R4.F25.B85 R4.F25.B71 R4.F25.B43 R4.F25.B29 R4.F25.B15 R4.F25.B1 R4.F24.B250 R4.F24.B236 R4.F24.B222 R4.F24.B208 R4.F24.B180 R4.F24.B166 R4.F24.B152 R4.F24.B138 R4.F24.B120 R4.F24.B106 R4.F24.B92 R4.F24.B78 R4.F24.B50 R4.F24.B36 R4.F24.B22 R4.F24.B8 R4.F24.B243 R4.F24.B229 R4.F24.B215 R4.F24.B201 R4.F24.B173 R4.F24.B159 R4.F24.B145 R4.F24.B131 R4.F24.B113 R4.F24.B99 R4.F24.B85 R4.F24.B71 R4.F24.B43 R4.F24.B29 R4.F24.B15 R4.F24.B1 R4.F27.B251 R4.F27.B237 R4.F27.B223 R4.F27.B209 R4.F27.B181 R4.F27.B167 R4.F27.B153 R4.F27.B139 R4.F27.B121 R4.F27.B107 R4.F27.B93 R4.F27.B79 R4.F27.B51 R4.F27.B37 R4.F27.B23 R4.F27.B9 R4.F27.B244 R4.F27.B230 R4.F27.B216 R4.F27.B202 R4.F27.B174 R4.F27.B160 R4.F27.B146 R4.F27.B132 R4.F27.B114 R4.F27.B100 R4.F27.B86 R4.F27.B72 R4.F27.B44 R4.F27.B30 R4.F27.B16 R4.F27.B2 R4.F26.B251 R4.F26.B237 R4.F26.B223 R4.F26.B209 R4.F26.B181 R4.F26.B167 R4.F26.B153 R4.F26.B139 R4.F26.B121 R4.F26.B107 R4.F26.B93 R4.F26.B79 R4.F26.B51 R4.F26.B37 R4.F26.B23 R4.F26.B9 R4.F26.B244 R4.F26.B230 R4.F26.B216 R4.F26.B202 R4.F26.B174 R4.F26.B160 R4.F26.B146 R4.F26.B132 R4.F26.B114 R4.F26.B100 R4.F26.B86 R4.F26.B72 R4.F26.B44 R4.F26.B30 R4.F26.B16 R4.F26.B2 R4.F25.B251 R4.F25.B237 R4.F25.B223 R4.F25.B209 R4.F25.B181 R4.F25.B167 R4.F25.B153 R4.F25.B139 R4.F25.B121 R4.F25.B107 R4.F25.B93 R4.F25.B79 R4.F25.B51 R4.F25.B37 R4.F25.B23 R4.F25.B9 R4.F25.B244 R4.F25.B230 R4.F25.B216 R4.F25.B202 R4.F25.B174 R4.F25.B160 R4.F25.B146 R4.F25.B132 R4.F25.B114 R4.F25.B100 R4.F25.B86 R4.F25.B72 R4.F25.B44 R4.F25.B30 R4.F25.B16 R4.F25.B2 R4.F24.B251 R4.F24.B237 R4.F24.B223 R4.F24.B209 R4.F24.B181 R4.F24.B167 R4.F24.B153 R4.F24.B139 R4.F24.B121 R4.F24.B107 R4.F24.B93 R4.F24.B79 R4.F24.B51 R4.F24.B37 R4.F24.B23 R4.F24.B9 R4.F24.B244 R4.F24.B230 R4.F24.B216 R4.F24.B202 R4.F24.B174 R4.F24.B160 R4.F24.B146 R4.F24.B132 R4.F24.B114 R4.F24.B100 R4.F24.B86 R4.F24.B72 R4.F24.B44 R4.F24.B30 R4.F24.B16 R4.F24.B2 R4.F27.B252 R4.F27.B238 R4.F27.B224 R4.F27.B210 R4.F27.B182 R4.F27.B168 R4.F27.B154 R4.F27.B140 R4.F27.B122 R4.F27.B108 R4.F27.B94 R4.F27.B80 R4.F27.B52 R4.F27.B38 R4.F27.B24 R4.F27.B10 R4.F27.B245 R4.F27.B231 R4.F27.B217 R4.F27.B203 R4.F27.B175 R4.F27.B161 R4.F27.B147 R4.F27.B133 R4.F27.B115 R4.F27.B101 R4.F27.B87 R4.F27.B73 R4.F27.B45 R4.F27.B31 R4.F27.B17 R4.F27.B3 R4.F26.B252 R4.F26.B238 R4.F26.B224 R4.F26.B210 R4.F26.B182 R4.F26.B168 R4.F26.B154 R4.F26.B140 R4.F26.B122 R4.F26.B108 R4.F26.B94 R4.F26.B80 R4.F26.B52 R4.F26.B38 R4.F26.B24 R4.F26.B10 R4.F26.B245 R4.F26.B231 R4.F26.B217 R4.F26.B203 R4.F26.B175 R4.F26.B161 R4.F26.B147 R4.F26.B133 R4.F26.B115 R4.F26.B101 R4.F26.B87 R4.F26.B73 R4.F26.B45 R4.F26.B31 R4.F26.B17 R4.F26.B3 R4.F25.B252 R4.F25.B238 R4.F25.B224 R4.F25.B210 R4.F25.B182 R4.F25.B168 R4.F25.B154 R4.F25.B140 R4.F25.B122 R4.F25.B108 R4.F25.B94 R4.F25.B80 R4.F25.B52 R4.F25.B38 R4.F25.B24 R4.F25.B10 R4.F25.B245 R4.F25.B231 R4.F25.B217 R4.F25.B203 R4.F25.B175 R4.F25.B161 R4.F25.B147 R4.F25.B133 R4.F25.B115 R4.F25.B101 R4.F25.B87 R4.F25.B73 R4.F25.B45 R4.F25.B31 R4.F25.B17 R4.F25.B3 R4.F24.B252 R4.F24.B238 R4.F24.B224 R4.F24.B210 R4.F24.B182 R4.F24.B168 R4.F24.B154 R4.F24.B140 R4.F24.B122 R4.F24.B108 R4.F24.B94 R4.F24.B80 R4.F24.B52 R4.F24.B38 R4.F24.B24 R4.F24.B10 R4.F24.B245 R4.F24.B231 R4.F24.B217 R4.F24.B203 R4.F24.B175 R4.F24.B161 R4.F24.B147 R4.F24.B133 R4.F24.B115 R4.F24.B101 R4.F24.B87 R4.F24.B73 R4.F24.B45 R4.F24.B31 R4.F24.B17 R4.F24.B3 R4.F27.B253 R4.F27.B239 R4.F27.B225 R4.F27.B211 R4.F27.B183 R4.F27.B169 R4.F27.B155 R4.F27.B141 R4.F27.B123 R4.F27.B109 R4.F27.B95 R4.F27.B81 R4.F27.B53 R4.F27.B39 R4.F27.B25 R4.F27.B11 R4.F27.B246 R4.F27.B232 R4.F27.B218 R4.F27.B204 R4.F27.B176 R4.F27.B162 R4.F27.B148 R4.F27.B134 R4.F27.B116 R4.F27.B102 R4.F27.B88 R4.F27.B74 R4.F27.B46 R4.F27.B32 R4.F27.B18 R4.F27.B4 R4.F26.B253 R4.F26.B239 R4.F26.B225 R4.F26.B211 R4.F26.B183 R4.F26.B169 R4.F26.B155 R4.F26.B141 R4.F26.B123 R4.F26.B109 R4.F26.B95 R4.F26.B81 R4.F26.B53 R4.F26.B39 R4.F26.B25 R4.F26.B11 R4.F26.B246 R4.F26.B232 R4.F26.B218 R4.F26.B204 R4.F26.B176 R4.F26.B162 R4.F26.B148 R4.F26.B134 R4.F26.B116 R4.F26.B102 R4.F26.B88 R4.F26.B74 R4.F26.B46 R4.F26.B32 R4.F26.B18 R4.F26.B4 R4.F25.B253 R4.F25.B239 R4.F25.B225 R4.F25.B211 R4.F25.B183 R4.F25.B169 R4.F25.B155 R4.F25.B141 R4.F25.B123 R4.F25.B109 R4.F25.B95 R4.F25.B81 R4.F25.B53 R4.F25.B39 R4.F25.B25 R4.F25.B11 R4.F25.B246 R4.F25.B232 R4.F25.B218 R4.F25.B204 R4.F25.B176 R4.F25.B162 R4.F25.B148 R4.F25.B134 R4.F25.B116 R4.F25.B102 R4.F25.B88 R4.F25.B74 R4.F25.B46 R4.F25.B32 R4.F25.B18 R4.F25.B4 R4.F24.B253 R4.F24.B239 R4.F24.B225 R4.F24.B211 R4.F24.B183 R4.F24.B169 R4.F24.B155 R4.F24.B141 R4.F24.B123 R4.F24.B109 R4.F24.B95 R4.F24.B81 R4.F24.B53 R4.F24.B39 R4.F24.B25 R4.F24.B11 R4.F24.B246 R4.F24.B232 R4.F24.B218 R4.F24.B204 R4.F24.B176 R4.F24.B162 R4.F24.B148 R4.F24.B134 R4.F24.B116 R4.F24.B102 R4.F24.B88 R4.F24.B74 R4.F24.B46 R4.F24.B32 R4.F24.B18 R4.F24.B4 R4.F27.B254 R4.F27.B240 R4.F27.B226 R4.F27.B212 R4.F27.B184 R4.F27.B170 R4.F27.B156 R4.F27.B142 R4.F27.B124 R4.F27.B110 R4.F27.B96 R4.F27.B82 R4.F27.B54 R4.F27.B40 R4.F27.B26 R4.F27.B12 R4.F27.B247 R4.F27.B233 R4.F27.B219 R4.F27.B205 R4.F27.B177 R4.F27.B163 R4.F27.B149 R4.F27.B135 R4.F27.B117 R4.F27.B103 R4.F27.B89 R4.F27.B75 R4.F27.B47 R4.F27.B33 R4.F27.B19 R4.F27.B5 R4.F26.B254 R4.F26.B240 R4.F26.B226 R4.F26.B212 R4.F26.B184 R4.F26.B170 R4.F26.B156 R4.F26.B142 R4.F26.B124 R4.F26.B110 R4.F26.B96 R4.F26.B82 R4.F26.B54 R4.F26.B40 R4.F26.B26 R4.F26.B12 R4.F26.B247 R4.F26.B233 R4.F26.B219 R4.F26.B205 R4.F26.B177 R4.F26.B163 R4.F26.B149 R4.F26.B135 R4.F26.B117 R4.F26.B103 R4.F26.B89 R4.F26.B75 R4.F26.B47 R4.F26.B33 R4.F26.B19 R4.F26.B5 R4.F25.B254 R4.F25.B240 R4.F25.B226 R4.F25.B212 R4.F25.B184 R4.F25.B170 R4.F25.B156 R4.F25.B142 R4.F25.B124 R4.F25.B110 R4.F25.B96 R4.F25.B82 R4.F25.B54 R4.F25.B40 R4.F25.B26 R4.F25.B12 R4.F25.B247 R4.F25.B233 R4.F25.B219 R4.F25.B205 R4.F25.B177 R4.F25.B163 R4.F25.B149 R4.F25.B135 R4.F25.B117 R4.F25.B103 R4.F25.B89 R4.F25.B75 R4.F25.B47 R4.F25.B33 R4.F25.B19 R4.F25.B5 R4.F24.B254 R4.F24.B240 R4.F24.B226 R4.F24.B212 R4.F24.B184 R4.F24.B170 R4.F24.B156 R4.F24.B142 R4.F24.B124 R4.F24.B110 R4.F24.B96 R4.F24.B82 R4.F24.B54 R4.F24.B40 R4.F24.B26 R4.F24.B12 R4.F24.B247 R4.F24.B233 R4.F24.B219 R4.F24.B205 R4.F24.B177 R4.F24.B163 R4.F24.B149 R4.F24.B135 R4.F24.B117 R4.F24.B103 R4.F24.B89 R4.F24.B75 R4.F24.B47 R4.F24.B33 R4.F24.B19 R4.F24.B5 R4.F27.B255 R4.F27.B241 R4.F27.B227 R4.F27.B213 R4.F27.B185 R4.F27.B171 R4.F27.B157 R4.F27.B143 R4.F27.B125 R4.F27.B111 R4.F27.B97 R4.F27.B83 R4.F27.B55 R4.F27.B41 R4.F27.B27 R4.F27.B13 R4.F27.B248 R4.F27.B234 R4.F27.B220 R4.F27.B206 R4.F27.B178 R4.F27.B164 R4.F27.B150 R4.F27.B136 R4.F27.B118 R4.F27.B104 R4.F27.B90 R4.F27.B76 R4.F27.B48 R4.F27.B34 R4.F27.B20 R4.F27.B6 R4.F26.B255 R4.F26.B241 R4.F26.B227 R4.F26.B213 R4.F26.B185 R4.F26.B171 R4.F26.B157 R4.F26.B143 R4.F26.B125 R4.F26.B111 R4.F26.B97 R4.F26.B83 R4.F26.B55 R4.F26.B41 R4.F26.B27 R4.F26.B13 R4.F26.B248 R4.F26.B234 R4.F26.B220 R4.F26.B206 R4.F26.B178 R4.F26.B164 R4.F26.B150 R4.F26.B136 R4.F26.B118 R4.F26.B104 R4.F26.B90 R4.F26.B76 R4.F26.B48 R4.F26.B34 R4.F26.B20 R4.F26.B6 R4.F25.B255 R4.F25.B241 R4.F25.B227 R4.F25.B213 R4.F25.B185 R4.F25.B171 R4.F25.B157 R4.F25.B143 R4.F25.B125 R4.F25.B111 R4.F25.B97 R4.F25.B83 R4.F25.B55 R4.F25.B41 R4.F25.B27 R4.F25.B13 R4.F25.B248 R4.F25.B234 R4.F25.B220 R4.F25.B206 R4.F25.B178 R4.F25.B164 R4.F25.B150 R4.F25.B136 R4.F25.B118 R4.F25.B104 R4.F25.B90 R4.F25.B76 R4.F25.B48 R4.F25.B34 R4.F25.B20 R4.F25.B6 R4.F24.B255 R4.F24.B241 R4.F24.B227 R4.F24.B213 R4.F24.B185 R4.F24.B171 R4.F24.B157 R4.F24.B143 R4.F24.B125 R4.F24.B111 R4.F24.B97 R4.F24.B83 R4.F24.B55 R4.F24.B41 R4.F24.B27 R4.F24.B13 R4.F24.B248 R4.F24.B234 R4.F24.B220 R4.F24.B206 R4.F24.B178 R4.F24.B164 R4.F24.B150 R4.F24.B136 R4.F24.B118 R4.F24.B104 R4.F24.B90 R4.F24.B76 R4.F24.B48 R4.F24.B34 R4.F24.B20 R4.F24.B6 R4.F23.B249 R4.F23.B235 R4.F23.B221 R4.F23.B207 R4.F23.B179 R4.F23.B165 R4.F23.B151 R4.F23.B137 R4.F23.B119 R4.F23.B105 R4.F23.B91 R4.F23.B77 R4.F23.B49 R4.F23.B35 R4.F23.B21 R4.F23.B7 R4.F23.B242 R4.F23.B228 R4.F23.B214 R4.F23.B200 R4.F23.B172 R4.F23.B158 R4.F23.B144 R4.F23.B130 R4.F23.B112 R4.F23.B98 R4.F23.B84 R4.F23.B70 R4.F23.B42 R4.F23.B28 R4.F23.B14 R4.F23.B0 R4.F22.B249 R4.F22.B235 R4.F22.B221 R4.F22.B207 R4.F22.B179 R4.F22.B165 R4.F22.B151 R4.F22.B137 R4.F22.B119 R4.F22.B105 R4.F22.B91 R4.F22.B77 R4.F22.B49 R4.F22.B35 R4.F22.B21 R4.F22.B7 R4.F22.B242 R4.F22.B228 R4.F22.B214 R4.F22.B200 R4.F22.B172 R4.F22.B158 R4.F22.B144 R4.F22.B130 R4.F22.B112 R4.F22.B98 R4.F22.B84 R4.F22.B70 R4.F22.B42 R4.F22.B28 R4.F22.B14 R4.F22.B0 R4.F21.B249 R4.F21.B235 R4.F21.B221 R4.F21.B207 R4.F21.B179 R4.F21.B165 R4.F21.B151 R4.F21.B137 R4.F21.B119 R4.F21.B105 R4.F21.B91 R4.F21.B77 R4.F21.B49 R4.F21.B35 R4.F21.B21 R4.F21.B7 R4.F21.B242 R4.F21.B228 R4.F21.B214 R4.F21.B200 R4.F21.B172 R4.F21.B158 R4.F21.B144 R4.F21.B130 R4.F21.B112 R4.F21.B98 R4.F21.B84 R4.F21.B70 R4.F21.B42 R4.F21.B28 R4.F21.B14 R4.F21.B0 R4.F20.B249 R4.F20.B235 R4.F20.B221 R4.F20.B207 R4.F20.B179 R4.F20.B165 R4.F20.B151 R4.F20.B137 R4.F20.B119 R4.F20.B105 R4.F20.B91 R4.F20.B77 R4.F20.B49 R4.F20.B35 R4.F20.B21 R4.F20.B7 R4.F20.B242 R4.F20.B228 R4.F20.B214 R4.F20.B200 R4.F20.B172 R4.F20.B158 R4.F20.B144 R4.F20.B130 R4.F20.B112 R4.F20.B98 R4.F20.B84 R4.F20.B70 R4.F20.B42 R4.F20.B28 R4.F20.B14 R4.F20.B0 R4.F23.B250 R4.F23.B236 R4.F23.B222 R4.F23.B208 R4.F23.B180 R4.F23.B166 R4.F23.B152 R4.F23.B138 R4.F23.B120 R4.F23.B106 R4.F23.B92 R4.F23.B78 R4.F23.B50 R4.F23.B36 R4.F23.B22 R4.F23.B8 R4.F23.B243 R4.F23.B229 R4.F23.B215 R4.F23.B201 R4.F23.B173 R4.F23.B159 R4.F23.B145 R4.F23.B131 R4.F23.B113 R4.F23.B99 R4.F23.B85 R4.F23.B71 R4.F23.B43 R4.F23.B29 R4.F23.B15 R4.F23.B1 R4.F22.B250 R4.F22.B236 R4.F22.B222 R4.F22.B208 R4.F22.B180 R4.F22.B166 R4.F22.B152 R4.F22.B138 R4.F22.B120 R4.F22.B106 R4.F22.B92 R4.F22.B78 R4.F22.B50 R4.F22.B36 R4.F22.B22 R4.F22.B8 R4.F22.B243 R4.F22.B229 R4.F22.B215 R4.F22.B201 R4.F22.B173 R4.F22.B159 R4.F22.B145 R4.F22.B131 R4.F22.B113 R4.F22.B99 R4.F22.B85 R4.F22.B71 R4.F22.B43 R4.F22.B29 R4.F22.B15 R4.F22.B1 R4.F21.B250 R4.F21.B236 R4.F21.B222 R4.F21.B208 R4.F21.B180 R4.F21.B166 R4.F21.B152 R4.F21.B138 R4.F21.B120 R4.F21.B106 R4.F21.B92 R4.F21.B78 R4.F21.B50 R4.F21.B36 R4.F21.B22 R4.F21.B8 R4.F21.B243 R4.F21.B229 R4.F21.B215 R4.F21.B201 R4.F21.B173 R4.F21.B159 R4.F21.B145 R4.F21.B131 R4.F21.B113 R4.F21.B99 R4.F21.B85 R4.F21.B71 R4.F21.B43 R4.F21.B29 R4.F21.B15 R4.F21.B1 R4.F20.B250 R4.F20.B236 R4.F20.B222 R4.F20.B208 R4.F20.B180 R4.F20.B166 R4.F20.B152 R4.F20.B138 R4.F20.B120 R4.F20.B106 R4.F20.B92 R4.F20.B78 R4.F20.B50 R4.F20.B36 R4.F20.B22 R4.F20.B8 R4.F20.B243 R4.F20.B229 R4.F20.B215 R4.F20.B201 R4.F20.B173 R4.F20.B159 R4.F20.B145 R4.F20.B131 R4.F20.B113 R4.F20.B99 R4.F20.B85 R4.F20.B71 R4.F20.B43 R4.F20.B29 R4.F20.B15 R4.F20.B1 R4.F23.B251 R4.F23.B237 R4.F23.B223 R4.F23.B209 R4.F23.B181 R4.F23.B167 R4.F23.B153 R4.F23.B139 R4.F23.B121 R4.F23.B107 R4.F23.B93 R4.F23.B79 R4.F23.B51 R4.F23.B37 R4.F23.B23 R4.F23.B9 R4.F23.B244 R4.F23.B230 R4.F23.B216 R4.F23.B202 R4.F23.B174 R4.F23.B160 R4.F23.B146 R4.F23.B132 R4.F23.B114 R4.F23.B100 R4.F23.B86 R4.F23.B72 R4.F23.B44 R4.F23.B30 R4.F23.B16 R4.F23.B2 R4.F22.B251 R4.F22.B237 R4.F22.B223 R4.F22.B209 R4.F22.B181 R4.F22.B167 R4.F22.B153 R4.F22.B139 R4.F22.B121 R4.F22.B107 R4.F22.B93 R4.F22.B79 R4.F22.B51 R4.F22.B37 R4.F22.B23 R4.F22.B9 R4.F22.B244 R4.F22.B230 R4.F22.B216 R4.F22.B202 R4.F22.B174 R4.F22.B160 R4.F22.B146 R4.F22.B132 R4.F22.B114 R4.F22.B100 R4.F22.B86 R4.F22.B72 R4.F22.B44 R4.F22.B30 R4.F22.B16 R4.F22.B2 R4.F21.B251 R4.F21.B237 R4.F21.B223 R4.F21.B209 R4.F21.B181 R4.F21.B167 R4.F21.B153 R4.F21.B139 R4.F21.B121 R4.F21.B107 R4.F21.B93 R4.F21.B79 R4.F21.B51 R4.F21.B37 R4.F21.B23 R4.F21.B9 R4.F21.B244 R4.F21.B230 R4.F21.B216 R4.F21.B202 R4.F21.B174 R4.F21.B160 R4.F21.B146 R4.F21.B132 R4.F21.B114 R4.F21.B100 R4.F21.B86 R4.F21.B72 R4.F21.B44 R4.F21.B30 R4.F21.B16 R4.F21.B2 R4.F20.B251 R4.F20.B237 R4.F20.B223 R4.F20.B209 R4.F20.B181 R4.F20.B167 R4.F20.B153 R4.F20.B139 R4.F20.B121 R4.F20.B107 R4.F20.B93 R4.F20.B79 R4.F20.B51 R4.F20.B37 R4.F20.B23 R4.F20.B9 R4.F20.B244 R4.F20.B230 R4.F20.B216 R4.F20.B202 R4.F20.B174 R4.F20.B160 R4.F20.B146 R4.F20.B132 R4.F20.B114 R4.F20.B100 R4.F20.B86 R4.F20.B72 R4.F20.B44 R4.F20.B30 R4.F20.B16 R4.F20.B2 R4.F23.B252 R4.F23.B238 R4.F23.B224 R4.F23.B210 R4.F23.B182 R4.F23.B168 R4.F23.B154 R4.F23.B140 R4.F23.B122 R4.F23.B108 R4.F23.B94 R4.F23.B80 R4.F23.B52 R4.F23.B38 R4.F23.B24 R4.F23.B10 R4.F23.B245 R4.F23.B231 R4.F23.B217 R4.F23.B203 R4.F23.B175 R4.F23.B161 R4.F23.B147 R4.F23.B133 R4.F23.B115 R4.F23.B101 R4.F23.B87 R4.F23.B73 R4.F23.B45 R4.F23.B31 R4.F23.B17 R4.F23.B3 R4.F22.B252 R4.F22.B238 R4.F22.B224 R4.F22.B210 R4.F22.B182 R4.F22.B168 R4.F22.B154 R4.F22.B140 R4.F22.B122 R4.F22.B108 R4.F22.B94 R4.F22.B80 R4.F22.B52 R4.F22.B38 R4.F22.B24 R4.F22.B10 R4.F22.B245 R4.F22.B231 R4.F22.B217 R4.F22.B203 R4.F22.B175 R4.F22.B161 R4.F22.B147 R4.F22.B133 R4.F22.B115 R4.F22.B101 R4.F22.B87 R4.F22.B73 R4.F22.B45 R4.F22.B31 R4.F22.B17 R4.F22.B3 R4.F21.B252 R4.F21.B238 R4.F21.B224 R4.F21.B210 R4.F21.B182 R4.F21.B168 R4.F21.B154 R4.F21.B140 R4.F21.B122 R4.F21.B108 R4.F21.B94 R4.F21.B80 R4.F21.B52 R4.F21.B38 R4.F21.B24 R4.F21.B10 R4.F21.B245 R4.F21.B231 R4.F21.B217 R4.F21.B203 R4.F21.B175 R4.F21.B161 R4.F21.B147 R4.F21.B133 R4.F21.B115 R4.F21.B101 R4.F21.B87 R4.F21.B73 R4.F21.B45 R4.F21.B31 R4.F21.B17 R4.F21.B3 R4.F20.B252 R4.F20.B238 R4.F20.B224 R4.F20.B210 R4.F20.B182 R4.F20.B168 R4.F20.B154 R4.F20.B140 R4.F20.B122 R4.F20.B108 R4.F20.B94 R4.F20.B80 R4.F20.B52 R4.F20.B38 R4.F20.B24 R4.F20.B10 R4.F20.B245 R4.F20.B231 R4.F20.B217 R4.F20.B203 R4.F20.B175 R4.F20.B161 R4.F20.B147 R4.F20.B133 R4.F20.B115 R4.F20.B101 R4.F20.B87 R4.F20.B73 R4.F20.B45 R4.F20.B31 R4.F20.B17 R4.F20.B3 R4.F23.B253 R4.F23.B239 R4.F23.B225 R4.F23.B211 R4.F23.B183 R4.F23.B169 R4.F23.B155 R4.F23.B141 R4.F23.B123 R4.F23.B109 R4.F23.B95 R4.F23.B81 R4.F23.B53 R4.F23.B39 R4.F23.B25 R4.F23.B11 R4.F23.B246 R4.F23.B232 R4.F23.B218 R4.F23.B204 R4.F23.B176 R4.F23.B162 R4.F23.B148 R4.F23.B134 R4.F23.B116 R4.F23.B102 R4.F23.B88 R4.F23.B74 R4.F23.B46 R4.F23.B32 R4.F23.B18 R4.F23.B4 R4.F22.B253 R4.F22.B239 R4.F22.B225 R4.F22.B211 R4.F22.B183 R4.F22.B169 R4.F22.B155 R4.F22.B141 R4.F22.B123 R4.F22.B109 R4.F22.B95 R4.F22.B81 R4.F22.B53 R4.F22.B39 R4.F22.B25 R4.F22.B11 R4.F22.B246 R4.F22.B232 R4.F22.B218 R4.F22.B204 R4.F22.B176 R4.F22.B162 R4.F22.B148 R4.F22.B134 R4.F22.B116 R4.F22.B102 R4.F22.B88 R4.F22.B74 R4.F22.B46 R4.F22.B32 R4.F22.B18 R4.F22.B4 R4.F21.B253 R4.F21.B239 R4.F21.B225 R4.F21.B211 R4.F21.B183 R4.F21.B169 R4.F21.B155 R4.F21.B141 R4.F21.B123 R4.F21.B109 R4.F21.B95 R4.F21.B81 R4.F21.B53 R4.F21.B39 R4.F21.B25 R4.F21.B11 R4.F21.B246 R4.F21.B232 R4.F21.B218 R4.F21.B204 R4.F21.B176 R4.F21.B162 R4.F21.B148 R4.F21.B134 R4.F21.B116 R4.F21.B102 R4.F21.B88 R4.F21.B74 R4.F21.B46 R4.F21.B32 R4.F21.B18 R4.F21.B4 R4.F20.B253 R4.F20.B239 R4.F20.B225 R4.F20.B211 R4.F20.B183 R4.F20.B169 R4.F20.B155 R4.F20.B141 R4.F20.B123 R4.F20.B109 R4.F20.B95 R4.F20.B81 R4.F20.B53 R4.F20.B39 R4.F20.B25 R4.F20.B11 R4.F20.B246 R4.F20.B232 R4.F20.B218 R4.F20.B204 R4.F20.B176 R4.F20.B162 R4.F20.B148 R4.F20.B134 R4.F20.B116 R4.F20.B102 R4.F20.B88 R4.F20.B74 R4.F20.B46 R4.F20.B32 R4.F20.B18 R4.F20.B4 R4.F23.B254 R4.F23.B240 R4.F23.B226 R4.F23.B212 R4.F23.B184 R4.F23.B170 R4.F23.B156 R4.F23.B142 R4.F23.B124 R4.F23.B110 R4.F23.B96 R4.F23.B82 R4.F23.B54 R4.F23.B40 R4.F23.B26 R4.F23.B12 R4.F23.B247 R4.F23.B233 R4.F23.B219 R4.F23.B205 R4.F23.B177 R4.F23.B163 R4.F23.B149 R4.F23.B135 R4.F23.B117 R4.F23.B103 R4.F23.B89 R4.F23.B75 R4.F23.B47 R4.F23.B33 R4.F23.B19 R4.F23.B5 R4.F22.B254 R4.F22.B240 R4.F22.B226 R4.F22.B212 R4.F22.B184 R4.F22.B170 R4.F22.B156 R4.F22.B142 R4.F22.B124 R4.F22.B110 R4.F22.B96 R4.F22.B82 R4.F22.B54 R4.F22.B40 R4.F22.B26 R4.F22.B12 R4.F22.B247 R4.F22.B233 R4.F22.B219 R4.F22.B205 R4.F22.B177 R4.F22.B163 R4.F22.B149 R4.F22.B135 R4.F22.B117 R4.F22.B103 R4.F22.B89 R4.F22.B75 R4.F22.B47 R4.F22.B33 R4.F22.B19 R4.F22.B5 R4.F21.B254 R4.F21.B240 R4.F21.B226 R4.F21.B212 R4.F21.B184 R4.F21.B170 R4.F21.B156 R4.F21.B142 R4.F21.B124 R4.F21.B110 R4.F21.B96 R4.F21.B82 R4.F21.B54 R4.F21.B40 R4.F21.B26 R4.F21.B12 R4.F21.B247 R4.F21.B233 R4.F21.B219 R4.F21.B205 R4.F21.B177 R4.F21.B163 R4.F21.B149 R4.F21.B135 R4.F21.B117 R4.F21.B103 R4.F21.B89 R4.F21.B75 R4.F21.B47 R4.F21.B33 R4.F21.B19 R4.F21.B5 R4.F20.B254 R4.F20.B240 R4.F20.B226 R4.F20.B212 R4.F20.B184 R4.F20.B170 R4.F20.B156 R4.F20.B142 R4.F20.B124 R4.F20.B110 R4.F20.B96 R4.F20.B82 R4.F20.B54 R4.F20.B40 R4.F20.B26 R4.F20.B12 R4.F20.B247 R4.F20.B233 R4.F20.B219 R4.F20.B205 R4.F20.B177 R4.F20.B163 R4.F20.B149 R4.F20.B135 R4.F20.B117 R4.F20.B103 R4.F20.B89 R4.F20.B75 R4.F20.B47 R4.F20.B33 R4.F20.B19 R4.F20.B5 R4.F23.B255 R4.F23.B241 R4.F23.B227 R4.F23.B213 R4.F23.B185 R4.F23.B171 R4.F23.B157 R4.F23.B143 R4.F23.B125 R4.F23.B111 R4.F23.B97 R4.F23.B83 R4.F23.B55 R4.F23.B41 R4.F23.B27 R4.F23.B13 R4.F23.B248 R4.F23.B234 R4.F23.B220 R4.F23.B206 R4.F23.B178 R4.F23.B164 R4.F23.B150 R4.F23.B136 R4.F23.B118 R4.F23.B104 R4.F23.B90 R4.F23.B76 R4.F23.B48 R4.F23.B34 R4.F23.B20 R4.F23.B6 R4.F22.B255 R4.F22.B241 R4.F22.B227 R4.F22.B213 R4.F22.B185 R4.F22.B171 R4.F22.B157 R4.F22.B143 R4.F22.B125 R4.F22.B111 R4.F22.B97 R4.F22.B83 R4.F22.B55 R4.F22.B41 R4.F22.B27 R4.F22.B13 R4.F22.B248 R4.F22.B234 R4.F22.B220 R4.F22.B206 R4.F22.B178 R4.F22.B164 R4.F22.B150 R4.F22.B136 R4.F22.B118 R4.F22.B104 R4.F22.B90 R4.F22.B76 R4.F22.B48 R4.F22.B34 R4.F22.B20 R4.F22.B6 R4.F21.B255 R4.F21.B241 R4.F21.B227 R4.F21.B213 R4.F21.B185 R4.F21.B171 R4.F21.B157 R4.F21.B143 R4.F21.B125 R4.F21.B111 R4.F21.B97 R4.F21.B83 R4.F21.B55 R4.F21.B41 R4.F21.B27 R4.F21.B13 R4.F21.B248 R4.F21.B234 R4.F21.B220 R4.F21.B206 R4.F21.B178 R4.F21.B164 R4.F21.B150 R4.F21.B136 R4.F21.B118 R4.F21.B104 R4.F21.B90 R4.F21.B76 R4.F21.B48 R4.F21.B34 R4.F21.B20 R4.F21.B6 R4.F20.B255 R4.F20.B241 R4.F20.B227 R4.F20.B213 R4.F20.B185 R4.F20.B171 R4.F20.B157 R4.F20.B143 R4.F20.B125 R4.F20.B111 R4.F20.B97 R4.F20.B83 R4.F20.B55 R4.F20.B41 R4.F20.B27 R4.F20.B13 R4.F20.B248 R4.F20.B234 R4.F20.B220 R4.F20.B206 R4.F20.B178 R4.F20.B164 R4.F20.B150 R4.F20.B136 R4.F20.B118 R4.F20.B104 R4.F20.B90 R4.F20.B76 R4.F20.B48 R4.F20.B34 R4.F20.B20 R4.F20.B6 R4.F19.B249 R4.F19.B235 R4.F19.B221 R4.F19.B207 R4.F19.B179 R4.F19.B165 R4.F19.B151 R4.F19.B137 R4.F19.B119 R4.F19.B105 R4.F19.B91 R4.F19.B77 R4.F19.B49 R4.F19.B35 R4.F19.B21 R4.F19.B7 R4.F19.B242 R4.F19.B228 R4.F19.B214 R4.F19.B200 R4.F19.B172 R4.F19.B158 R4.F19.B144 R4.F19.B130 R4.F19.B112 R4.F19.B98 R4.F19.B84 R4.F19.B70 R4.F19.B42 R4.F19.B28 R4.F19.B14 R4.F19.B0 R4.F18.B249 R4.F18.B235 R4.F18.B221 R4.F18.B207 R4.F18.B179 R4.F18.B165 R4.F18.B151 R4.F18.B137 R4.F18.B119 R4.F18.B105 R4.F18.B91 R4.F18.B77 R4.F18.B49 R4.F18.B35 R4.F18.B21 R4.F18.B7 R4.F18.B242 R4.F18.B228 R4.F18.B214 R4.F18.B200 R4.F18.B172 R4.F18.B158 R4.F18.B144 R4.F18.B130 R4.F18.B112 R4.F18.B98 R4.F18.B84 R4.F18.B70 R4.F18.B42 R4.F18.B28 R4.F18.B14 R4.F18.B0 R4.F17.B249 R4.F17.B235 R4.F17.B221 R4.F17.B207 R4.F17.B179 R4.F17.B165 R4.F17.B151 R4.F17.B137 R4.F17.B119 R4.F17.B105 R4.F17.B91 R4.F17.B77 R4.F17.B49 R4.F17.B35 R4.F17.B21 R4.F17.B7 R4.F17.B242 R4.F17.B228 R4.F17.B214 R4.F17.B200 R4.F17.B172 R4.F17.B158 R4.F17.B144 R4.F17.B130 R4.F17.B112 R4.F17.B98 R4.F17.B84 R4.F17.B70 R4.F17.B42 R4.F17.B28 R4.F17.B14 R4.F17.B0 R4.F16.B249 R4.F16.B235 R4.F16.B221 R4.F16.B207 R4.F16.B179 R4.F16.B165 R4.F16.B151 R4.F16.B137 R4.F16.B119 R4.F16.B105 R4.F16.B91 R4.F16.B77 R4.F16.B49 R4.F16.B35 R4.F16.B21 R4.F16.B7 R4.F16.B242 R4.F16.B228 R4.F16.B214 R4.F16.B200 R4.F16.B172 R4.F16.B158 R4.F16.B144 R4.F16.B130 R4.F16.B112 R4.F16.B98 R4.F16.B84 R4.F16.B70 R4.F16.B42 R4.F16.B28 R4.F16.B14 R4.F16.B0 R4.F19.B250 R4.F19.B236 R4.F19.B222 R4.F19.B208 R4.F19.B180 R4.F19.B166 R4.F19.B152 R4.F19.B138 R4.F19.B120 R4.F19.B106 R4.F19.B92 R4.F19.B78 R4.F19.B50 R4.F19.B36 R4.F19.B22 R4.F19.B8 R4.F19.B243 R4.F19.B229 R4.F19.B215 R4.F19.B201 R4.F19.B173 R4.F19.B159 R4.F19.B145 R4.F19.B131 R4.F19.B113 R4.F19.B99 R4.F19.B85 R4.F19.B71 R4.F19.B43 R4.F19.B29 R4.F19.B15 R4.F19.B1 R4.F18.B250 R4.F18.B236 R4.F18.B222 R4.F18.B208 R4.F18.B180 R4.F18.B166 R4.F18.B152 R4.F18.B138 R4.F18.B120 R4.F18.B106 R4.F18.B92 R4.F18.B78 R4.F18.B50 R4.F18.B36 R4.F18.B22 R4.F18.B8 R4.F18.B243 R4.F18.B229 R4.F18.B215 R4.F18.B201 R4.F18.B173 R4.F18.B159 R4.F18.B145 R4.F18.B131 R4.F18.B113 R4.F18.B99 R4.F18.B85 R4.F18.B71 R4.F18.B43 R4.F18.B29 R4.F18.B15 R4.F18.B1 R4.F17.B250 R4.F17.B236 R4.F17.B222 R4.F17.B208 R4.F17.B180 R4.F17.B166 R4.F17.B152 R4.F17.B138 R4.F17.B120 R4.F17.B106 R4.F17.B92 R4.F17.B78 R4.F17.B50 R4.F17.B36 R4.F17.B22 R4.F17.B8 R4.F17.B243 R4.F17.B229 R4.F17.B215 R4.F17.B201 R4.F17.B173 R4.F17.B159 R4.F17.B145 R4.F17.B131 R4.F17.B113 R4.F17.B99 R4.F17.B85 R4.F17.B71 R4.F17.B43 R4.F17.B29 R4.F17.B15 R4.F17.B1 R4.F16.B250 R4.F16.B236 R4.F16.B222 R4.F16.B208 R4.F16.B180 R4.F16.B166 R4.F16.B152 R4.F16.B138 R4.F16.B120 R4.F16.B106 R4.F16.B92 R4.F16.B78 R4.F16.B50 R4.F16.B36 R4.F16.B22 R4.F16.B8 R4.F16.B243 R4.F16.B229 R4.F16.B215 R4.F16.B201 R4.F16.B173 R4.F16.B159 R4.F16.B145 R4.F16.B131 R4.F16.B113 R4.F16.B99 R4.F16.B85 R4.F16.B71 R4.F16.B43 R4.F16.B29 R4.F16.B15 R4.F16.B1 R4.F19.B251 R4.F19.B237 R4.F19.B223 R4.F19.B209 R4.F19.B181 R4.F19.B167 R4.F19.B153 R4.F19.B139 R4.F19.B121 R4.F19.B107 R4.F19.B93 R4.F19.B79 R4.F19.B51 R4.F19.B37 R4.F19.B23 R4.F19.B9 R4.F19.B244 R4.F19.B230 R4.F19.B216 R4.F19.B202 R4.F19.B174 R4.F19.B160 R4.F19.B146 R4.F19.B132 R4.F19.B114 R4.F19.B100 R4.F19.B86 R4.F19.B72 R4.F19.B44 R4.F19.B30 R4.F19.B16 R4.F19.B2 R4.F18.B251 R4.F18.B237 R4.F18.B223 R4.F18.B209 R4.F18.B181 R4.F18.B167 R4.F18.B153 R4.F18.B139 R4.F18.B121 R4.F18.B107 R4.F18.B93 R4.F18.B79 R4.F18.B51 R4.F18.B37 R4.F18.B23 R4.F18.B9 R4.F18.B244 R4.F18.B230 R4.F18.B216 R4.F18.B202 R4.F18.B174 R4.F18.B160 R4.F18.B146 R4.F18.B132 R4.F18.B114 R4.F18.B100 R4.F18.B86 R4.F18.B72 R4.F18.B44 R4.F18.B30 R4.F18.B16 R4.F18.B2 R4.F17.B251 R4.F17.B237 R4.F17.B223 R4.F17.B209 R4.F17.B181 R4.F17.B167 R4.F17.B153 R4.F17.B139 R4.F17.B121 R4.F17.B107 R4.F17.B93 R4.F17.B79 R4.F17.B51 R4.F17.B37 R4.F17.B23 R4.F17.B9 R4.F17.B244 R4.F17.B230 R4.F17.B216 R4.F17.B202 R4.F17.B174 R4.F17.B160 R4.F17.B146 R4.F17.B132 R4.F17.B114 R4.F17.B100 R4.F17.B86 R4.F17.B72 R4.F17.B44 R4.F17.B30 R4.F17.B16 R4.F17.B2 R4.F16.B251 R4.F16.B237 R4.F16.B223 R4.F16.B209 R4.F16.B181 R4.F16.B167 R4.F16.B153 R4.F16.B139 R4.F16.B121 R4.F16.B107 R4.F16.B93 R4.F16.B79 R4.F16.B51 R4.F16.B37 R4.F16.B23 R4.F16.B9 R4.F16.B244 R4.F16.B230 R4.F16.B216 R4.F16.B202 R4.F16.B174 R4.F16.B160 R4.F16.B146 R4.F16.B132 R4.F16.B114 R4.F16.B100 R4.F16.B86 R4.F16.B72 R4.F16.B44 R4.F16.B30 R4.F16.B16 R4.F16.B2 R4.F19.B252 R4.F19.B238 R4.F19.B224 R4.F19.B210 R4.F19.B182 R4.F19.B168 R4.F19.B154 R4.F19.B140 R4.F19.B122 R4.F19.B108 R4.F19.B94 R4.F19.B80 R4.F19.B52 R4.F19.B38 R4.F19.B24 R4.F19.B10 R4.F19.B245 R4.F19.B231 R4.F19.B217 R4.F19.B203 R4.F19.B175 R4.F19.B161 R4.F19.B147 R4.F19.B133 R4.F19.B115 R4.F19.B101 R4.F19.B87 R4.F19.B73 R4.F19.B45 R4.F19.B31 R4.F19.B17 R4.F19.B3 R4.F18.B252 R4.F18.B238 R4.F18.B224 R4.F18.B210 R4.F18.B182 R4.F18.B168 R4.F18.B154 R4.F18.B140 R4.F18.B122 R4.F18.B108 R4.F18.B94 R4.F18.B80 R4.F18.B52 R4.F18.B38 R4.F18.B24 R4.F18.B10 R4.F18.B245 R4.F18.B231 R4.F18.B217 R4.F18.B203 R4.F18.B175 R4.F18.B161 R4.F18.B147 R4.F18.B133 R4.F18.B115 R4.F18.B101 R4.F18.B87 R4.F18.B73 R4.F18.B45 R4.F18.B31 R4.F18.B17 R4.F18.B3 R4.F17.B252 R4.F17.B238 R4.F17.B224 R4.F17.B210 R4.F17.B182 R4.F17.B168 R4.F17.B154 R4.F17.B140 R4.F17.B122 R4.F17.B108 R4.F17.B94 R4.F17.B80 R4.F17.B52 R4.F17.B38 R4.F17.B24 R4.F17.B10 R4.F17.B245 R4.F17.B231 R4.F17.B217 R4.F17.B203 R4.F17.B175 R4.F17.B161 R4.F17.B147 R4.F17.B133 R4.F17.B115 R4.F17.B101 R4.F17.B87 R4.F17.B73 R4.F17.B45 R4.F17.B31 R4.F17.B17 R4.F17.B3 R4.F16.B252 R4.F16.B238 R4.F16.B224 R4.F16.B210 R4.F16.B182 R4.F16.B168 R4.F16.B154 R4.F16.B140 R4.F16.B122 R4.F16.B108 R4.F16.B94 R4.F16.B80 R4.F16.B52 R4.F16.B38 R4.F16.B24 R4.F16.B10 R4.F16.B245 R4.F16.B231 R4.F16.B217 R4.F16.B203 R4.F16.B175 R4.F16.B161 R4.F16.B147 R4.F16.B133 R4.F16.B115 R4.F16.B101 R4.F16.B87 R4.F16.B73 R4.F16.B45 R4.F16.B31 R4.F16.B17 R4.F16.B3 R4.F19.B253 R4.F19.B239 R4.F19.B225 R4.F19.B211 R4.F19.B183 R4.F19.B169 R4.F19.B155 R4.F19.B141 R4.F19.B123 R4.F19.B109 R4.F19.B95 R4.F19.B81 R4.F19.B53 R4.F19.B39 R4.F19.B25 R4.F19.B11 R4.F19.B246 R4.F19.B232 R4.F19.B218 R4.F19.B204 R4.F19.B176 R4.F19.B162 R4.F19.B148 R4.F19.B134 R4.F19.B116 R4.F19.B102 R4.F19.B88 R4.F19.B74 R4.F19.B46 R4.F19.B32 R4.F19.B18 R4.F19.B4 R4.F18.B253 R4.F18.B239 R4.F18.B225 R4.F18.B211 R4.F18.B183 R4.F18.B169 R4.F18.B155 R4.F18.B141 R4.F18.B123 R4.F18.B109 R4.F18.B95 R4.F18.B81 R4.F18.B53 R4.F18.B39 R4.F18.B25 R4.F18.B11 R4.F18.B246 R4.F18.B232 R4.F18.B218 R4.F18.B204 R4.F18.B176 R4.F18.B162 R4.F18.B148 R4.F18.B134 R4.F18.B116 R4.F18.B102 R4.F18.B88 R4.F18.B74 R4.F18.B46 R4.F18.B32 R4.F18.B18 R4.F18.B4 R4.F17.B253 R4.F17.B239 R4.F17.B225 R4.F17.B211 R4.F17.B183 R4.F17.B169 R4.F17.B155 R4.F17.B141 R4.F17.B123 R4.F17.B109 R4.F17.B95 R4.F17.B81 R4.F17.B53 R4.F17.B39 R4.F17.B25 R4.F17.B11 R4.F17.B246 R4.F17.B232 R4.F17.B218 R4.F17.B204 R4.F17.B176 R4.F17.B162 R4.F17.B148 R4.F17.B134 R4.F17.B116 R4.F17.B102 R4.F17.B88 R4.F17.B74 R4.F17.B46 R4.F17.B32 R4.F17.B18 R4.F17.B4 R4.F16.B253 R4.F16.B239 R4.F16.B225 R4.F16.B211 R4.F16.B183 R4.F16.B169 R4.F16.B155 R4.F16.B141 R4.F16.B123 R4.F16.B109 R4.F16.B95 R4.F16.B81 R4.F16.B53 R4.F16.B39 R4.F16.B25 R4.F16.B11 R4.F16.B246 R4.F16.B232 R4.F16.B218 R4.F16.B204 R4.F16.B176 R4.F16.B162 R4.F16.B148 R4.F16.B134 R4.F16.B116 R4.F16.B102 R4.F16.B88 R4.F16.B74 R4.F16.B46 R4.F16.B32 R4.F16.B18 R4.F16.B4 R4.F19.B254 R4.F19.B240 R4.F19.B226 R4.F19.B212 R4.F19.B184 R4.F19.B170 R4.F19.B156 R4.F19.B142 R4.F19.B124 R4.F19.B110 R4.F19.B96 R4.F19.B82 R4.F19.B54 R4.F19.B40 R4.F19.B26 R4.F19.B12 R4.F19.B247 R4.F19.B233 R4.F19.B219 R4.F19.B205 R4.F19.B177 R4.F19.B163 R4.F19.B149 R4.F19.B135 R4.F19.B117 R4.F19.B103 R4.F19.B89 R4.F19.B75 R4.F19.B47 R4.F19.B33 R4.F19.B19 R4.F19.B5 R4.F18.B254 R4.F18.B240 R4.F18.B226 R4.F18.B212 R4.F18.B184 R4.F18.B170 R4.F18.B156 R4.F18.B142 R4.F18.B124 R4.F18.B110 R4.F18.B96 R4.F18.B82 R4.F18.B54 R4.F18.B40 R4.F18.B26 R4.F18.B12 R4.F18.B247 R4.F18.B233 R4.F18.B219 R4.F18.B205 R4.F18.B177 R4.F18.B163 R4.F18.B149 R4.F18.B135 R4.F18.B117 R4.F18.B103 R4.F18.B89 R4.F18.B75 R4.F18.B47 R4.F18.B33 R4.F18.B19 R4.F18.B5 R4.F17.B254 R4.F17.B240 R4.F17.B226 R4.F17.B212 R4.F17.B184 R4.F17.B170 R4.F17.B156 R4.F17.B142 R4.F17.B124 R4.F17.B110 R4.F17.B96 R4.F17.B82 R4.F17.B54 R4.F17.B40 R4.F17.B26 R4.F17.B12 R4.F17.B247 R4.F17.B233 R4.F17.B219 R4.F17.B205 R4.F17.B177 R4.F17.B163 R4.F17.B149 R4.F17.B135 R4.F17.B117 R4.F17.B103 R4.F17.B89 R4.F17.B75 R4.F17.B47 R4.F17.B33 R4.F17.B19 R4.F17.B5 R4.F16.B254 R4.F16.B240 R4.F16.B226 R4.F16.B212 R4.F16.B184 R4.F16.B170 R4.F16.B156 R4.F16.B142 R4.F16.B124 R4.F16.B110 R4.F16.B96 R4.F16.B82 R4.F16.B54 R4.F16.B40 R4.F16.B26 R4.F16.B12 R4.F16.B247 R4.F16.B233 R4.F16.B219 R4.F16.B205 R4.F16.B177 R4.F16.B163 R4.F16.B149 R4.F16.B135 R4.F16.B117 R4.F16.B103 R4.F16.B89 R4.F16.B75 R4.F16.B47 R4.F16.B33 R4.F16.B19 R4.F16.B5 R4.F19.B255 R4.F19.B241 R4.F19.B227 R4.F19.B213 R4.F19.B185 R4.F19.B171 R4.F19.B157 R4.F19.B143 R4.F19.B125 R4.F19.B111 R4.F19.B97 R4.F19.B83 R4.F19.B55 R4.F19.B41 R4.F19.B27 R4.F19.B13 R4.F19.B248 R4.F19.B234 R4.F19.B220 R4.F19.B206 R4.F19.B178 R4.F19.B164 R4.F19.B150 R4.F19.B136 R4.F19.B118 R4.F19.B104 R4.F19.B90 R4.F19.B76 R4.F19.B48 R4.F19.B34 R4.F19.B20 R4.F19.B6 R4.F18.B255 R4.F18.B241 R4.F18.B227 R4.F18.B213 R4.F18.B185 R4.F18.B171 R4.F18.B157 R4.F18.B143 R4.F18.B125 R4.F18.B111 R4.F18.B97 R4.F18.B83 R4.F18.B55 R4.F18.B41 R4.F18.B27 R4.F18.B13 R4.F18.B248 R4.F18.B234 R4.F18.B220 R4.F18.B206 R4.F18.B178 R4.F18.B164 R4.F18.B150 R4.F18.B136 R4.F18.B118 R4.F18.B104 R4.F18.B90 R4.F18.B76 R4.F18.B48 R4.F18.B34 R4.F18.B20 R4.F18.B6 R4.F17.B255 R4.F17.B241 R4.F17.B227 R4.F17.B213 R4.F17.B185 R4.F17.B171 R4.F17.B157 R4.F17.B143 R4.F17.B125 R4.F17.B111 R4.F17.B97 R4.F17.B83 R4.F17.B55 R4.F17.B41 R4.F17.B27 R4.F17.B13 R4.F17.B248 R4.F17.B234 R4.F17.B220 R4.F17.B206 R4.F17.B178 R4.F17.B164 R4.F17.B150 R4.F17.B136 R4.F17.B118 R4.F17.B104 R4.F17.B90 R4.F17.B76 R4.F17.B48 R4.F17.B34 R4.F17.B20 R4.F17.B6 R4.F16.B255 R4.F16.B241 R4.F16.B227 R4.F16.B213 R4.F16.B185 R4.F16.B171 R4.F16.B157 R4.F16.B143 R4.F16.B125 R4.F16.B111 R4.F16.B97 R4.F16.B83 R4.F16.B55 R4.F16.B41 R4.F16.B27 R4.F16.B13 R4.F16.B248 R4.F16.B234 R4.F16.B220 R4.F16.B206 R4.F16.B178 R4.F16.B164 R4.F16.B150 R4.F16.B136 R4.F16.B118 R4.F16.B104 R4.F16.B90 R4.F16.B76 R4.F16.B48 R4.F16.B34 R4.F16.B20 R4.F16.B6 R4.F15.B249 R4.F15.B235 R4.F15.B221 R4.F15.B207 R4.F15.B179 R4.F15.B165 R4.F15.B151 R4.F15.B137 R4.F15.B119 R4.F15.B105 R4.F15.B91 R4.F15.B77 R4.F15.B49 R4.F15.B35 R4.F15.B21 R4.F15.B7 R4.F15.B242 R4.F15.B228 R4.F15.B214 R4.F15.B200 R4.F15.B172 R4.F15.B158 R4.F15.B144 R4.F15.B130 R4.F15.B112 R4.F15.B98 R4.F15.B84 R4.F15.B70 R4.F15.B42 R4.F15.B28 R4.F15.B14 R4.F15.B0 R4.F14.B249 R4.F14.B235 R4.F14.B221 R4.F14.B207 R4.F14.B179 R4.F14.B165 R4.F14.B151 R4.F14.B137 R4.F14.B119 R4.F14.B105 R4.F14.B91 R4.F14.B77 R4.F14.B49 R4.F14.B35 R4.F14.B21 R4.F14.B7 R4.F14.B242 R4.F14.B228 R4.F14.B214 R4.F14.B200 R4.F14.B172 R4.F14.B158 R4.F14.B144 R4.F14.B130 R4.F14.B112 R4.F14.B98 R4.F14.B84 R4.F14.B70 R4.F14.B42 R4.F14.B28 R4.F14.B14 R4.F14.B0 R4.F13.B249 R4.F13.B235 R4.F13.B221 R4.F13.B207 R4.F13.B179 R4.F13.B165 R4.F13.B151 R4.F13.B137 R4.F13.B119 R4.F13.B105 R4.F13.B91 R4.F13.B77 R4.F13.B49 R4.F13.B35 R4.F13.B21 R4.F13.B7 R4.F13.B242 R4.F13.B228 R4.F13.B214 R4.F13.B200 R4.F13.B172 R4.F13.B158 R4.F13.B144 R4.F13.B130 R4.F13.B112 R4.F13.B98 R4.F13.B84 R4.F13.B70 R4.F13.B42 R4.F13.B28 R4.F13.B14 R4.F13.B0 R4.F12.B249 R4.F12.B235 R4.F12.B221 R4.F12.B207 R4.F12.B179 R4.F12.B165 R4.F12.B151 R4.F12.B137 R4.F12.B119 R4.F12.B105 R4.F12.B91 R4.F12.B77 R4.F12.B49 R4.F12.B35 R4.F12.B21 R4.F12.B7 R4.F12.B242 R4.F12.B228 R4.F12.B214 R4.F12.B200 R4.F12.B172 R4.F12.B158 R4.F12.B144 R4.F12.B130 R4.F12.B112 R4.F12.B98 R4.F12.B84 R4.F12.B70 R4.F12.B42 R4.F12.B28 R4.F12.B14 R4.F12.B0 R4.F15.B250 R4.F15.B236 R4.F15.B222 R4.F15.B208 R4.F15.B180 R4.F15.B166 R4.F15.B152 R4.F15.B138 R4.F15.B120 R4.F15.B106 R4.F15.B92 R4.F15.B78 R4.F15.B50 R4.F15.B36 R4.F15.B22 R4.F15.B8 R4.F15.B243 R4.F15.B229 R4.F15.B215 R4.F15.B201 R4.F15.B173 R4.F15.B159 R4.F15.B145 R4.F15.B131 R4.F15.B113 R4.F15.B99 R4.F15.B85 R4.F15.B71 R4.F15.B43 R4.F15.B29 R4.F15.B15 R4.F15.B1 R4.F14.B250 R4.F14.B236 R4.F14.B222 R4.F14.B208 R4.F14.B180 R4.F14.B166 R4.F14.B152 R4.F14.B138 R4.F14.B120 R4.F14.B106 R4.F14.B92 R4.F14.B78 R4.F14.B50 R4.F14.B36 R4.F14.B22 R4.F14.B8 R4.F14.B243 R4.F14.B229 R4.F14.B215 R4.F14.B201 R4.F14.B173 R4.F14.B159 R4.F14.B145 R4.F14.B131 R4.F14.B113 R4.F14.B99 R4.F14.B85 R4.F14.B71 R4.F14.B43 R4.F14.B29 R4.F14.B15 R4.F14.B1 R4.F13.B250 R4.F13.B236 R4.F13.B222 R4.F13.B208 R4.F13.B180 R4.F13.B166 R4.F13.B152 R4.F13.B138 R4.F13.B120 R4.F13.B106 R4.F13.B92 R4.F13.B78 R4.F13.B50 R4.F13.B36 R4.F13.B22 R4.F13.B8 R4.F13.B243 R4.F13.B229 R4.F13.B215 R4.F13.B201 R4.F13.B173 R4.F13.B159 R4.F13.B145 R4.F13.B131 R4.F13.B113 R4.F13.B99 R4.F13.B85 R4.F13.B71 R4.F13.B43 R4.F13.B29 R4.F13.B15 R4.F13.B1 R4.F12.B250 R4.F12.B236 R4.F12.B222 R4.F12.B208 R4.F12.B180 R4.F12.B166 R4.F12.B152 R4.F12.B138 R4.F12.B120 R4.F12.B106 R4.F12.B92 R4.F12.B78 R4.F12.B50 R4.F12.B36 R4.F12.B22 R4.F12.B8 R4.F12.B243 R4.F12.B229 R4.F12.B215 R4.F12.B201 R4.F12.B173 R4.F12.B159 R4.F12.B145 R4.F12.B131 R4.F12.B113 R4.F12.B99 R4.F12.B85 R4.F12.B71 R4.F12.B43 R4.F12.B29 R4.F12.B15 R4.F12.B1 R4.F15.B251 R4.F15.B237 R4.F15.B223 R4.F15.B209 R4.F15.B181 R4.F15.B167 R4.F15.B153 R4.F15.B139 R4.F15.B121 R4.F15.B107 R4.F15.B93 R4.F15.B79 R4.F15.B51 R4.F15.B37 R4.F15.B23 R4.F15.B9 R4.F15.B244 R4.F15.B230 R4.F15.B216 R4.F15.B202 R4.F15.B174 R4.F15.B160 R4.F15.B146 R4.F15.B132 R4.F15.B114 R4.F15.B100 R4.F15.B86 R4.F15.B72 R4.F15.B44 R4.F15.B30 R4.F15.B16 R4.F15.B2 R4.F14.B251 R4.F14.B237 R4.F14.B223 R4.F14.B209 R4.F14.B181 R4.F14.B167 R4.F14.B153 R4.F14.B139 R4.F14.B121 R4.F14.B107 R4.F14.B93 R4.F14.B79 R4.F14.B51 R4.F14.B37 R4.F14.B23 R4.F14.B9 R4.F14.B244 R4.F14.B230 R4.F14.B216 R4.F14.B202 R4.F14.B174 R4.F14.B160 R4.F14.B146 R4.F14.B132 R4.F14.B114 R4.F14.B100 R4.F14.B86 R4.F14.B72 R4.F14.B44 R4.F14.B30 R4.F14.B16 R4.F14.B2 R4.F13.B251 R4.F13.B237 R4.F13.B223 R4.F13.B209 R4.F13.B181 R4.F13.B167 R4.F13.B153 R4.F13.B139 R4.F13.B121 R4.F13.B107 R4.F13.B93 R4.F13.B79 R4.F13.B51 R4.F13.B37 R4.F13.B23 R4.F13.B9 R4.F13.B244 R4.F13.B230 R4.F13.B216 R4.F13.B202 R4.F13.B174 R4.F13.B160 R4.F13.B146 R4.F13.B132 R4.F13.B114 R4.F13.B100 R4.F13.B86 R4.F13.B72 R4.F13.B44 R4.F13.B30 R4.F13.B16 R4.F13.B2 R4.F12.B251 R4.F12.B237 R4.F12.B223 R4.F12.B209 R4.F12.B181 R4.F12.B167 R4.F12.B153 R4.F12.B139 R4.F12.B121 R4.F12.B107 R4.F12.B93 R4.F12.B79 R4.F12.B51 R4.F12.B37 R4.F12.B23 R4.F12.B9 R4.F12.B244 R4.F12.B230 R4.F12.B216 R4.F12.B202 R4.F12.B174 R4.F12.B160 R4.F12.B146 R4.F12.B132 R4.F12.B114 R4.F12.B100 R4.F12.B86 R4.F12.B72 R4.F12.B44 R4.F12.B30 R4.F12.B16 R4.F12.B2 R4.F15.B252 R4.F15.B238 R4.F15.B224 R4.F15.B210 R4.F15.B182 R4.F15.B168 R4.F15.B154 R4.F15.B140 R4.F15.B122 R4.F15.B108 R4.F15.B94 R4.F15.B80 R4.F15.B52 R4.F15.B38 R4.F15.B24 R4.F15.B10 R4.F15.B245 R4.F15.B231 R4.F15.B217 R4.F15.B203 R4.F15.B175 R4.F15.B161 R4.F15.B147 R4.F15.B133 R4.F15.B115 R4.F15.B101 R4.F15.B87 R4.F15.B73 R4.F15.B45 R4.F15.B31 R4.F15.B17 R4.F15.B3 R4.F14.B252 R4.F14.B238 R4.F14.B224 R4.F14.B210 R4.F14.B182 R4.F14.B168 R4.F14.B154 R4.F14.B140 R4.F14.B122 R4.F14.B108 R4.F14.B94 R4.F14.B80 R4.F14.B52 R4.F14.B38 R4.F14.B24 R4.F14.B10 R4.F14.B245 R4.F14.B231 R4.F14.B217 R4.F14.B203 R4.F14.B175 R4.F14.B161 R4.F14.B147 R4.F14.B133 R4.F14.B115 R4.F14.B101 R4.F14.B87 R4.F14.B73 R4.F14.B45 R4.F14.B31 R4.F14.B17 R4.F14.B3 R4.F13.B252 R4.F13.B238 R4.F13.B224 R4.F13.B210 R4.F13.B182 R4.F13.B168 R4.F13.B154 R4.F13.B140 R4.F13.B122 R4.F13.B108 R4.F13.B94 R4.F13.B80 R4.F13.B52 R4.F13.B38 R4.F13.B24 R4.F13.B10 R4.F13.B245 R4.F13.B231 R4.F13.B217 R4.F13.B203 R4.F13.B175 R4.F13.B161 R4.F13.B147 R4.F13.B133 R4.F13.B115 R4.F13.B101 R4.F13.B87 R4.F13.B73 R4.F13.B45 R4.F13.B31 R4.F13.B17 R4.F13.B3 R4.F12.B252 R4.F12.B238 R4.F12.B224 R4.F12.B210 R4.F12.B182 R4.F12.B168 R4.F12.B154 R4.F12.B140 R4.F12.B122 R4.F12.B108 R4.F12.B94 R4.F12.B80 R4.F12.B52 R4.F12.B38 R4.F12.B24 R4.F12.B10 R4.F12.B245 R4.F12.B231 R4.F12.B217 R4.F12.B203 R4.F12.B175 R4.F12.B161 R4.F12.B147 R4.F12.B133 R4.F12.B115 R4.F12.B101 R4.F12.B87 R4.F12.B73 R4.F12.B45 R4.F12.B31 R4.F12.B17 R4.F12.B3 R4.F15.B253 R4.F15.B239 R4.F15.B225 R4.F15.B211 R4.F15.B183 R4.F15.B169 R4.F15.B155 R4.F15.B141 R4.F15.B123 R4.F15.B109 R4.F15.B95 R4.F15.B81 R4.F15.B53 R4.F15.B39 R4.F15.B25 R4.F15.B11 R4.F15.B246 R4.F15.B232 R4.F15.B218 R4.F15.B204 R4.F15.B176 R4.F15.B162 R4.F15.B148 R4.F15.B134 R4.F15.B116 R4.F15.B102 R4.F15.B88 R4.F15.B74 R4.F15.B46 R4.F15.B32 R4.F15.B18 R4.F15.B4 R4.F14.B253 R4.F14.B239 R4.F14.B225 R4.F14.B211 R4.F14.B183 R4.F14.B169 R4.F14.B155 R4.F14.B141 R4.F14.B123 R4.F14.B109 R4.F14.B95 R4.F14.B81 R4.F14.B53 R4.F14.B39 R4.F14.B25 R4.F14.B11 R4.F14.B246 R4.F14.B232 R4.F14.B218 R4.F14.B204 R4.F14.B176 R4.F14.B162 R4.F14.B148 R4.F14.B134 R4.F14.B116 R4.F14.B102 R4.F14.B88 R4.F14.B74 R4.F14.B46 R4.F14.B32 R4.F14.B18 R4.F14.B4 R4.F13.B253 R4.F13.B239 R4.F13.B225 R4.F13.B211 R4.F13.B183 R4.F13.B169 R4.F13.B155 R4.F13.B141 R4.F13.B123 R4.F13.B109 R4.F13.B95 R4.F13.B81 R4.F13.B53 R4.F13.B39 R4.F13.B25 R4.F13.B11 R4.F13.B246 R4.F13.B232 R4.F13.B218 R4.F13.B204 R4.F13.B176 R4.F13.B162 R4.F13.B148 R4.F13.B134 R4.F13.B116 R4.F13.B102 R4.F13.B88 R4.F13.B74 R4.F13.B46 R4.F13.B32 R4.F13.B18 R4.F13.B4 R4.F12.B253 R4.F12.B239 R4.F12.B225 R4.F12.B211 R4.F12.B183 R4.F12.B169 R4.F12.B155 R4.F12.B141 R4.F12.B123 R4.F12.B109 R4.F12.B95 R4.F12.B81 R4.F12.B53 R4.F12.B39 R4.F12.B25 R4.F12.B11 R4.F12.B246 R4.F12.B232 R4.F12.B218 R4.F12.B204 R4.F12.B176 R4.F12.B162 R4.F12.B148 R4.F12.B134 R4.F12.B116 R4.F12.B102 R4.F12.B88 R4.F12.B74 R4.F12.B46 R4.F12.B32 R4.F12.B18 R4.F12.B4 R4.F15.B254 R4.F15.B240 R4.F15.B226 R4.F15.B212 R4.F15.B184 R4.F15.B170 R4.F15.B156 R4.F15.B142 R4.F15.B124 R4.F15.B110 R4.F15.B96 R4.F15.B82 R4.F15.B54 R4.F15.B40 R4.F15.B26 R4.F15.B12 R4.F15.B247 R4.F15.B233 R4.F15.B219 R4.F15.B205 R4.F15.B177 R4.F15.B163 R4.F15.B149 R4.F15.B135 R4.F15.B117 R4.F15.B103 R4.F15.B89 R4.F15.B75 R4.F15.B47 R4.F15.B33 R4.F15.B19 R4.F15.B5 R4.F14.B254 R4.F14.B240 R4.F14.B226 R4.F14.B212 R4.F14.B184 R4.F14.B170 R4.F14.B156 R4.F14.B142 R4.F14.B124 R4.F14.B110 R4.F14.B96 R4.F14.B82 R4.F14.B54 R4.F14.B40 R4.F14.B26 R4.F14.B12 R4.F14.B247 R4.F14.B233 R4.F14.B219 R4.F14.B205 R4.F14.B177 R4.F14.B163 R4.F14.B149 R4.F14.B135 R4.F14.B117 R4.F14.B103 R4.F14.B89 R4.F14.B75 R4.F14.B47 R4.F14.B33 R4.F14.B19 R4.F14.B5 R4.F13.B254 R4.F13.B240 R4.F13.B226 R4.F13.B212 R4.F13.B184 R4.F13.B170 R4.F13.B156 R4.F13.B142 R4.F13.B124 R4.F13.B110 R4.F13.B96 R4.F13.B82 R4.F13.B54 R4.F13.B40 R4.F13.B26 R4.F13.B12 R4.F13.B247 R4.F13.B233 R4.F13.B219 R4.F13.B205 R4.F13.B177 R4.F13.B163 R4.F13.B149 R4.F13.B135 R4.F13.B117 R4.F13.B103 R4.F13.B89 R4.F13.B75 R4.F13.B47 R4.F13.B33 R4.F13.B19 R4.F13.B5 R4.F12.B254 R4.F12.B240 R4.F12.B226 R4.F12.B212 R4.F12.B184 R4.F12.B170 R4.F12.B156 R4.F12.B142 R4.F12.B124 R4.F12.B110 R4.F12.B96 R4.F12.B82 R4.F12.B54 R4.F12.B40 R4.F12.B26 R4.F12.B12 R4.F12.B247 R4.F12.B233 R4.F12.B219 R4.F12.B205 R4.F12.B177 R4.F12.B163 R4.F12.B149 R4.F12.B135 R4.F12.B117 R4.F12.B103 R4.F12.B89 R4.F12.B75 R4.F12.B47 R4.F12.B33 R4.F12.B19 R4.F12.B5 R4.F15.B255 R4.F15.B241 R4.F15.B227 R4.F15.B213 R4.F15.B185 R4.F15.B171 R4.F15.B157 R4.F15.B143 R4.F15.B125 R4.F15.B111 R4.F15.B97 R4.F15.B83 R4.F15.B55 R4.F15.B41 R4.F15.B27 R4.F15.B13 R4.F15.B248 R4.F15.B234 R4.F15.B220 R4.F15.B206 R4.F15.B178 R4.F15.B164 R4.F15.B150 R4.F15.B136 R4.F15.B118 R4.F15.B104 R4.F15.B90 R4.F15.B76 R4.F15.B48 R4.F15.B34 R4.F15.B20 R4.F15.B6 R4.F14.B255 R4.F14.B241 R4.F14.B227 R4.F14.B213 R4.F14.B185 R4.F14.B171 R4.F14.B157 R4.F14.B143 R4.F14.B125 R4.F14.B111 R4.F14.B97 R4.F14.B83 R4.F14.B55 R4.F14.B41 R4.F14.B27 R4.F14.B13 R4.F14.B248 R4.F14.B234 R4.F14.B220 R4.F14.B206 R4.F14.B178 R4.F14.B164 R4.F14.B150 R4.F14.B136 R4.F14.B118 R4.F14.B104 R4.F14.B90 R4.F14.B76 R4.F14.B48 R4.F14.B34 R4.F14.B20 R4.F14.B6 R4.F13.B255 R4.F13.B241 R4.F13.B227 R4.F13.B213 R4.F13.B185 R4.F13.B171 R4.F13.B157 R4.F13.B143 R4.F13.B125 R4.F13.B111 R4.F13.B97 R4.F13.B83 R4.F13.B55 R4.F13.B41 R4.F13.B27 R4.F13.B13 R4.F13.B248 R4.F13.B234 R4.F13.B220 R4.F13.B206 R4.F13.B178 R4.F13.B164 R4.F13.B150 R4.F13.B136 R4.F13.B118 R4.F13.B104 R4.F13.B90 R4.F13.B76 R4.F13.B48 R4.F13.B34 R4.F13.B20 R4.F13.B6 R4.F12.B255 R4.F12.B241 R4.F12.B227 R4.F12.B213 R4.F12.B185 R4.F12.B171 R4.F12.B157 R4.F12.B143 R4.F12.B125 R4.F12.B111 R4.F12.B97 R4.F12.B83 R4.F12.B55 R4.F12.B41 R4.F12.B27 R4.F12.B13 R4.F12.B248 R4.F12.B234 R4.F12.B220 R4.F12.B206 R4.F12.B178 R4.F12.B164 R4.F12.B150 R4.F12.B136 R4.F12.B118 R4.F12.B104 R4.F12.B90 R4.F12.B76 R4.F12.B48 R4.F12.B34 R4.F12.B20 R4.F12.B6 R4.F11.B249 R4.F11.B235 R4.F11.B221 R4.F11.B207 R4.F11.B179 R4.F11.B165 R4.F11.B151 R4.F11.B137 R4.F11.B119 R4.F11.B105 R4.F11.B91 R4.F11.B77 R4.F11.B49 R4.F11.B35 R4.F11.B21 R4.F11.B7 R4.F11.B242 R4.F11.B228 R4.F11.B214 R4.F11.B200 R4.F11.B172 R4.F11.B158 R4.F11.B144 R4.F11.B130 R4.F11.B112 R4.F11.B98 R4.F11.B84 R4.F11.B70 R4.F11.B42 R4.F11.B28 R4.F11.B14 R4.F11.B0 R4.F10.B249 R4.F10.B235 R4.F10.B221 R4.F10.B207 R4.F10.B179 R4.F10.B165 R4.F10.B151 R4.F10.B137 R4.F10.B119 R4.F10.B105 R4.F10.B91 R4.F10.B77 R4.F10.B49 R4.F10.B35 R4.F10.B21 R4.F10.B7 R4.F10.B242 R4.F10.B228 R4.F10.B214 R4.F10.B200 R4.F10.B172 R4.F10.B158 R4.F10.B144 R4.F10.B130 R4.F10.B112 R4.F10.B98 R4.F10.B84 R4.F10.B70 R4.F10.B42 R4.F10.B28 R4.F10.B14 R4.F10.B0 R4.F9.B249 R4.F9.B235 R4.F9.B221 R4.F9.B207 R4.F9.B179 R4.F9.B165 R4.F9.B151 R4.F9.B137 R4.F9.B119 R4.F9.B105 R4.F9.B91 R4.F9.B77 R4.F9.B49 R4.F9.B35 R4.F9.B21 R4.F9.B7 R4.F9.B242 R4.F9.B228 R4.F9.B214 R4.F9.B200 R4.F9.B172 R4.F9.B158 R4.F9.B144 R4.F9.B130 R4.F9.B112 R4.F9.B98 R4.F9.B84 R4.F9.B70 R4.F9.B42 R4.F9.B28 R4.F9.B14 R4.F9.B0 R4.F8.B249 R4.F8.B235 R4.F8.B221 R4.F8.B207 R4.F8.B179 R4.F8.B165 R4.F8.B151 R4.F8.B137 R4.F8.B119 R4.F8.B105 R4.F8.B91 R4.F8.B77 R4.F8.B49 R4.F8.B35 R4.F8.B21 R4.F8.B7 R4.F8.B242 R4.F8.B228 R4.F8.B214 R4.F8.B200 R4.F8.B172 R4.F8.B158 R4.F8.B144 R4.F8.B130 R4.F8.B112 R4.F8.B98 R4.F8.B84 R4.F8.B70 R4.F8.B42 R4.F8.B28 R4.F8.B14 R4.F8.B0 R4.F11.B250 R4.F11.B236 R4.F11.B222 R4.F11.B208 R4.F11.B180 R4.F11.B166 R4.F11.B152 R4.F11.B138 R4.F11.B120 R4.F11.B106 R4.F11.B92 R4.F11.B78 R4.F11.B50 R4.F11.B36 R4.F11.B22 R4.F11.B8 R4.F11.B243 R4.F11.B229 R4.F11.B215 R4.F11.B201 R4.F11.B173 R4.F11.B159 R4.F11.B145 R4.F11.B131 R4.F11.B113 R4.F11.B99 R4.F11.B85 R4.F11.B71 R4.F11.B43 R4.F11.B29 R4.F11.B15 R4.F11.B1 R4.F10.B250 R4.F10.B236 R4.F10.B222 R4.F10.B208 R4.F10.B180 R4.F10.B166 R4.F10.B152 R4.F10.B138 R4.F10.B120 R4.F10.B106 R4.F10.B92 R4.F10.B78 R4.F10.B50 R4.F10.B36 R4.F10.B22 R4.F10.B8 R4.F10.B243 R4.F10.B229 R4.F10.B215 R4.F10.B201 R4.F10.B173 R4.F10.B159 R4.F10.B145 R4.F10.B131 R4.F10.B113 R4.F10.B99 R4.F10.B85 R4.F10.B71 R4.F10.B43 R4.F10.B29 R4.F10.B15 R4.F10.B1 R4.F9.B250 R4.F9.B236 R4.F9.B222 R4.F9.B208 R4.F9.B180 R4.F9.B166 R4.F9.B152 R4.F9.B138 R4.F9.B120 R4.F9.B106 R4.F9.B92 R4.F9.B78 R4.F9.B50 R4.F9.B36 R4.F9.B22 R4.F9.B8 R4.F9.B243 R4.F9.B229 R4.F9.B215 R4.F9.B201 R4.F9.B173 R4.F9.B159 R4.F9.B145 R4.F9.B131 R4.F9.B113 R4.F9.B99 R4.F9.B85 R4.F9.B71 R4.F9.B43 R4.F9.B29 R4.F9.B15 R4.F9.B1 R4.F8.B250 R4.F8.B236 R4.F8.B222 R4.F8.B208 R4.F8.B180 R4.F8.B166 R4.F8.B152 R4.F8.B138 R4.F8.B120 R4.F8.B106 R4.F8.B92 R4.F8.B78 R4.F8.B50 R4.F8.B36 R4.F8.B22 R4.F8.B8 R4.F8.B243 R4.F8.B229 R4.F8.B215 R4.F8.B201 R4.F8.B173 R4.F8.B159 R4.F8.B145 R4.F8.B131 R4.F8.B113 R4.F8.B99 R4.F8.B85 R4.F8.B71 R4.F8.B43 R4.F8.B29 R4.F8.B15 R4.F8.B1 R4.F11.B251 R4.F11.B237 R4.F11.B223 R4.F11.B209 R4.F11.B181 R4.F11.B167 R4.F11.B153 R4.F11.B139 R4.F11.B121 R4.F11.B107 R4.F11.B93 R4.F11.B79 R4.F11.B51 R4.F11.B37 R4.F11.B23 R4.F11.B9 R4.F11.B244 R4.F11.B230 R4.F11.B216 R4.F11.B202 R4.F11.B174 R4.F11.B160 R4.F11.B146 R4.F11.B132 R4.F11.B114 R4.F11.B100 R4.F11.B86 R4.F11.B72 R4.F11.B44 R4.F11.B30 R4.F11.B16 R4.F11.B2 R4.F10.B251 R4.F10.B237 R4.F10.B223 R4.F10.B209 R4.F10.B181 R4.F10.B167 R4.F10.B153 R4.F10.B139 R4.F10.B121 R4.F10.B107 R4.F10.B93 R4.F10.B79 R4.F10.B51 R4.F10.B37 R4.F10.B23 R4.F10.B9 R4.F10.B244 R4.F10.B230 R4.F10.B216 R4.F10.B202 R4.F10.B174 R4.F10.B160 R4.F10.B146 R4.F10.B132 R4.F10.B114 R4.F10.B100 R4.F10.B86 R4.F10.B72 R4.F10.B44 R4.F10.B30 R4.F10.B16 R4.F10.B2 R4.F9.B251 R4.F9.B237 R4.F9.B223 R4.F9.B209 R4.F9.B181 R4.F9.B167 R4.F9.B153 R4.F9.B139 R4.F9.B121 R4.F9.B107 R4.F9.B93 R4.F9.B79 R4.F9.B51 R4.F9.B37 R4.F9.B23 R4.F9.B9 R4.F9.B244 R4.F9.B230 R4.F9.B216 R4.F9.B202 R4.F9.B174 R4.F9.B160 R4.F9.B146 R4.F9.B132 R4.F9.B114 R4.F9.B100 R4.F9.B86 R4.F9.B72 R4.F9.B44 R4.F9.B30 R4.F9.B16 R4.F9.B2 R4.F8.B251 R4.F8.B237 R4.F8.B223 R4.F8.B209 R4.F8.B181 R4.F8.B167 R4.F8.B153 R4.F8.B139 R4.F8.B121 R4.F8.B107 R4.F8.B93 R4.F8.B79 R4.F8.B51 R4.F8.B37 R4.F8.B23 R4.F8.B9 R4.F8.B244 R4.F8.B230 R4.F8.B216 R4.F8.B202 R4.F8.B174 R4.F8.B160 R4.F8.B146 R4.F8.B132 R4.F8.B114 R4.F8.B100 R4.F8.B86 R4.F8.B72 R4.F8.B44 R4.F8.B30 R4.F8.B16 R4.F8.B2 R4.F11.B252 R4.F11.B238 R4.F11.B224 R4.F11.B210 R4.F11.B182 R4.F11.B168 R4.F11.B154 R4.F11.B140 R4.F11.B122 R4.F11.B108 R4.F11.B94 R4.F11.B80 R4.F11.B52 R4.F11.B38 R4.F11.B24 R4.F11.B10 R4.F11.B245 R4.F11.B231 R4.F11.B217 R4.F11.B203 R4.F11.B175 R4.F11.B161 R4.F11.B147 R4.F11.B133 R4.F11.B115 R4.F11.B101 R4.F11.B87 R4.F11.B73 R4.F11.B45 R4.F11.B31 R4.F11.B17 R4.F11.B3 R4.F10.B252 R4.F10.B238 R4.F10.B224 R4.F10.B210 R4.F10.B182 R4.F10.B168 R4.F10.B154 R4.F10.B140 R4.F10.B122 R4.F10.B108 R4.F10.B94 R4.F10.B80 R4.F10.B52 R4.F10.B38 R4.F10.B24 R4.F10.B10 R4.F10.B245 R4.F10.B231 R4.F10.B217 R4.F10.B203 R4.F10.B175 R4.F10.B161 R4.F10.B147 R4.F10.B133 R4.F10.B115 R4.F10.B101 R4.F10.B87 R4.F10.B73 R4.F10.B45 R4.F10.B31 R4.F10.B17 R4.F10.B3 R4.F9.B252 R4.F9.B238 R4.F9.B224 R4.F9.B210 R4.F9.B182 R4.F9.B168 R4.F9.B154 R4.F9.B140 R4.F9.B122 R4.F9.B108 R4.F9.B94 R4.F9.B80 R4.F9.B52 R4.F9.B38 R4.F9.B24 R4.F9.B10 R4.F9.B245 R4.F9.B231 R4.F9.B217 R4.F9.B203 R4.F9.B175 R4.F9.B161 R4.F9.B147 R4.F9.B133 R4.F9.B115 R4.F9.B101 R4.F9.B87 R4.F9.B73 R4.F9.B45 R4.F9.B31 R4.F9.B17 R4.F9.B3 R4.F8.B252 R4.F8.B238 R4.F8.B224 R4.F8.B210 R4.F8.B182 R4.F8.B168 R4.F8.B154 R4.F8.B140 R4.F8.B122 R4.F8.B108 R4.F8.B94 R4.F8.B80 R4.F8.B52 R4.F8.B38 R4.F8.B24 R4.F8.B10 R4.F8.B245 R4.F8.B231 R4.F8.B217 R4.F8.B203 R4.F8.B175 R4.F8.B161 R4.F8.B147 R4.F8.B133 R4.F8.B115 R4.F8.B101 R4.F8.B87 R4.F8.B73 R4.F8.B45 R4.F8.B31 R4.F8.B17 R4.F8.B3 R4.F11.B253 R4.F11.B239 R4.F11.B225 R4.F11.B211 R4.F11.B183 R4.F11.B169 R4.F11.B155 R4.F11.B141 R4.F11.B123 R4.F11.B109 R4.F11.B95 R4.F11.B81 R4.F11.B53 R4.F11.B39 R4.F11.B25 R4.F11.B11 R4.F11.B246 R4.F11.B232 R4.F11.B218 R4.F11.B204 R4.F11.B176 R4.F11.B162 R4.F11.B148 R4.F11.B134 R4.F11.B116 R4.F11.B102 R4.F11.B88 R4.F11.B74 R4.F11.B46 R4.F11.B32 R4.F11.B18 R4.F11.B4 R4.F10.B253 R4.F10.B239 R4.F10.B225 R4.F10.B211 R4.F10.B183 R4.F10.B169 R4.F10.B155 R4.F10.B141 R4.F10.B123 R4.F10.B109 R4.F10.B95 R4.F10.B81 R4.F10.B53 R4.F10.B39 R4.F10.B25 R4.F10.B11 R4.F10.B246 R4.F10.B232 R4.F10.B218 R4.F10.B204 R4.F10.B176 R4.F10.B162 R4.F10.B148 R4.F10.B134 R4.F10.B116 R4.F10.B102 R4.F10.B88 R4.F10.B74 R4.F10.B46 R4.F10.B32 R4.F10.B18 R4.F10.B4 R4.F9.B253 R4.F9.B239 R4.F9.B225 R4.F9.B211 R4.F9.B183 R4.F9.B169 R4.F9.B155 R4.F9.B141 R4.F9.B123 R4.F9.B109 R4.F9.B95 R4.F9.B81 R4.F9.B53 R4.F9.B39 R4.F9.B25 R4.F9.B11 R4.F9.B246 R4.F9.B232 R4.F9.B218 R4.F9.B204 R4.F9.B176 R4.F9.B162 R4.F9.B148 R4.F9.B134 R4.F9.B116 R4.F9.B102 R4.F9.B88 R4.F9.B74 R4.F9.B46 R4.F9.B32 R4.F9.B18 R4.F9.B4 R4.F8.B253 R4.F8.B239 R4.F8.B225 R4.F8.B211 R4.F8.B183 R4.F8.B169 R4.F8.B155 R4.F8.B141 R4.F8.B123 R4.F8.B109 R4.F8.B95 R4.F8.B81 R4.F8.B53 R4.F8.B39 R4.F8.B25 R4.F8.B11 R4.F8.B246 R4.F8.B232 R4.F8.B218 R4.F8.B204 R4.F8.B176 R4.F8.B162 R4.F8.B148 R4.F8.B134 R4.F8.B116 R4.F8.B102 R4.F8.B88 R4.F8.B74 R4.F8.B46 R4.F8.B32 R4.F8.B18 R4.F8.B4 R4.F11.B254 R4.F11.B240 R4.F11.B226 R4.F11.B212 R4.F11.B184 R4.F11.B170 R4.F11.B156 R4.F11.B142 R4.F11.B124 R4.F11.B110 R4.F11.B96 R4.F11.B82 R4.F11.B54 R4.F11.B40 R4.F11.B26 R4.F11.B12 R4.F11.B247 R4.F11.B233 R4.F11.B219 R4.F11.B205 R4.F11.B177 R4.F11.B163 R4.F11.B149 R4.F11.B135 R4.F11.B117 R4.F11.B103 R4.F11.B89 R4.F11.B75 R4.F11.B47 R4.F11.B33 R4.F11.B19 R4.F11.B5 R4.F10.B254 R4.F10.B240 R4.F10.B226 R4.F10.B212 R4.F10.B184 R4.F10.B170 R4.F10.B156 R4.F10.B142 R4.F10.B124 R4.F10.B110 R4.F10.B96 R4.F10.B82 R4.F10.B54 R4.F10.B40 R4.F10.B26 R4.F10.B12 R4.F10.B247 R4.F10.B233 R4.F10.B219 R4.F10.B205 R4.F10.B177 R4.F10.B163 R4.F10.B149 R4.F10.B135 R4.F10.B117 R4.F10.B103 R4.F10.B89 R4.F10.B75 R4.F10.B47 R4.F10.B33 R4.F10.B19 R4.F10.B5 R4.F9.B254 R4.F9.B240 R4.F9.B226 R4.F9.B212 R4.F9.B184 R4.F9.B170 R4.F9.B156 R4.F9.B142 R4.F9.B124 R4.F9.B110 R4.F9.B96 R4.F9.B82 R4.F9.B54 R4.F9.B40 R4.F9.B26 R4.F9.B12 R4.F9.B247 R4.F9.B233 R4.F9.B219 R4.F9.B205 R4.F9.B177 R4.F9.B163 R4.F9.B149 R4.F9.B135 R4.F9.B117 R4.F9.B103 R4.F9.B89 R4.F9.B75 R4.F9.B47 R4.F9.B33 R4.F9.B19 R4.F9.B5 R4.F8.B254 R4.F8.B240 R4.F8.B226 R4.F8.B212 R4.F8.B184 R4.F8.B170 R4.F8.B156 R4.F8.B142 R4.F8.B124 R4.F8.B110 R4.F8.B96 R4.F8.B82 R4.F8.B54 R4.F8.B40 R4.F8.B26 R4.F8.B12 R4.F8.B247 R4.F8.B233 R4.F8.B219 R4.F8.B205 R4.F8.B177 R4.F8.B163 R4.F8.B149 R4.F8.B135 R4.F8.B117 R4.F8.B103 R4.F8.B89 R4.F8.B75 R4.F8.B47 R4.F8.B33 R4.F8.B19 R4.F8.B5 R4.F11.B255 R4.F11.B241 R4.F11.B227 R4.F11.B213 R4.F11.B185 R4.F11.B171 R4.F11.B157 R4.F11.B143 R4.F11.B125 R4.F11.B111 R4.F11.B97 R4.F11.B83 R4.F11.B55 R4.F11.B41 R4.F11.B27 R4.F11.B13 R4.F11.B248 R4.F11.B234 R4.F11.B220 R4.F11.B206 R4.F11.B178 R4.F11.B164 R4.F11.B150 R4.F11.B136 R4.F11.B118 R4.F11.B104 R4.F11.B90 R4.F11.B76 R4.F11.B48 R4.F11.B34 R4.F11.B20 R4.F11.B6 R4.F10.B255 R4.F10.B241 R4.F10.B227 R4.F10.B213 R4.F10.B185 R4.F10.B171 R4.F10.B157 R4.F10.B143 R4.F10.B125 R4.F10.B111 R4.F10.B97 R4.F10.B83 R4.F10.B55 R4.F10.B41 R4.F10.B27 R4.F10.B13 R4.F10.B248 R4.F10.B234 R4.F10.B220 R4.F10.B206 R4.F10.B178 R4.F10.B164 R4.F10.B150 R4.F10.B136 R4.F10.B118 R4.F10.B104 R4.F10.B90 R4.F10.B76 R4.F10.B48 R4.F10.B34 R4.F10.B20 R4.F10.B6 R4.F9.B255 R4.F9.B241 R4.F9.B227 R4.F9.B213 R4.F9.B185 R4.F9.B171 R4.F9.B157 R4.F9.B143 R4.F9.B125 R4.F9.B111 R4.F9.B97 R4.F9.B83 R4.F9.B55 R4.F9.B41 R4.F9.B27 R4.F9.B13 R4.F9.B248 R4.F9.B234 R4.F9.B220 R4.F9.B206 R4.F9.B178 R4.F9.B164 R4.F9.B150 R4.F9.B136 R4.F9.B118 R4.F9.B104 R4.F9.B90 R4.F9.B76 R4.F9.B48 R4.F9.B34 R4.F9.B20 R4.F9.B6 R4.F8.B255 R4.F8.B241 R4.F8.B227 R4.F8.B213 R4.F8.B185 R4.F8.B171 R4.F8.B157 R4.F8.B143 R4.F8.B125 R4.F8.B111 R4.F8.B97 R4.F8.B83 R4.F8.B55 R4.F8.B41 R4.F8.B27 R4.F8.B13 R4.F8.B248 R4.F8.B234 R4.F8.B220 R4.F8.B206 R4.F8.B178 R4.F8.B164 R4.F8.B150 R4.F8.B136 R4.F8.B118 R4.F8.B104 R4.F8.B90 R4.F8.B76 R4.F8.B48 R4.F8.B34 R4.F8.B20 R4.F8.B6 R4.F7.B249 R4.F7.B235 R4.F7.B221 R4.F7.B207 R4.F7.B179 R4.F7.B165 R4.F7.B151 R4.F7.B137 R4.F7.B119 R4.F7.B105 R4.F7.B91 R4.F7.B77 R4.F7.B49 R4.F7.B35 R4.F7.B21 R4.F7.B7 R4.F7.B242 R4.F7.B228 R4.F7.B214 R4.F7.B200 R4.F7.B172 R4.F7.B158 R4.F7.B144 R4.F7.B130 R4.F7.B112 R4.F7.B98 R4.F7.B84 R4.F7.B70 R4.F7.B42 R4.F7.B28 R4.F7.B14 R4.F7.B0 R4.F6.B249 R4.F6.B235 R4.F6.B221 R4.F6.B207 R4.F6.B179 R4.F6.B165 R4.F6.B151 R4.F6.B137 R4.F6.B119 R4.F6.B105 R4.F6.B91 R4.F6.B77 R4.F6.B49 R4.F6.B35 R4.F6.B21 R4.F6.B7 R4.F6.B242 R4.F6.B228 R4.F6.B214 R4.F6.B200 R4.F6.B172 R4.F6.B158 R4.F6.B144 R4.F6.B130 R4.F6.B112 R4.F6.B98 R4.F6.B84 R4.F6.B70 R4.F6.B42 R4.F6.B28 R4.F6.B14 R4.F6.B0 R4.F5.B249 R4.F5.B235 R4.F5.B221 R4.F5.B207 R4.F5.B179 R4.F5.B165 R4.F5.B151 R4.F5.B137 R4.F5.B119 R4.F5.B105 R4.F5.B91 R4.F5.B77 R4.F5.B49 R4.F5.B35 R4.F5.B21 R4.F5.B7 R4.F5.B242 R4.F5.B228 R4.F5.B214 R4.F5.B200 R4.F5.B172 R4.F5.B158 R4.F5.B144 R4.F5.B130 R4.F5.B112 R4.F5.B98 R4.F5.B84 R4.F5.B70 R4.F5.B42 R4.F5.B28 R4.F5.B14 R4.F5.B0 R4.F4.B249 R4.F4.B235 R4.F4.B221 R4.F4.B207 R4.F4.B179 R4.F4.B165 R4.F4.B151 R4.F4.B137 R4.F4.B119 R4.F4.B105 R4.F4.B91 R4.F4.B77 R4.F4.B49 R4.F4.B35 R4.F4.B21 R4.F4.B7 R4.F4.B242 R4.F4.B228 R4.F4.B214 R4.F4.B200 R4.F4.B172 R4.F4.B158 R4.F4.B144 R4.F4.B130 R4.F4.B112 R4.F4.B98 R4.F4.B84 R4.F4.B70 R4.F4.B42 R4.F4.B28 R4.F4.B14 R4.F4.B0 R4.F7.B250 R4.F7.B236 R4.F7.B222 R4.F7.B208 R4.F7.B180 R4.F7.B166 R4.F7.B152 R4.F7.B138 R4.F7.B120 R4.F7.B106 R4.F7.B92 R4.F7.B78 R4.F7.B50 R4.F7.B36 R4.F7.B22 R4.F7.B8 R4.F7.B243 R4.F7.B229 R4.F7.B215 R4.F7.B201 R4.F7.B173 R4.F7.B159 R4.F7.B145 R4.F7.B131 R4.F7.B113 R4.F7.B99 R4.F7.B85 R4.F7.B71 R4.F7.B43 R4.F7.B29 R4.F7.B15 R4.F7.B1 R4.F6.B250 R4.F6.B236 R4.F6.B222 R4.F6.B208 R4.F6.B180 R4.F6.B166 R4.F6.B152 R4.F6.B138 R4.F6.B120 R4.F6.B106 R4.F6.B92 R4.F6.B78 R4.F6.B50 R4.F6.B36 R4.F6.B22 R4.F6.B8 R4.F6.B243 R4.F6.B229 R4.F6.B215 R4.F6.B201 R4.F6.B173 R4.F6.B159 R4.F6.B145 R4.F6.B131 R4.F6.B113 R4.F6.B99 R4.F6.B85 R4.F6.B71 R4.F6.B43 R4.F6.B29 R4.F6.B15 R4.F6.B1 R4.F5.B250 R4.F5.B236 R4.F5.B222 R4.F5.B208 R4.F5.B180 R4.F5.B166 R4.F5.B152 R4.F5.B138 R4.F5.B120 R4.F5.B106 R4.F5.B92 R4.F5.B78 R4.F5.B50 R4.F5.B36 R4.F5.B22 R4.F5.B8 R4.F5.B243 R4.F5.B229 R4.F5.B215 R4.F5.B201 R4.F5.B173 R4.F5.B159 R4.F5.B145 R4.F5.B131 R4.F5.B113 R4.F5.B99 R4.F5.B85 R4.F5.B71 R4.F5.B43 R4.F5.B29 R4.F5.B15 R4.F5.B1 R4.F4.B250 R4.F4.B236 R4.F4.B222 R4.F4.B208 R4.F4.B180 R4.F4.B166 R4.F4.B152 R4.F4.B138 R4.F4.B120 R4.F4.B106 R4.F4.B92 R4.F4.B78 R4.F4.B50 R4.F4.B36 R4.F4.B22 R4.F4.B8 R4.F4.B243 R4.F4.B229 R4.F4.B215 R4.F4.B201 R4.F4.B173 R4.F4.B159 R4.F4.B145 R4.F4.B131 R4.F4.B113 R4.F4.B99 R4.F4.B85 R4.F4.B71 R4.F4.B43 R4.F4.B29 R4.F4.B15 R4.F4.B1 R4.F7.B251 R4.F7.B237 R4.F7.B223 R4.F7.B209 R4.F7.B181 R4.F7.B167 R4.F7.B153 R4.F7.B139 R4.F7.B121 R4.F7.B107 R4.F7.B93 R4.F7.B79 R4.F7.B51 R4.F7.B37 R4.F7.B23 R4.F7.B9 R4.F7.B244 R4.F7.B230 R4.F7.B216 R4.F7.B202 R4.F7.B174 R4.F7.B160 R4.F7.B146 R4.F7.B132 R4.F7.B114 R4.F7.B100 R4.F7.B86 R4.F7.B72 R4.F7.B44 R4.F7.B30 R4.F7.B16 R4.F7.B2 R4.F6.B251 R4.F6.B237 R4.F6.B223 R4.F6.B209 R4.F6.B181 R4.F6.B167 R4.F6.B153 R4.F6.B139 R4.F6.B121 R4.F6.B107 R4.F6.B93 R4.F6.B79 R4.F6.B51 R4.F6.B37 R4.F6.B23 R4.F6.B9 R4.F6.B244 R4.F6.B230 R4.F6.B216 R4.F6.B202 R4.F6.B174 R4.F6.B160 R4.F6.B146 R4.F6.B132 R4.F6.B114 R4.F6.B100 R4.F6.B86 R4.F6.B72 R4.F6.B44 R4.F6.B30 R4.F6.B16 R4.F6.B2 R4.F5.B251 R4.F5.B237 R4.F5.B223 R4.F5.B209 R4.F5.B181 R4.F5.B167 R4.F5.B153 R4.F5.B139 R4.F5.B121 R4.F5.B107 R4.F5.B93 R4.F5.B79 R4.F5.B51 R4.F5.B37 R4.F5.B23 R4.F5.B9 R4.F5.B244 R4.F5.B230 R4.F5.B216 R4.F5.B202 R4.F5.B174 R4.F5.B160 R4.F5.B146 R4.F5.B132 R4.F5.B114 R4.F5.B100 R4.F5.B86 R4.F5.B72 R4.F5.B44 R4.F5.B30 R4.F5.B16 R4.F5.B2 R4.F4.B251 R4.F4.B237 R4.F4.B223 R4.F4.B209 R4.F4.B181 R4.F4.B167 R4.F4.B153 R4.F4.B139 R4.F4.B121 R4.F4.B107 R4.F4.B93 R4.F4.B79 R4.F4.B51 R4.F4.B37 R4.F4.B23 R4.F4.B9 R4.F4.B244 R4.F4.B230 R4.F4.B216 R4.F4.B202 R4.F4.B174 R4.F4.B160 R4.F4.B146 R4.F4.B132 R4.F4.B114 R4.F4.B100 R4.F4.B86 R4.F4.B72 R4.F4.B44 R4.F4.B30 R4.F4.B16 R4.F4.B2 R4.F7.B252 R4.F7.B238 R4.F7.B224 R4.F7.B210 R4.F7.B182 R4.F7.B168 R4.F7.B154 R4.F7.B140 R4.F7.B122 R4.F7.B108 R4.F7.B94 R4.F7.B80 R4.F7.B52 R4.F7.B38 R4.F7.B24 R4.F7.B10 R4.F7.B245 R4.F7.B231 R4.F7.B217 R4.F7.B203 R4.F7.B175 R4.F7.B161 R4.F7.B147 R4.F7.B133 R4.F7.B115 R4.F7.B101 R4.F7.B87 R4.F7.B73 R4.F7.B45 R4.F7.B31 R4.F7.B17 R4.F7.B3 R4.F6.B252 R4.F6.B238 R4.F6.B224 R4.F6.B210 R4.F6.B182 R4.F6.B168 R4.F6.B154 R4.F6.B140 R4.F6.B122 R4.F6.B108 R4.F6.B94 R4.F6.B80 R4.F6.B52 R4.F6.B38 R4.F6.B24 R4.F6.B10 R4.F6.B245 R4.F6.B231 R4.F6.B217 R4.F6.B203 R4.F6.B175 R4.F6.B161 R4.F6.B147 R4.F6.B133 R4.F6.B115 R4.F6.B101 R4.F6.B87 R4.F6.B73 R4.F6.B45 R4.F6.B31 R4.F6.B17 R4.F6.B3 R4.F5.B252 R4.F5.B238 R4.F5.B224 R4.F5.B210 R4.F5.B182 R4.F5.B168 R4.F5.B154 R4.F5.B140 R4.F5.B122 R4.F5.B108 R4.F5.B94 R4.F5.B80 R4.F5.B52 R4.F5.B38 R4.F5.B24 R4.F5.B10 R4.F5.B245 R4.F5.B231 R4.F5.B217 R4.F5.B203 R4.F5.B175 R4.F5.B161 R4.F5.B147 R4.F5.B133 R4.F5.B115 R4.F5.B101 R4.F5.B87 R4.F5.B73 R4.F5.B45 R4.F5.B31 R4.F5.B17 R4.F5.B3 R4.F4.B252 R4.F4.B238 R4.F4.B224 R4.F4.B210 R4.F4.B182 R4.F4.B168 R4.F4.B154 R4.F4.B140 R4.F4.B122 R4.F4.B108 R4.F4.B94 R4.F4.B80 R4.F4.B52 R4.F4.B38 R4.F4.B24 R4.F4.B10 R4.F4.B245 R4.F4.B231 R4.F4.B217 R4.F4.B203 R4.F4.B175 R4.F4.B161 R4.F4.B147 R4.F4.B133 R4.F4.B115 R4.F4.B101 R4.F4.B87 R4.F4.B73 R4.F4.B45 R4.F4.B31 R4.F4.B17 R4.F4.B3 R4.F7.B253 R4.F7.B239 R4.F7.B225 R4.F7.B211 R4.F7.B183 R4.F7.B169 R4.F7.B155 R4.F7.B141 R4.F7.B123 R4.F7.B109 R4.F7.B95 R4.F7.B81 R4.F7.B53 R4.F7.B39 R4.F7.B25 R4.F7.B11 R4.F7.B246 R4.F7.B232 R4.F7.B218 R4.F7.B204 R4.F7.B176 R4.F7.B162 R4.F7.B148 R4.F7.B134 R4.F7.B116 R4.F7.B102 R4.F7.B88 R4.F7.B74 R4.F7.B46 R4.F7.B32 R4.F7.B18 R4.F7.B4 R4.F6.B253 R4.F6.B239 R4.F6.B225 R4.F6.B211 R4.F6.B183 R4.F6.B169 R4.F6.B155 R4.F6.B141 R4.F6.B123 R4.F6.B109 R4.F6.B95 R4.F6.B81 R4.F6.B53 R4.F6.B39 R4.F6.B25 R4.F6.B11 R4.F6.B246 R4.F6.B232 R4.F6.B218 R4.F6.B204 R4.F6.B176 R4.F6.B162 R4.F6.B148 R4.F6.B134 R4.F6.B116 R4.F6.B102 R4.F6.B88 R4.F6.B74 R4.F6.B46 R4.F6.B32 R4.F6.B18 R4.F6.B4 R4.F5.B253 R4.F5.B239 R4.F5.B225 R4.F5.B211 R4.F5.B183 R4.F5.B169 R4.F5.B155 R4.F5.B141 R4.F5.B123 R4.F5.B109 R4.F5.B95 R4.F5.B81 R4.F5.B53 R4.F5.B39 R4.F5.B25 R4.F5.B11 R4.F5.B246 R4.F5.B232 R4.F5.B218 R4.F5.B204 R4.F5.B176 R4.F5.B162 R4.F5.B148 R4.F5.B134 R4.F5.B116 R4.F5.B102 R4.F5.B88 R4.F5.B74 R4.F5.B46 R4.F5.B32 R4.F5.B18 R4.F5.B4 R4.F4.B253 R4.F4.B239 R4.F4.B225 R4.F4.B211 R4.F4.B183 R4.F4.B169 R4.F4.B155 R4.F4.B141 R4.F4.B123 R4.F4.B109 R4.F4.B95 R4.F4.B81 R4.F4.B53 R4.F4.B39 R4.F4.B25 R4.F4.B11 R4.F4.B246 R4.F4.B232 R4.F4.B218 R4.F4.B204 R4.F4.B176 R4.F4.B162 R4.F4.B148 R4.F4.B134 R4.F4.B116 R4.F4.B102 R4.F4.B88 R4.F4.B74 R4.F4.B46 R4.F4.B32 R4.F4.B18 R4.F4.B4 R4.F7.B254 R4.F7.B240 R4.F7.B226 R4.F7.B212 R4.F7.B184 R4.F7.B170 R4.F7.B156 R4.F7.B142 R4.F7.B124 R4.F7.B110 R4.F7.B96 R4.F7.B82 R4.F7.B54 R4.F7.B40 R4.F7.B26 R4.F7.B12 R4.F7.B247 R4.F7.B233 R4.F7.B219 R4.F7.B205 R4.F7.B177 R4.F7.B163 R4.F7.B149 R4.F7.B135 R4.F7.B117 R4.F7.B103 R4.F7.B89 R4.F7.B75 R4.F7.B47 R4.F7.B33 R4.F7.B19 R4.F7.B5 R4.F6.B254 R4.F6.B240 R4.F6.B226 R4.F6.B212 R4.F6.B184 R4.F6.B170 R4.F6.B156 R4.F6.B142 R4.F6.B124 R4.F6.B110 R4.F6.B96 R4.F6.B82 R4.F6.B54 R4.F6.B40 R4.F6.B26 R4.F6.B12 R4.F6.B247 R4.F6.B233 R4.F6.B219 R4.F6.B205 R4.F6.B177 R4.F6.B163 R4.F6.B149 R4.F6.B135 R4.F6.B117 R4.F6.B103 R4.F6.B89 R4.F6.B75 R4.F6.B47 R4.F6.B33 R4.F6.B19 R4.F6.B5 R4.F5.B254 R4.F5.B240 R4.F5.B226 R4.F5.B212 R4.F5.B184 R4.F5.B170 R4.F5.B156 R4.F5.B142 R4.F5.B124 R4.F5.B110 R4.F5.B96 R4.F5.B82 R4.F5.B54 R4.F5.B40 R4.F5.B26 R4.F5.B12 R4.F5.B247 R4.F5.B233 R4.F5.B219 R4.F5.B205 R4.F5.B177 R4.F5.B163 R4.F5.B149 R4.F5.B135 R4.F5.B117 R4.F5.B103 R4.F5.B89 R4.F5.B75 R4.F5.B47 R4.F5.B33 R4.F5.B19 R4.F5.B5 R4.F4.B254 R4.F4.B240 R4.F4.B226 R4.F4.B212 R4.F4.B184 R4.F4.B170 R4.F4.B156 R4.F4.B142 R4.F4.B124 R4.F4.B110 R4.F4.B96 R4.F4.B82 R4.F4.B54 R4.F4.B40 R4.F4.B26 R4.F4.B12 R4.F4.B247 R4.F4.B233 R4.F4.B219 R4.F4.B205 R4.F4.B177 R4.F4.B163 R4.F4.B149 R4.F4.B135 R4.F4.B117 R4.F4.B103 R4.F4.B89 R4.F4.B75 R4.F4.B47 R4.F4.B33 R4.F4.B19 R4.F4.B5 R4.F7.B255 R4.F7.B241 R4.F7.B227 R4.F7.B213 R4.F7.B185 R4.F7.B171 R4.F7.B157 R4.F7.B143 R4.F7.B125 R4.F7.B111 R4.F7.B97 R4.F7.B83 R4.F7.B55 R4.F7.B41 R4.F7.B27 R4.F7.B13 R4.F7.B248 R4.F7.B234 R4.F7.B220 R4.F7.B206 R4.F7.B178 R4.F7.B164 R4.F7.B150 R4.F7.B136 R4.F7.B118 R4.F7.B104 R4.F7.B90 R4.F7.B76 R4.F7.B48 R4.F7.B34 R4.F7.B20 R4.F7.B6 R4.F6.B255 R4.F6.B241 R4.F6.B227 R4.F6.B213 R4.F6.B185 R4.F6.B171 R4.F6.B157 R4.F6.B143 R4.F6.B125 R4.F6.B111 R4.F6.B97 R4.F6.B83 R4.F6.B55 R4.F6.B41 R4.F6.B27 R4.F6.B13 R4.F6.B248 R4.F6.B234 R4.F6.B220 R4.F6.B206 R4.F6.B178 R4.F6.B164 R4.F6.B150 R4.F6.B136 R4.F6.B118 R4.F6.B104 R4.F6.B90 R4.F6.B76 R4.F6.B48 R4.F6.B34 R4.F6.B20 R4.F6.B6 R4.F5.B255 R4.F5.B241 R4.F5.B227 R4.F5.B213 R4.F5.B185 R4.F5.B171 R4.F5.B157 R4.F5.B143 R4.F5.B125 R4.F5.B111 R4.F5.B97 R4.F5.B83 R4.F5.B55 R4.F5.B41 R4.F5.B27 R4.F5.B13 R4.F5.B248 R4.F5.B234 R4.F5.B220 R4.F5.B206 R4.F5.B178 R4.F5.B164 R4.F5.B150 R4.F5.B136 R4.F5.B118 R4.F5.B104 R4.F5.B90 R4.F5.B76 R4.F5.B48 R4.F5.B34 R4.F5.B20 R4.F5.B6 R4.F4.B255 R4.F4.B241 R4.F4.B227 R4.F4.B213 R4.F4.B185 R4.F4.B171 R4.F4.B157 R4.F4.B143 R4.F4.B125 R4.F4.B111 R4.F4.B97 R4.F4.B83 R4.F4.B55 R4.F4.B41 R4.F4.B27 R4.F4.B13 R4.F4.B248 R4.F4.B234 R4.F4.B220 R4.F4.B206 R4.F4.B178 R4.F4.B164 R4.F4.B150 R4.F4.B136 R4.F4.B118 R4.F4.B104 R4.F4.B90 R4.F4.B76 R4.F4.B48 R4.F4.B34 R4.F4.B20 R4.F4.B6 R4.F3.B249 R4.F3.B235 R4.F3.B221 R4.F3.B207 R4.F3.B179 R4.F3.B165 R4.F3.B151 R4.F3.B137 R4.F3.B119 R4.F3.B105 R4.F3.B91 R4.F3.B77 R4.F3.B49 R4.F3.B35 R4.F3.B21 R4.F3.B7 R4.F3.B242 R4.F3.B228 R4.F3.B214 R4.F3.B200 R4.F3.B172 R4.F3.B158 R4.F3.B144 R4.F3.B130 R4.F3.B112 R4.F3.B98 R4.F3.B84 R4.F3.B70 R4.F3.B42 R4.F3.B28 R4.F3.B14 R4.F3.B0 R4.F2.B249 R4.F2.B235 R4.F2.B221 R4.F2.B207 R4.F2.B179 R4.F2.B165 R4.F2.B151 R4.F2.B137 R4.F2.B119 R4.F2.B105 R4.F2.B91 R4.F2.B77 R4.F2.B49 R4.F2.B35 R4.F2.B21 R4.F2.B7 R4.F2.B242 R4.F2.B228 R4.F2.B214 R4.F2.B200 R4.F2.B172 R4.F2.B158 R4.F2.B144 R4.F2.B130 R4.F2.B112 R4.F2.B98 R4.F2.B84 R4.F2.B70 R4.F2.B42 R4.F2.B28 R4.F2.B14 R4.F2.B0 R4.F1.B249 R4.F1.B235 R4.F1.B221 R4.F1.B207 R4.F1.B179 R4.F1.B165 R4.F1.B151 R4.F1.B137 R4.F1.B119 R4.F1.B105 R4.F1.B91 R4.F1.B77 R4.F1.B49 R4.F1.B35 R4.F1.B21 R4.F1.B7 R4.F1.B242 R4.F1.B228 R4.F1.B214 R4.F1.B200 R4.F1.B172 R4.F1.B158 R4.F1.B144 R4.F1.B130 R4.F1.B112 R4.F1.B98 R4.F1.B84 R4.F1.B70 R4.F1.B42 R4.F1.B28 R4.F1.B14 R4.F1.B0 R4.F0.B249 R4.F0.B235 R4.F0.B221 R4.F0.B207 R4.F0.B179 R4.F0.B165 R4.F0.B151 R4.F0.B137 R4.F0.B119 R4.F0.B105 R4.F0.B91 R4.F0.B77 R4.F0.B49 R4.F0.B35 R4.F0.B21 R4.F0.B7 R4.F0.B242 R4.F0.B228 R4.F0.B214 R4.F0.B200 R4.F0.B172 R4.F0.B158 R4.F0.B144 R4.F0.B130 R4.F0.B112 R4.F0.B98 R4.F0.B84 R4.F0.B70 R4.F0.B42 R4.F0.B28 R4.F0.B14 R4.F0.B0 R4.F3.B250 R4.F3.B236 R4.F3.B222 R4.F3.B208 R4.F3.B180 R4.F3.B166 R4.F3.B152 R4.F3.B138 R4.F3.B120 R4.F3.B106 R4.F3.B92 R4.F3.B78 R4.F3.B50 R4.F3.B36 R4.F3.B22 R4.F3.B8 R4.F3.B243 R4.F3.B229 R4.F3.B215 R4.F3.B201 R4.F3.B173 R4.F3.B159 R4.F3.B145 R4.F3.B131 R4.F3.B113 R4.F3.B99 R4.F3.B85 R4.F3.B71 R4.F3.B43 R4.F3.B29 R4.F3.B15 R4.F3.B1 R4.F2.B250 R4.F2.B236 R4.F2.B222 R4.F2.B208 R4.F2.B180 R4.F2.B166 R4.F2.B152 R4.F2.B138 R4.F2.B120 R4.F2.B106 R4.F2.B92 R4.F2.B78 R4.F2.B50 R4.F2.B36 R4.F2.B22 R4.F2.B8 R4.F2.B243 R4.F2.B229 R4.F2.B215 R4.F2.B201 R4.F2.B173 R4.F2.B159 R4.F2.B145 R4.F2.B131 R4.F2.B113 R4.F2.B99 R4.F2.B85 R4.F2.B71 R4.F2.B43 R4.F2.B29 R4.F2.B15 R4.F2.B1 R4.F1.B250 R4.F1.B236 R4.F1.B222 R4.F1.B208 R4.F1.B180 R4.F1.B166 R4.F1.B152 R4.F1.B138 R4.F1.B120 R4.F1.B106 R4.F1.B92 R4.F1.B78 R4.F1.B50 R4.F1.B36 R4.F1.B22 R4.F1.B8 R4.F1.B243 R4.F1.B229 R4.F1.B215 R4.F1.B201 R4.F1.B173 R4.F1.B159 R4.F1.B145 R4.F1.B131 R4.F1.B113 R4.F1.B99 R4.F1.B85 R4.F1.B71 R4.F1.B43 R4.F1.B29 R4.F1.B15 R4.F1.B1 R4.F0.B250 R4.F0.B236 R4.F0.B222 R4.F0.B208 R4.F0.B180 R4.F0.B166 R4.F0.B152 R4.F0.B138 R4.F0.B120 R4.F0.B106 R4.F0.B92 R4.F0.B78 R4.F0.B50 R4.F0.B36 R4.F0.B22 R4.F0.B8 R4.F0.B243 R4.F0.B229 R4.F0.B215 R4.F0.B201 R4.F0.B173 R4.F0.B159 R4.F0.B145 R4.F0.B131 R4.F0.B113 R4.F0.B99 R4.F0.B85 R4.F0.B71 R4.F0.B43 R4.F0.B29 R4.F0.B15 R4.F0.B1 R4.F3.B251 R4.F3.B237 R4.F3.B223 R4.F3.B209 R4.F3.B181 R4.F3.B167 R4.F3.B153 R4.F3.B139 R4.F3.B121 R4.F3.B107 R4.F3.B93 R4.F3.B79 R4.F3.B51 R4.F3.B37 R4.F3.B23 R4.F3.B9 R4.F3.B244 R4.F3.B230 R4.F3.B216 R4.F3.B202 R4.F3.B174 R4.F3.B160 R4.F3.B146 R4.F3.B132 R4.F3.B114 R4.F3.B100 R4.F3.B86 R4.F3.B72 R4.F3.B44 R4.F3.B30 R4.F3.B16 R4.F3.B2 R4.F2.B251 R4.F2.B237 R4.F2.B223 R4.F2.B209 R4.F2.B181 R4.F2.B167 R4.F2.B153 R4.F2.B139 R4.F2.B121 R4.F2.B107 R4.F2.B93 R4.F2.B79 R4.F2.B51 R4.F2.B37 R4.F2.B23 R4.F2.B9 R4.F2.B244 R4.F2.B230 R4.F2.B216 R4.F2.B202 R4.F2.B174 R4.F2.B160 R4.F2.B146 R4.F2.B132 R4.F2.B114 R4.F2.B100 R4.F2.B86 R4.F2.B72 R4.F2.B44 R4.F2.B30 R4.F2.B16 R4.F2.B2 R4.F1.B251 R4.F1.B237 R4.F1.B223 R4.F1.B209 R4.F1.B181 R4.F1.B167 R4.F1.B153 R4.F1.B139 R4.F1.B121 R4.F1.B107 R4.F1.B93 R4.F1.B79 R4.F1.B51 R4.F1.B37 R4.F1.B23 R4.F1.B9 R4.F1.B244 R4.F1.B230 R4.F1.B216 R4.F1.B202 R4.F1.B174 R4.F1.B160 R4.F1.B146 R4.F1.B132 R4.F1.B114 R4.F1.B100 R4.F1.B86 R4.F1.B72 R4.F1.B44 R4.F1.B30 R4.F1.B16 R4.F1.B2 R4.F0.B251 R4.F0.B237 R4.F0.B223 R4.F0.B209 R4.F0.B181 R4.F0.B167 R4.F0.B153 R4.F0.B139 R4.F0.B121 R4.F0.B107 R4.F0.B93 R4.F0.B79 R4.F0.B51 R4.F0.B37 R4.F0.B23 R4.F0.B9 R4.F0.B244 R4.F0.B230 R4.F0.B216 R4.F0.B202 R4.F0.B174 R4.F0.B160 R4.F0.B146 R4.F0.B132 R4.F0.B114 R4.F0.B100 R4.F0.B86 R4.F0.B72 R4.F0.B44 R4.F0.B30 R4.F0.B16 R4.F0.B2 R4.F3.B252 R4.F3.B238 R4.F3.B224 R4.F3.B210 R4.F3.B182 R4.F3.B168 R4.F3.B154 R4.F3.B140 R4.F3.B122 R4.F3.B108 R4.F3.B94 R4.F3.B80 R4.F3.B52 R4.F3.B38 R4.F3.B24 R4.F3.B10 R4.F3.B245 R4.F3.B231 R4.F3.B217 R4.F3.B203 R4.F3.B175 R4.F3.B161 R4.F3.B147 R4.F3.B133 R4.F3.B115 R4.F3.B101 R4.F3.B87 R4.F3.B73 R4.F3.B45 R4.F3.B31 R4.F3.B17 R4.F3.B3 R4.F2.B252 R4.F2.B238 R4.F2.B224 R4.F2.B210 R4.F2.B182 R4.F2.B168 R4.F2.B154 R4.F2.B140 R4.F2.B122 R4.F2.B108 R4.F2.B94 R4.F2.B80 R4.F2.B52 R4.F2.B38 R4.F2.B24 R4.F2.B10 R4.F2.B245 R4.F2.B231 R4.F2.B217 R4.F2.B203 R4.F2.B175 R4.F2.B161 R4.F2.B147 R4.F2.B133 R4.F2.B115 R4.F2.B101 R4.F2.B87 R4.F2.B73 R4.F2.B45 R4.F2.B31 R4.F2.B17 R4.F2.B3 R4.F1.B252 R4.F1.B238 R4.F1.B224 R4.F1.B210 R4.F1.B182 R4.F1.B168 R4.F1.B154 R4.F1.B140 R4.F1.B122 R4.F1.B108 R4.F1.B94 R4.F1.B80 R4.F1.B52 R4.F1.B38 R4.F1.B24 R4.F1.B10 R4.F1.B245 R4.F1.B231 R4.F1.B217 R4.F1.B203 R4.F1.B175 R4.F1.B161 R4.F1.B147 R4.F1.B133 R4.F1.B115 R4.F1.B101 R4.F1.B87 R4.F1.B73 R4.F1.B45 R4.F1.B31 R4.F1.B17 R4.F1.B3 R4.F0.B252 R4.F0.B238 R4.F0.B224 R4.F0.B210 R4.F0.B182 R4.F0.B168 R4.F0.B154 R4.F0.B140 R4.F0.B122 R4.F0.B108 R4.F0.B94 R4.F0.B80 R4.F0.B52 R4.F0.B38 R4.F0.B24 R4.F0.B10 R4.F0.B245 R4.F0.B231 R4.F0.B217 R4.F0.B203 R4.F0.B175 R4.F0.B161 R4.F0.B147 R4.F0.B133 R4.F0.B115 R4.F0.B101 R4.F0.B87 R4.F0.B73 R4.F0.B45 R4.F0.B31 R4.F0.B17 R4.F0.B3 R4.F3.B253 R4.F3.B239 R4.F3.B225 R4.F3.B211 R4.F3.B183 R4.F3.B169 R4.F3.B155 R4.F3.B141 R4.F3.B123 R4.F3.B109 R4.F3.B95 R4.F3.B81 R4.F3.B53 R4.F3.B39 R4.F3.B25 R4.F3.B11 R4.F3.B246 R4.F3.B232 R4.F3.B218 R4.F3.B204 R4.F3.B176 R4.F3.B162 R4.F3.B148 R4.F3.B134 R4.F3.B116 R4.F3.B102 R4.F3.B88 R4.F3.B74 R4.F3.B46 R4.F3.B32 R4.F3.B18 R4.F3.B4 R4.F2.B253 R4.F2.B239 R4.F2.B225 R4.F2.B211 R4.F2.B183 R4.F2.B169 R4.F2.B155 R4.F2.B141 R4.F2.B123 R4.F2.B109 R4.F2.B95 R4.F2.B81 R4.F2.B53 R4.F2.B39 R4.F2.B25 R4.F2.B11 R4.F2.B246 R4.F2.B232 R4.F2.B218 R4.F2.B204 R4.F2.B176 R4.F2.B162 R4.F2.B148 R4.F2.B134 R4.F2.B116 R4.F2.B102 R4.F2.B88 R4.F2.B74 R4.F2.B46 R4.F2.B32 R4.F2.B18 R4.F2.B4 R4.F1.B253 R4.F1.B239 R4.F1.B225 R4.F1.B211 R4.F1.B183 R4.F1.B169 R4.F1.B155 R4.F1.B141 R4.F1.B123 R4.F1.B109 R4.F1.B95 R4.F1.B81 R4.F1.B53 R4.F1.B39 R4.F1.B25 R4.F1.B11 R4.F1.B246 R4.F1.B232 R4.F1.B218 R4.F1.B204 R4.F1.B176 R4.F1.B162 R4.F1.B148 R4.F1.B134 R4.F1.B116 R4.F1.B102 R4.F1.B88 R4.F1.B74 R4.F1.B46 R4.F1.B32 R4.F1.B18 R4.F1.B4 R4.F0.B253 R4.F0.B239 R4.F0.B225 R4.F0.B211 R4.F0.B183 R4.F0.B169 R4.F0.B155 R4.F0.B141 R4.F0.B123 R4.F0.B109 R4.F0.B95 R4.F0.B81 R4.F0.B53 R4.F0.B39 R4.F0.B25 R4.F0.B11 R4.F0.B246 R4.F0.B232 R4.F0.B218 R4.F0.B204 R4.F0.B176 R4.F0.B162 R4.F0.B148 R4.F0.B134 R4.F0.B116 R4.F0.B102 R4.F0.B88 R4.F0.B74 R4.F0.B46 R4.F0.B32 R4.F0.B18 R4.F0.B4 R4.F3.B254 R4.F3.B240 R4.F3.B226 R4.F3.B212 R4.F3.B184 R4.F3.B170 R4.F3.B156 R4.F3.B142 R4.F3.B124 R4.F3.B110 R4.F3.B96 R4.F3.B82 R4.F3.B54 R4.F3.B40 R4.F3.B26 R4.F3.B12 R4.F3.B247 R4.F3.B233 R4.F3.B219 R4.F3.B205 R4.F3.B177 R4.F3.B163 R4.F3.B149 R4.F3.B135 R4.F3.B117 R4.F3.B103 R4.F3.B89 R4.F3.B75 R4.F3.B47 R4.F3.B33 R4.F3.B19 R4.F3.B5 R4.F2.B254 R4.F2.B240 R4.F2.B226 R4.F2.B212 R4.F2.B184 R4.F2.B170 R4.F2.B156 R4.F2.B142 R4.F2.B124 R4.F2.B110 R4.F2.B96 R4.F2.B82 R4.F2.B54 R4.F2.B40 R4.F2.B26 R4.F2.B12 R4.F2.B247 R4.F2.B233 R4.F2.B219 R4.F2.B205 R4.F2.B177 R4.F2.B163 R4.F2.B149 R4.F2.B135 R4.F2.B117 R4.F2.B103 R4.F2.B89 R4.F2.B75 R4.F2.B47 R4.F2.B33 R4.F2.B19 R4.F2.B5 R4.F1.B254 R4.F1.B240 R4.F1.B226 R4.F1.B212 R4.F1.B184 R4.F1.B170 R4.F1.B156 R4.F1.B142 R4.F1.B124 R4.F1.B110 R4.F1.B96 R4.F1.B82 R4.F1.B54 R4.F1.B40 R4.F1.B26 R4.F1.B12 R4.F1.B247 R4.F1.B233 R4.F1.B219 R4.F1.B205 R4.F1.B177 R4.F1.B163 R4.F1.B149 R4.F1.B135 R4.F1.B117 R4.F1.B103 R4.F1.B89 R4.F1.B75 R4.F1.B47 R4.F1.B33 R4.F1.B19 R4.F1.B5 R4.F0.B254 R4.F0.B240 R4.F0.B226 R4.F0.B212 R4.F0.B184 R4.F0.B170 R4.F0.B156 R4.F0.B142 R4.F0.B124 R4.F0.B110 R4.F0.B96 R4.F0.B82 R4.F0.B54 R4.F0.B40 R4.F0.B26 R4.F0.B12 R4.F0.B247 R4.F0.B233 R4.F0.B219 R4.F0.B205 R4.F0.B177 R4.F0.B163 R4.F0.B149 R4.F0.B135 R4.F0.B117 R4.F0.B103 R4.F0.B89 R4.F0.B75 R4.F0.B47 R4.F0.B33 R4.F0.B19 R4.F0.B5 R4.F3.B255 R4.F3.B241 R4.F3.B227 R4.F3.B213 R4.F3.B185 R4.F3.B171 R4.F3.B157 R4.F3.B143 R4.F3.B125 R4.F3.B111 R4.F3.B97 R4.F3.B83 R4.F3.B55 R4.F3.B41 R4.F3.B27 R4.F3.B13 R4.F3.B248 R4.F3.B234 R4.F3.B220 R4.F3.B206 R4.F3.B178 R4.F3.B164 R4.F3.B150 R4.F3.B136 R4.F3.B118 R4.F3.B104 R4.F3.B90 R4.F3.B76 R4.F3.B48 R4.F3.B34 R4.F3.B20 R4.F3.B6 R4.F2.B255 R4.F2.B241 R4.F2.B227 R4.F2.B213 R4.F2.B185 R4.F2.B171 R4.F2.B157 R4.F2.B143 R4.F2.B125 R4.F2.B111 R4.F2.B97 R4.F2.B83 R4.F2.B55 R4.F2.B41 R4.F2.B27 R4.F2.B13 R4.F2.B248 R4.F2.B234 R4.F2.B220 R4.F2.B206 R4.F2.B178 R4.F2.B164 R4.F2.B150 R4.F2.B136 R4.F2.B118 R4.F2.B104 R4.F2.B90 R4.F2.B76 R4.F2.B48 R4.F2.B34 R4.F2.B20 R4.F2.B6 R4.F1.B255 R4.F1.B241 R4.F1.B227 R4.F1.B213 R4.F1.B185 R4.F1.B171 R4.F1.B157 R4.F1.B143 R4.F1.B125 R4.F1.B111 R4.F1.B97 R4.F1.B83 R4.F1.B55 R4.F1.B41 R4.F1.B27 R4.F1.B13 R4.F1.B248 R4.F1.B234 R4.F1.B220 R4.F1.B206 R4.F1.B178 R4.F1.B164 R4.F1.B150 R4.F1.B136 R4.F1.B118 R4.F1.B104 R4.F1.B90 R4.F1.B76 R4.F1.B48 R4.F1.B34 R4.F1.B20 R4.F1.B6 R4.F0.B255 R4.F0.B241 R4.F0.B227 R4.F0.B213 R4.F0.B185 R4.F0.B171 R4.F0.B157 R4.F0.B143 R4.F0.B125 R4.F0.B111 R4.F0.B97 R4.F0.B83 R4.F0.B55 R4.F0.B41 R4.F0.B27 R4.F0.B13 R4.F0.B248 R4.F0.B234 R4.F0.B220 R4.F0.B206 R4.F0.B178 R4.F0.B164 R4.F0.B150 R4.F0.B136 R4.F0.B118 R4.F0.B104 R4.F0.B90 R4.F0.B76 R4.F0.B48 R4.F0.B34 R4.F0.B20 R4.F0.B6 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATAP: R4.F75.B198 R4.F75.B68 R4.F75.B191 R4.F75.B61 R4.F74.B198 R4.F74.B68 R4.F74.B191 R4.F74.B61 R4.F73.B198 R4.F73.B68 R4.F73.B191 R4.F73.B61 R4.F72.B198 R4.F72.B68 R4.F72.B191 R4.F72.B61 R4.F75.B199 R4.F75.B69 R4.F75.B192 R4.F75.B62 R4.F74.B199 R4.F74.B69 R4.F74.B192 R4.F74.B62 R4.F73.B199 R4.F73.B69 R4.F73.B192 R4.F73.B62 R4.F72.B199 R4.F72.B69 R4.F72.B192 R4.F72.B62 R4.F71.B193 R4.F71.B63 R4.F71.B186 R4.F71.B56 R4.F70.B193 R4.F70.B63 R4.F70.B186 R4.F70.B56 R4.F69.B193 R4.F69.B63 R4.F69.B186 R4.F69.B56 R4.F68.B193 R4.F68.B63 R4.F68.B186 R4.F68.B56 R4.F71.B194 R4.F71.B64 R4.F71.B187 R4.F71.B57 R4.F70.B194 R4.F70.B64 R4.F70.B187 R4.F70.B57 R4.F69.B194 R4.F69.B64 R4.F69.B187 R4.F69.B57 R4.F68.B194 R4.F68.B64 R4.F68.B187 R4.F68.B57 R4.F71.B195 R4.F71.B65 R4.F71.B188 R4.F71.B58 R4.F70.B195 R4.F70.B65 R4.F70.B188 R4.F70.B58 R4.F69.B195 R4.F69.B65 R4.F69.B188 R4.F69.B58 R4.F68.B195 R4.F68.B65 R4.F68.B188 R4.F68.B58 R4.F71.B196 R4.F71.B66 R4.F71.B189 R4.F71.B59 R4.F70.B196 R4.F70.B66 R4.F70.B189 R4.F70.B59 R4.F69.B196 R4.F69.B66 R4.F69.B189 R4.F69.B59 R4.F68.B196 R4.F68.B66 R4.F68.B189 R4.F68.B59 R4.F71.B197 R4.F71.B67 R4.F71.B190 R4.F71.B60 R4.F70.B197 R4.F70.B67 R4.F70.B190 R4.F70.B60 R4.F69.B197 R4.F69.B67 R4.F69.B190 R4.F69.B60 R4.F68.B197 R4.F68.B67 R4.F68.B190 R4.F68.B60 R4.F71.B198 R4.F71.B68 R4.F71.B191 R4.F71.B61 R4.F70.B198 R4.F70.B68 R4.F70.B191 R4.F70.B61 R4.F69.B198 R4.F69.B68 R4.F69.B191 R4.F69.B61 R4.F68.B198 R4.F68.B68 R4.F68.B191 R4.F68.B61 R4.F71.B199 R4.F71.B69 R4.F71.B192 R4.F71.B62 R4.F70.B199 R4.F70.B69 R4.F70.B192 R4.F70.B62 R4.F69.B199 R4.F69.B69 R4.F69.B192 R4.F69.B62 R4.F68.B199 R4.F68.B69 R4.F68.B192 R4.F68.B62 R4.F67.B193 R4.F67.B63 R4.F67.B186 R4.F67.B56 R4.F66.B193 R4.F66.B63 R4.F66.B186 R4.F66.B56 R4.F65.B193 R4.F65.B63 R4.F65.B186 R4.F65.B56 R4.F64.B193 R4.F64.B63 R4.F64.B186 R4.F64.B56 R4.F67.B194 R4.F67.B64 R4.F67.B187 R4.F67.B57 R4.F66.B194 R4.F66.B64 R4.F66.B187 R4.F66.B57 R4.F65.B194 R4.F65.B64 R4.F65.B187 R4.F65.B57 R4.F64.B194 R4.F64.B64 R4.F64.B187 R4.F64.B57 R4.F67.B195 R4.F67.B65 R4.F67.B188 R4.F67.B58 R4.F66.B195 R4.F66.B65 R4.F66.B188 R4.F66.B58 R4.F65.B195 R4.F65.B65 R4.F65.B188 R4.F65.B58 R4.F64.B195 R4.F64.B65 R4.F64.B188 R4.F64.B58 R4.F67.B196 R4.F67.B66 R4.F67.B189 R4.F67.B59 R4.F66.B196 R4.F66.B66 R4.F66.B189 R4.F66.B59 R4.F65.B196 R4.F65.B66 R4.F65.B189 R4.F65.B59 R4.F64.B196 R4.F64.B66 R4.F64.B189 R4.F64.B59 R4.F67.B197 R4.F67.B67 R4.F67.B190 R4.F67.B60 R4.F66.B197 R4.F66.B67 R4.F66.B190 R4.F66.B60 R4.F65.B197 R4.F65.B67 R4.F65.B190 R4.F65.B60 R4.F64.B197 R4.F64.B67 R4.F64.B190 R4.F64.B60 R4.F67.B198 R4.F67.B68 R4.F67.B191 R4.F67.B61 R4.F66.B198 R4.F66.B68 R4.F66.B191 R4.F66.B61 R4.F65.B198 R4.F65.B68 R4.F65.B191 R4.F65.B61 R4.F64.B198 R4.F64.B68 R4.F64.B191 R4.F64.B61 R4.F67.B199 R4.F67.B69 R4.F67.B192 R4.F67.B62 R4.F66.B199 R4.F66.B69 R4.F66.B192 R4.F66.B62 R4.F65.B199 R4.F65.B69 R4.F65.B192 R4.F65.B62 R4.F64.B199 R4.F64.B69 R4.F64.B192 R4.F64.B62 R4.F63.B193 R4.F63.B63 R4.F63.B186 R4.F63.B56 R4.F62.B193 R4.F62.B63 R4.F62.B186 R4.F62.B56 R4.F61.B193 R4.F61.B63 R4.F61.B186 R4.F61.B56 R4.F60.B193 R4.F60.B63 R4.F60.B186 R4.F60.B56 R4.F63.B194 R4.F63.B64 R4.F63.B187 R4.F63.B57 R4.F62.B194 R4.F62.B64 R4.F62.B187 R4.F62.B57 R4.F61.B194 R4.F61.B64 R4.F61.B187 R4.F61.B57 R4.F60.B194 R4.F60.B64 R4.F60.B187 R4.F60.B57 R4.F63.B195 R4.F63.B65 R4.F63.B188 R4.F63.B58 R4.F62.B195 R4.F62.B65 R4.F62.B188 R4.F62.B58 R4.F61.B195 R4.F61.B65 R4.F61.B188 R4.F61.B58 R4.F60.B195 R4.F60.B65 R4.F60.B188 R4.F60.B58 R4.F63.B196 R4.F63.B66 R4.F63.B189 R4.F63.B59 R4.F62.B196 R4.F62.B66 R4.F62.B189 R4.F62.B59 R4.F61.B196 R4.F61.B66 R4.F61.B189 R4.F61.B59 R4.F60.B196 R4.F60.B66 R4.F60.B189 R4.F60.B59 R4.F63.B197 R4.F63.B67 R4.F63.B190 R4.F63.B60 R4.F62.B197 R4.F62.B67 R4.F62.B190 R4.F62.B60 R4.F61.B197 R4.F61.B67 R4.F61.B190 R4.F61.B60 R4.F60.B197 R4.F60.B67 R4.F60.B190 R4.F60.B60 R4.F63.B198 R4.F63.B68 R4.F63.B191 R4.F63.B61 R4.F62.B198 R4.F62.B68 R4.F62.B191 R4.F62.B61 R4.F61.B198 R4.F61.B68 R4.F61.B191 R4.F61.B61 R4.F60.B198 R4.F60.B68 R4.F60.B191 R4.F60.B61 R4.F63.B199 R4.F63.B69 R4.F63.B192 R4.F63.B62 R4.F62.B199 R4.F62.B69 R4.F62.B192 R4.F62.B62 R4.F61.B199 R4.F61.B69 R4.F61.B192 R4.F61.B62 R4.F60.B199 R4.F60.B69 R4.F60.B192 R4.F60.B62 R4.F59.B193 R4.F59.B63 R4.F59.B186 R4.F59.B56 R4.F58.B193 R4.F58.B63 R4.F58.B186 R4.F58.B56 R4.F57.B193 R4.F57.B63 R4.F57.B186 R4.F57.B56 R4.F56.B193 R4.F56.B63 R4.F56.B186 R4.F56.B56 R4.F59.B194 R4.F59.B64 R4.F59.B187 R4.F59.B57 R4.F58.B194 R4.F58.B64 R4.F58.B187 R4.F58.B57 R4.F57.B194 R4.F57.B64 R4.F57.B187 R4.F57.B57 R4.F56.B194 R4.F56.B64 R4.F56.B187 R4.F56.B57 R4.F59.B195 R4.F59.B65 R4.F59.B188 R4.F59.B58 R4.F58.B195 R4.F58.B65 R4.F58.B188 R4.F58.B58 R4.F57.B195 R4.F57.B65 R4.F57.B188 R4.F57.B58 R4.F56.B195 R4.F56.B65 R4.F56.B188 R4.F56.B58 R4.F59.B196 R4.F59.B66 R4.F59.B189 R4.F59.B59 R4.F58.B196 R4.F58.B66 R4.F58.B189 R4.F58.B59 R4.F57.B196 R4.F57.B66 R4.F57.B189 R4.F57.B59 R4.F56.B196 R4.F56.B66 R4.F56.B189 R4.F56.B59 R4.F59.B197 R4.F59.B67 R4.F59.B190 R4.F59.B60 R4.F58.B197 R4.F58.B67 R4.F58.B190 R4.F58.B60 R4.F57.B197 R4.F57.B67 R4.F57.B190 R4.F57.B60 R4.F56.B197 R4.F56.B67 R4.F56.B190 R4.F56.B60 R4.F59.B198 R4.F59.B68 R4.F59.B191 R4.F59.B61 R4.F58.B198 R4.F58.B68 R4.F58.B191 R4.F58.B61 R4.F57.B198 R4.F57.B68 R4.F57.B191 R4.F57.B61 R4.F56.B198 R4.F56.B68 R4.F56.B191 R4.F56.B61 R4.F59.B199 R4.F59.B69 R4.F59.B192 R4.F59.B62 R4.F58.B199 R4.F58.B69 R4.F58.B192 R4.F58.B62 R4.F57.B199 R4.F57.B69 R4.F57.B192 R4.F57.B62 R4.F56.B199 R4.F56.B69 R4.F56.B192 R4.F56.B62 R4.F55.B193 R4.F55.B63 R4.F55.B186 R4.F55.B56 R4.F54.B193 R4.F54.B63 R4.F54.B186 R4.F54.B56 R4.F53.B193 R4.F53.B63 R4.F53.B186 R4.F53.B56 R4.F52.B193 R4.F52.B63 R4.F52.B186 R4.F52.B56 R4.F55.B194 R4.F55.B64 R4.F55.B187 R4.F55.B57 R4.F54.B194 R4.F54.B64 R4.F54.B187 R4.F54.B57 R4.F53.B194 R4.F53.B64 R4.F53.B187 R4.F53.B57 R4.F52.B194 R4.F52.B64 R4.F52.B187 R4.F52.B57 R4.F55.B195 R4.F55.B65 R4.F55.B188 R4.F55.B58 R4.F54.B195 R4.F54.B65 R4.F54.B188 R4.F54.B58 R4.F53.B195 R4.F53.B65 R4.F53.B188 R4.F53.B58 R4.F52.B195 R4.F52.B65 R4.F52.B188 R4.F52.B58 R4.F55.B196 R4.F55.B66 R4.F55.B189 R4.F55.B59 R4.F54.B196 R4.F54.B66 R4.F54.B189 R4.F54.B59 R4.F53.B196 R4.F53.B66 R4.F53.B189 R4.F53.B59 R4.F52.B196 R4.F52.B66 R4.F52.B189 R4.F52.B59 R4.F55.B197 R4.F55.B67 R4.F55.B190 R4.F55.B60 R4.F54.B197 R4.F54.B67 R4.F54.B190 R4.F54.B60 R4.F53.B197 R4.F53.B67 R4.F53.B190 R4.F53.B60 R4.F52.B197 R4.F52.B67 R4.F52.B190 R4.F52.B60 R4.F55.B198 R4.F55.B68 R4.F55.B191 R4.F55.B61 R4.F54.B198 R4.F54.B68 R4.F54.B191 R4.F54.B61 R4.F53.B198 R4.F53.B68 R4.F53.B191 R4.F53.B61 R4.F52.B198 R4.F52.B68 R4.F52.B191 R4.F52.B61 R4.F55.B199 R4.F55.B69 R4.F55.B192 R4.F55.B62 R4.F54.B199 R4.F54.B69 R4.F54.B192 R4.F54.B62 R4.F53.B199 R4.F53.B69 R4.F53.B192 R4.F53.B62 R4.F52.B199 R4.F52.B69 R4.F52.B192 R4.F52.B62 R4.F51.B193 R4.F51.B63 R4.F51.B186 R4.F51.B56 R4.F50.B193 R4.F50.B63 R4.F50.B186 R4.F50.B56 R4.F49.B193 R4.F49.B63 R4.F49.B186 R4.F49.B56 R4.F48.B193 R4.F48.B63 R4.F48.B186 R4.F48.B56 R4.F51.B194 R4.F51.B64 R4.F51.B187 R4.F51.B57 R4.F50.B194 R4.F50.B64 R4.F50.B187 R4.F50.B57 R4.F49.B194 R4.F49.B64 R4.F49.B187 R4.F49.B57 R4.F48.B194 R4.F48.B64 R4.F48.B187 R4.F48.B57 R4.F51.B195 R4.F51.B65 R4.F51.B188 R4.F51.B58 R4.F50.B195 R4.F50.B65 R4.F50.B188 R4.F50.B58 R4.F49.B195 R4.F49.B65 R4.F49.B188 R4.F49.B58 R4.F48.B195 R4.F48.B65 R4.F48.B188 R4.F48.B58 R4.F51.B196 R4.F51.B66 R4.F51.B189 R4.F51.B59 R4.F50.B196 R4.F50.B66 R4.F50.B189 R4.F50.B59 R4.F49.B196 R4.F49.B66 R4.F49.B189 R4.F49.B59 R4.F48.B196 R4.F48.B66 R4.F48.B189 R4.F48.B59 R4.F51.B197 R4.F51.B67 R4.F51.B190 R4.F51.B60 R4.F50.B197 R4.F50.B67 R4.F50.B190 R4.F50.B60 R4.F49.B197 R4.F49.B67 R4.F49.B190 R4.F49.B60 R4.F48.B197 R4.F48.B67 R4.F48.B190 R4.F48.B60 R4.F51.B198 R4.F51.B68 R4.F51.B191 R4.F51.B61 R4.F50.B198 R4.F50.B68 R4.F50.B191 R4.F50.B61 R4.F49.B198 R4.F49.B68 R4.F49.B191 R4.F49.B61 R4.F48.B198 R4.F48.B68 R4.F48.B191 R4.F48.B61 R4.F51.B199 R4.F51.B69 R4.F51.B192 R4.F51.B62 R4.F50.B199 R4.F50.B69 R4.F50.B192 R4.F50.B62 R4.F49.B199 R4.F49.B69 R4.F49.B192 R4.F49.B62 R4.F48.B199 R4.F48.B69 R4.F48.B192 R4.F48.B62 R4.F47.B193 R4.F47.B63 R4.F47.B186 R4.F47.B56 R4.F46.B193 R4.F46.B63 R4.F46.B186 R4.F46.B56 R4.F45.B193 R4.F45.B63 R4.F45.B186 R4.F45.B56 R4.F44.B193 R4.F44.B63 R4.F44.B186 R4.F44.B56 R4.F47.B194 R4.F47.B64 R4.F47.B187 R4.F47.B57 R4.F46.B194 R4.F46.B64 R4.F46.B187 R4.F46.B57 R4.F45.B194 R4.F45.B64 R4.F45.B187 R4.F45.B57 R4.F44.B194 R4.F44.B64 R4.F44.B187 R4.F44.B57 R4.F47.B195 R4.F47.B65 R4.F47.B188 R4.F47.B58 R4.F46.B195 R4.F46.B65 R4.F46.B188 R4.F46.B58 R4.F45.B195 R4.F45.B65 R4.F45.B188 R4.F45.B58 R4.F44.B195 R4.F44.B65 R4.F44.B188 R4.F44.B58 R4.F47.B196 R4.F47.B66 R4.F47.B189 R4.F47.B59 R4.F46.B196 R4.F46.B66 R4.F46.B189 R4.F46.B59 R4.F45.B196 R4.F45.B66 R4.F45.B189 R4.F45.B59 R4.F44.B196 R4.F44.B66 R4.F44.B189 R4.F44.B59 R4.F47.B197 R4.F47.B67 R4.F47.B190 R4.F47.B60 R4.F46.B197 R4.F46.B67 R4.F46.B190 R4.F46.B60 R4.F45.B197 R4.F45.B67 R4.F45.B190 R4.F45.B60 R4.F44.B197 R4.F44.B67 R4.F44.B190 R4.F44.B60 R4.F47.B198 R4.F47.B68 R4.F47.B191 R4.F47.B61 R4.F46.B198 R4.F46.B68 R4.F46.B191 R4.F46.B61 R4.F45.B198 R4.F45.B68 R4.F45.B191 R4.F45.B61 R4.F44.B198 R4.F44.B68 R4.F44.B191 R4.F44.B61 R4.F47.B199 R4.F47.B69 R4.F47.B192 R4.F47.B62 R4.F46.B199 R4.F46.B69 R4.F46.B192 R4.F46.B62 R4.F45.B199 R4.F45.B69 R4.F45.B192 R4.F45.B62 R4.F44.B199 R4.F44.B69 R4.F44.B192 R4.F44.B62 R4.F43.B193 R4.F43.B63 R4.F43.B186 R4.F43.B56 R4.F42.B193 R4.F42.B63 R4.F42.B186 R4.F42.B56 R4.F41.B193 R4.F41.B63 R4.F41.B186 R4.F41.B56 R4.F40.B193 R4.F40.B63 R4.F40.B186 R4.F40.B56 R4.F43.B194 R4.F43.B64 R4.F43.B187 R4.F43.B57 R4.F42.B194 R4.F42.B64 R4.F42.B187 R4.F42.B57 R4.F41.B194 R4.F41.B64 R4.F41.B187 R4.F41.B57 R4.F40.B194 R4.F40.B64 R4.F40.B187 R4.F40.B57 R4.F43.B195 R4.F43.B65 R4.F43.B188 R4.F43.B58 R4.F42.B195 R4.F42.B65 R4.F42.B188 R4.F42.B58 R4.F41.B195 R4.F41.B65 R4.F41.B188 R4.F41.B58 R4.F40.B195 R4.F40.B65 R4.F40.B188 R4.F40.B58 R4.F43.B196 R4.F43.B66 R4.F43.B189 R4.F43.B59 R4.F42.B196 R4.F42.B66 R4.F42.B189 R4.F42.B59 R4.F41.B196 R4.F41.B66 R4.F41.B189 R4.F41.B59 R4.F40.B196 R4.F40.B66 R4.F40.B189 R4.F40.B59 R4.F43.B197 R4.F43.B67 R4.F43.B190 R4.F43.B60 R4.F42.B197 R4.F42.B67 R4.F42.B190 R4.F42.B60 R4.F41.B197 R4.F41.B67 R4.F41.B190 R4.F41.B60 R4.F40.B197 R4.F40.B67 R4.F40.B190 R4.F40.B60 R4.F43.B198 R4.F43.B68 R4.F43.B191 R4.F43.B61 R4.F42.B198 R4.F42.B68 R4.F42.B191 R4.F42.B61 R4.F41.B198 R4.F41.B68 R4.F41.B191 R4.F41.B61 R4.F40.B198 R4.F40.B68 R4.F40.B191 R4.F40.B61 R4.F43.B199 R4.F43.B69 R4.F43.B192 R4.F43.B62 R4.F42.B199 R4.F42.B69 R4.F42.B192 R4.F42.B62 R4.F41.B199 R4.F41.B69 R4.F41.B192 R4.F41.B62 R4.F40.B199 R4.F40.B69 R4.F40.B192 R4.F40.B62 R4.F39.B193 R4.F39.B63 R4.F39.B186 R4.F39.B56 R4.F38.B193 R4.F38.B63 R4.F38.B186 R4.F38.B56 R4.F37.B193 R4.F37.B63 R4.F37.B186 R4.F37.B56 R4.F36.B193 R4.F36.B63 R4.F36.B186 R4.F36.B56 R4.F39.B194 R4.F39.B64 R4.F39.B187 R4.F39.B57 R4.F38.B194 R4.F38.B64 R4.F38.B187 R4.F38.B57 R4.F37.B194 R4.F37.B64 R4.F37.B187 R4.F37.B57 R4.F36.B194 R4.F36.B64 R4.F36.B187 R4.F36.B57 R4.F39.B195 R4.F39.B65 R4.F39.B188 R4.F39.B58 R4.F38.B195 R4.F38.B65 R4.F38.B188 R4.F38.B58 R4.F37.B195 R4.F37.B65 R4.F37.B188 R4.F37.B58 R4.F36.B195 R4.F36.B65 R4.F36.B188 R4.F36.B58 R4.F39.B196 R4.F39.B66 R4.F39.B189 R4.F39.B59 R4.F38.B196 R4.F38.B66 R4.F38.B189 R4.F38.B59 R4.F37.B196 R4.F37.B66 R4.F37.B189 R4.F37.B59 R4.F36.B196 R4.F36.B66 R4.F36.B189 R4.F36.B59 R4.F39.B197 R4.F39.B67 R4.F39.B190 R4.F39.B60 R4.F38.B197 R4.F38.B67 R4.F38.B190 R4.F38.B60 R4.F37.B197 R4.F37.B67 R4.F37.B190 R4.F37.B60 R4.F36.B197 R4.F36.B67 R4.F36.B190 R4.F36.B60 R4.F39.B198 R4.F39.B68 R4.F39.B191 R4.F39.B61 R4.F38.B198 R4.F38.B68 R4.F38.B191 R4.F38.B61 R4.F37.B198 R4.F37.B68 R4.F37.B191 R4.F37.B61 R4.F36.B198 R4.F36.B68 R4.F36.B191 R4.F36.B61 R4.F39.B199 R4.F39.B69 R4.F39.B192 R4.F39.B62 R4.F38.B199 R4.F38.B69 R4.F38.B192 R4.F38.B62 R4.F37.B199 R4.F37.B69 R4.F37.B192 R4.F37.B62 R4.F36.B199 R4.F36.B69 R4.F36.B192 R4.F36.B62 R4.F35.B193 R4.F35.B63 R4.F35.B186 R4.F35.B56 R4.F34.B193 R4.F34.B63 R4.F34.B186 R4.F34.B56 R4.F33.B193 R4.F33.B63 R4.F33.B186 R4.F33.B56 R4.F32.B193 R4.F32.B63 R4.F32.B186 R4.F32.B56 R4.F35.B194 R4.F35.B64 R4.F35.B187 R4.F35.B57 R4.F34.B194 R4.F34.B64 R4.F34.B187 R4.F34.B57 R4.F33.B194 R4.F33.B64 R4.F33.B187 R4.F33.B57 R4.F32.B194 R4.F32.B64 R4.F32.B187 R4.F32.B57 R4.F35.B195 R4.F35.B65 R4.F35.B188 R4.F35.B58 R4.F34.B195 R4.F34.B65 R4.F34.B188 R4.F34.B58 R4.F33.B195 R4.F33.B65 R4.F33.B188 R4.F33.B58 R4.F32.B195 R4.F32.B65 R4.F32.B188 R4.F32.B58 R4.F35.B196 R4.F35.B66 R4.F35.B189 R4.F35.B59 R4.F34.B196 R4.F34.B66 R4.F34.B189 R4.F34.B59 R4.F33.B196 R4.F33.B66 R4.F33.B189 R4.F33.B59 R4.F32.B196 R4.F32.B66 R4.F32.B189 R4.F32.B59 R4.F35.B197 R4.F35.B67 R4.F35.B190 R4.F35.B60 R4.F34.B197 R4.F34.B67 R4.F34.B190 R4.F34.B60 R4.F33.B197 R4.F33.B67 R4.F33.B190 R4.F33.B60 R4.F32.B197 R4.F32.B67 R4.F32.B190 R4.F32.B60 R4.F35.B198 R4.F35.B68 R4.F35.B191 R4.F35.B61 R4.F34.B198 R4.F34.B68 R4.F34.B191 R4.F34.B61 R4.F33.B198 R4.F33.B68 R4.F33.B191 R4.F33.B61 R4.F32.B198 R4.F32.B68 R4.F32.B191 R4.F32.B61 R4.F35.B199 R4.F35.B69 R4.F35.B192 R4.F35.B62 R4.F34.B199 R4.F34.B69 R4.F34.B192 R4.F34.B62 R4.F33.B199 R4.F33.B69 R4.F33.B192 R4.F33.B62 R4.F32.B199 R4.F32.B69 R4.F32.B192 R4.F32.B62 R4.F31.B193 R4.F31.B63 R4.F31.B186 R4.F31.B56 R4.F30.B193 R4.F30.B63 R4.F30.B186 R4.F30.B56 R4.F29.B193 R4.F29.B63 R4.F29.B186 R4.F29.B56 R4.F28.B193 R4.F28.B63 R4.F28.B186 R4.F28.B56 R4.F31.B194 R4.F31.B64 R4.F31.B187 R4.F31.B57 R4.F30.B194 R4.F30.B64 R4.F30.B187 R4.F30.B57 R4.F29.B194 R4.F29.B64 R4.F29.B187 R4.F29.B57 R4.F28.B194 R4.F28.B64 R4.F28.B187 R4.F28.B57 R4.F31.B195 R4.F31.B65 R4.F31.B188 R4.F31.B58 R4.F30.B195 R4.F30.B65 R4.F30.B188 R4.F30.B58 R4.F29.B195 R4.F29.B65 R4.F29.B188 R4.F29.B58 R4.F28.B195 R4.F28.B65 R4.F28.B188 R4.F28.B58 R4.F31.B196 R4.F31.B66 R4.F31.B189 R4.F31.B59 R4.F30.B196 R4.F30.B66 R4.F30.B189 R4.F30.B59 R4.F29.B196 R4.F29.B66 R4.F29.B189 R4.F29.B59 R4.F28.B196 R4.F28.B66 R4.F28.B189 R4.F28.B59 R4.F31.B197 R4.F31.B67 R4.F31.B190 R4.F31.B60 R4.F30.B197 R4.F30.B67 R4.F30.B190 R4.F30.B60 R4.F29.B197 R4.F29.B67 R4.F29.B190 R4.F29.B60 R4.F28.B197 R4.F28.B67 R4.F28.B190 R4.F28.B60 R4.F31.B198 R4.F31.B68 R4.F31.B191 R4.F31.B61 R4.F30.B198 R4.F30.B68 R4.F30.B191 R4.F30.B61 R4.F29.B198 R4.F29.B68 R4.F29.B191 R4.F29.B61 R4.F28.B198 R4.F28.B68 R4.F28.B191 R4.F28.B61 R4.F31.B199 R4.F31.B69 R4.F31.B192 R4.F31.B62 R4.F30.B199 R4.F30.B69 R4.F30.B192 R4.F30.B62 R4.F29.B199 R4.F29.B69 R4.F29.B192 R4.F29.B62 R4.F28.B199 R4.F28.B69 R4.F28.B192 R4.F28.B62 R4.F27.B193 R4.F27.B63 R4.F27.B186 R4.F27.B56 R4.F26.B193 R4.F26.B63 R4.F26.B186 R4.F26.B56 R4.F25.B193 R4.F25.B63 R4.F25.B186 R4.F25.B56 R4.F24.B193 R4.F24.B63 R4.F24.B186 R4.F24.B56 R4.F27.B194 R4.F27.B64 R4.F27.B187 R4.F27.B57 R4.F26.B194 R4.F26.B64 R4.F26.B187 R4.F26.B57 R4.F25.B194 R4.F25.B64 R4.F25.B187 R4.F25.B57 R4.F24.B194 R4.F24.B64 R4.F24.B187 R4.F24.B57 R4.F27.B195 R4.F27.B65 R4.F27.B188 R4.F27.B58 R4.F26.B195 R4.F26.B65 R4.F26.B188 R4.F26.B58 R4.F25.B195 R4.F25.B65 R4.F25.B188 R4.F25.B58 R4.F24.B195 R4.F24.B65 R4.F24.B188 R4.F24.B58 R4.F27.B196 R4.F27.B66 R4.F27.B189 R4.F27.B59 R4.F26.B196 R4.F26.B66 R4.F26.B189 R4.F26.B59 R4.F25.B196 R4.F25.B66 R4.F25.B189 R4.F25.B59 R4.F24.B196 R4.F24.B66 R4.F24.B189 R4.F24.B59 R4.F27.B197 R4.F27.B67 R4.F27.B190 R4.F27.B60 R4.F26.B197 R4.F26.B67 R4.F26.B190 R4.F26.B60 R4.F25.B197 R4.F25.B67 R4.F25.B190 R4.F25.B60 R4.F24.B197 R4.F24.B67 R4.F24.B190 R4.F24.B60 R4.F27.B198 R4.F27.B68 R4.F27.B191 R4.F27.B61 R4.F26.B198 R4.F26.B68 R4.F26.B191 R4.F26.B61 R4.F25.B198 R4.F25.B68 R4.F25.B191 R4.F25.B61 R4.F24.B198 R4.F24.B68 R4.F24.B191 R4.F24.B61 R4.F27.B199 R4.F27.B69 R4.F27.B192 R4.F27.B62 R4.F26.B199 R4.F26.B69 R4.F26.B192 R4.F26.B62 R4.F25.B199 R4.F25.B69 R4.F25.B192 R4.F25.B62 R4.F24.B199 R4.F24.B69 R4.F24.B192 R4.F24.B62 R4.F23.B193 R4.F23.B63 R4.F23.B186 R4.F23.B56 R4.F22.B193 R4.F22.B63 R4.F22.B186 R4.F22.B56 R4.F21.B193 R4.F21.B63 R4.F21.B186 R4.F21.B56 R4.F20.B193 R4.F20.B63 R4.F20.B186 R4.F20.B56 R4.F23.B194 R4.F23.B64 R4.F23.B187 R4.F23.B57 R4.F22.B194 R4.F22.B64 R4.F22.B187 R4.F22.B57 R4.F21.B194 R4.F21.B64 R4.F21.B187 R4.F21.B57 R4.F20.B194 R4.F20.B64 R4.F20.B187 R4.F20.B57 R4.F23.B195 R4.F23.B65 R4.F23.B188 R4.F23.B58 R4.F22.B195 R4.F22.B65 R4.F22.B188 R4.F22.B58 R4.F21.B195 R4.F21.B65 R4.F21.B188 R4.F21.B58 R4.F20.B195 R4.F20.B65 R4.F20.B188 R4.F20.B58 R4.F23.B196 R4.F23.B66 R4.F23.B189 R4.F23.B59 R4.F22.B196 R4.F22.B66 R4.F22.B189 R4.F22.B59 R4.F21.B196 R4.F21.B66 R4.F21.B189 R4.F21.B59 R4.F20.B196 R4.F20.B66 R4.F20.B189 R4.F20.B59 R4.F23.B197 R4.F23.B67 R4.F23.B190 R4.F23.B60 R4.F22.B197 R4.F22.B67 R4.F22.B190 R4.F22.B60 R4.F21.B197 R4.F21.B67 R4.F21.B190 R4.F21.B60 R4.F20.B197 R4.F20.B67 R4.F20.B190 R4.F20.B60 R4.F23.B198 R4.F23.B68 R4.F23.B191 R4.F23.B61 R4.F22.B198 R4.F22.B68 R4.F22.B191 R4.F22.B61 R4.F21.B198 R4.F21.B68 R4.F21.B191 R4.F21.B61 R4.F20.B198 R4.F20.B68 R4.F20.B191 R4.F20.B61 R4.F23.B199 R4.F23.B69 R4.F23.B192 R4.F23.B62 R4.F22.B199 R4.F22.B69 R4.F22.B192 R4.F22.B62 R4.F21.B199 R4.F21.B69 R4.F21.B192 R4.F21.B62 R4.F20.B199 R4.F20.B69 R4.F20.B192 R4.F20.B62 R4.F19.B193 R4.F19.B63 R4.F19.B186 R4.F19.B56 R4.F18.B193 R4.F18.B63 R4.F18.B186 R4.F18.B56 R4.F17.B193 R4.F17.B63 R4.F17.B186 R4.F17.B56 R4.F16.B193 R4.F16.B63 R4.F16.B186 R4.F16.B56 R4.F19.B194 R4.F19.B64 R4.F19.B187 R4.F19.B57 R4.F18.B194 R4.F18.B64 R4.F18.B187 R4.F18.B57 R4.F17.B194 R4.F17.B64 R4.F17.B187 R4.F17.B57 R4.F16.B194 R4.F16.B64 R4.F16.B187 R4.F16.B57 R4.F19.B195 R4.F19.B65 R4.F19.B188 R4.F19.B58 R4.F18.B195 R4.F18.B65 R4.F18.B188 R4.F18.B58 R4.F17.B195 R4.F17.B65 R4.F17.B188 R4.F17.B58 R4.F16.B195 R4.F16.B65 R4.F16.B188 R4.F16.B58 R4.F19.B196 R4.F19.B66 R4.F19.B189 R4.F19.B59 R4.F18.B196 R4.F18.B66 R4.F18.B189 R4.F18.B59 R4.F17.B196 R4.F17.B66 R4.F17.B189 R4.F17.B59 R4.F16.B196 R4.F16.B66 R4.F16.B189 R4.F16.B59 R4.F19.B197 R4.F19.B67 R4.F19.B190 R4.F19.B60 R4.F18.B197 R4.F18.B67 R4.F18.B190 R4.F18.B60 R4.F17.B197 R4.F17.B67 R4.F17.B190 R4.F17.B60 R4.F16.B197 R4.F16.B67 R4.F16.B190 R4.F16.B60 R4.F19.B198 R4.F19.B68 R4.F19.B191 R4.F19.B61 R4.F18.B198 R4.F18.B68 R4.F18.B191 R4.F18.B61 R4.F17.B198 R4.F17.B68 R4.F17.B191 R4.F17.B61 R4.F16.B198 R4.F16.B68 R4.F16.B191 R4.F16.B61 R4.F19.B199 R4.F19.B69 R4.F19.B192 R4.F19.B62 R4.F18.B199 R4.F18.B69 R4.F18.B192 R4.F18.B62 R4.F17.B199 R4.F17.B69 R4.F17.B192 R4.F17.B62 R4.F16.B199 R4.F16.B69 R4.F16.B192 R4.F16.B62 R4.F15.B193 R4.F15.B63 R4.F15.B186 R4.F15.B56 R4.F14.B193 R4.F14.B63 R4.F14.B186 R4.F14.B56 R4.F13.B193 R4.F13.B63 R4.F13.B186 R4.F13.B56 R4.F12.B193 R4.F12.B63 R4.F12.B186 R4.F12.B56 R4.F15.B194 R4.F15.B64 R4.F15.B187 R4.F15.B57 R4.F14.B194 R4.F14.B64 R4.F14.B187 R4.F14.B57 R4.F13.B194 R4.F13.B64 R4.F13.B187 R4.F13.B57 R4.F12.B194 R4.F12.B64 R4.F12.B187 R4.F12.B57 R4.F15.B195 R4.F15.B65 R4.F15.B188 R4.F15.B58 R4.F14.B195 R4.F14.B65 R4.F14.B188 R4.F14.B58 R4.F13.B195 R4.F13.B65 R4.F13.B188 R4.F13.B58 R4.F12.B195 R4.F12.B65 R4.F12.B188 R4.F12.B58 R4.F15.B196 R4.F15.B66 R4.F15.B189 R4.F15.B59 R4.F14.B196 R4.F14.B66 R4.F14.B189 R4.F14.B59 R4.F13.B196 R4.F13.B66 R4.F13.B189 R4.F13.B59 R4.F12.B196 R4.F12.B66 R4.F12.B189 R4.F12.B59 R4.F15.B197 R4.F15.B67 R4.F15.B190 R4.F15.B60 R4.F14.B197 R4.F14.B67 R4.F14.B190 R4.F14.B60 R4.F13.B197 R4.F13.B67 R4.F13.B190 R4.F13.B60 R4.F12.B197 R4.F12.B67 R4.F12.B190 R4.F12.B60 R4.F15.B198 R4.F15.B68 R4.F15.B191 R4.F15.B61 R4.F14.B198 R4.F14.B68 R4.F14.B191 R4.F14.B61 R4.F13.B198 R4.F13.B68 R4.F13.B191 R4.F13.B61 R4.F12.B198 R4.F12.B68 R4.F12.B191 R4.F12.B61 R4.F15.B199 R4.F15.B69 R4.F15.B192 R4.F15.B62 R4.F14.B199 R4.F14.B69 R4.F14.B192 R4.F14.B62 R4.F13.B199 R4.F13.B69 R4.F13.B192 R4.F13.B62 R4.F12.B199 R4.F12.B69 R4.F12.B192 R4.F12.B62 R4.F11.B193 R4.F11.B63 R4.F11.B186 R4.F11.B56 R4.F10.B193 R4.F10.B63 R4.F10.B186 R4.F10.B56 R4.F9.B193 R4.F9.B63 R4.F9.B186 R4.F9.B56 R4.F8.B193 R4.F8.B63 R4.F8.B186 R4.F8.B56 R4.F11.B194 R4.F11.B64 R4.F11.B187 R4.F11.B57 R4.F10.B194 R4.F10.B64 R4.F10.B187 R4.F10.B57 R4.F9.B194 R4.F9.B64 R4.F9.B187 R4.F9.B57 R4.F8.B194 R4.F8.B64 R4.F8.B187 R4.F8.B57 R4.F11.B195 R4.F11.B65 R4.F11.B188 R4.F11.B58 R4.F10.B195 R4.F10.B65 R4.F10.B188 R4.F10.B58 R4.F9.B195 R4.F9.B65 R4.F9.B188 R4.F9.B58 R4.F8.B195 R4.F8.B65 R4.F8.B188 R4.F8.B58 R4.F11.B196 R4.F11.B66 R4.F11.B189 R4.F11.B59 R4.F10.B196 R4.F10.B66 R4.F10.B189 R4.F10.B59 R4.F9.B196 R4.F9.B66 R4.F9.B189 R4.F9.B59 R4.F8.B196 R4.F8.B66 R4.F8.B189 R4.F8.B59 R4.F11.B197 R4.F11.B67 R4.F11.B190 R4.F11.B60 R4.F10.B197 R4.F10.B67 R4.F10.B190 R4.F10.B60 R4.F9.B197 R4.F9.B67 R4.F9.B190 R4.F9.B60 R4.F8.B197 R4.F8.B67 R4.F8.B190 R4.F8.B60 R4.F11.B198 R4.F11.B68 R4.F11.B191 R4.F11.B61 R4.F10.B198 R4.F10.B68 R4.F10.B191 R4.F10.B61 R4.F9.B198 R4.F9.B68 R4.F9.B191 R4.F9.B61 R4.F8.B198 R4.F8.B68 R4.F8.B191 R4.F8.B61 R4.F11.B199 R4.F11.B69 R4.F11.B192 R4.F11.B62 R4.F10.B199 R4.F10.B69 R4.F10.B192 R4.F10.B62 R4.F9.B199 R4.F9.B69 R4.F9.B192 R4.F9.B62 R4.F8.B199 R4.F8.B69 R4.F8.B192 R4.F8.B62 R4.F7.B193 R4.F7.B63 R4.F7.B186 R4.F7.B56 R4.F6.B193 R4.F6.B63 R4.F6.B186 R4.F6.B56 R4.F5.B193 R4.F5.B63 R4.F5.B186 R4.F5.B56 R4.F4.B193 R4.F4.B63 R4.F4.B186 R4.F4.B56 R4.F7.B194 R4.F7.B64 R4.F7.B187 R4.F7.B57 R4.F6.B194 R4.F6.B64 R4.F6.B187 R4.F6.B57 R4.F5.B194 R4.F5.B64 R4.F5.B187 R4.F5.B57 R4.F4.B194 R4.F4.B64 R4.F4.B187 R4.F4.B57 R4.F7.B195 R4.F7.B65 R4.F7.B188 R4.F7.B58 R4.F6.B195 R4.F6.B65 R4.F6.B188 R4.F6.B58 R4.F5.B195 R4.F5.B65 R4.F5.B188 R4.F5.B58 R4.F4.B195 R4.F4.B65 R4.F4.B188 R4.F4.B58 R4.F7.B196 R4.F7.B66 R4.F7.B189 R4.F7.B59 R4.F6.B196 R4.F6.B66 R4.F6.B189 R4.F6.B59 R4.F5.B196 R4.F5.B66 R4.F5.B189 R4.F5.B59 R4.F4.B196 R4.F4.B66 R4.F4.B189 R4.F4.B59 R4.F7.B197 R4.F7.B67 R4.F7.B190 R4.F7.B60 R4.F6.B197 R4.F6.B67 R4.F6.B190 R4.F6.B60 R4.F5.B197 R4.F5.B67 R4.F5.B190 R4.F5.B60 R4.F4.B197 R4.F4.B67 R4.F4.B190 R4.F4.B60 R4.F7.B198 R4.F7.B68 R4.F7.B191 R4.F7.B61 R4.F6.B198 R4.F6.B68 R4.F6.B191 R4.F6.B61 R4.F5.B198 R4.F5.B68 R4.F5.B191 R4.F5.B61 R4.F4.B198 R4.F4.B68 R4.F4.B191 R4.F4.B61 R4.F7.B199 R4.F7.B69 R4.F7.B192 R4.F7.B62 R4.F6.B199 R4.F6.B69 R4.F6.B192 R4.F6.B62 R4.F5.B199 R4.F5.B69 R4.F5.B192 R4.F5.B62 R4.F4.B199 R4.F4.B69 R4.F4.B192 R4.F4.B62 R4.F3.B193 R4.F3.B63 R4.F3.B186 R4.F3.B56 R4.F2.B193 R4.F2.B63 R4.F2.B186 R4.F2.B56 R4.F1.B193 R4.F1.B63 R4.F1.B186 R4.F1.B56 R4.F0.B193 R4.F0.B63 R4.F0.B186 R4.F0.B56 R4.F3.B194 R4.F3.B64 R4.F3.B187 R4.F3.B57 R4.F2.B194 R4.F2.B64 R4.F2.B187 R4.F2.B57 R4.F1.B194 R4.F1.B64 R4.F1.B187 R4.F1.B57 R4.F0.B194 R4.F0.B64 R4.F0.B187 R4.F0.B57 R4.F3.B195 R4.F3.B65 R4.F3.B188 R4.F3.B58 R4.F2.B195 R4.F2.B65 R4.F2.B188 R4.F2.B58 R4.F1.B195 R4.F1.B65 R4.F1.B188 R4.F1.B58 R4.F0.B195 R4.F0.B65 R4.F0.B188 R4.F0.B58 R4.F3.B196 R4.F3.B66 R4.F3.B189 R4.F3.B59 R4.F2.B196 R4.F2.B66 R4.F2.B189 R4.F2.B59 R4.F1.B196 R4.F1.B66 R4.F1.B189 R4.F1.B59 R4.F0.B196 R4.F0.B66 R4.F0.B189 R4.F0.B59 R4.F3.B197 R4.F3.B67 R4.F3.B190 R4.F3.B60 R4.F2.B197 R4.F2.B67 R4.F2.B190 R4.F2.B60 R4.F1.B197 R4.F1.B67 R4.F1.B190 R4.F1.B60 R4.F0.B197 R4.F0.B67 R4.F0.B190 R4.F0.B60 R4.F3.B198 R4.F3.B68 R4.F3.B191 R4.F3.B61 R4.F2.B198 R4.F2.B68 R4.F2.B191 R4.F2.B61 R4.F1.B198 R4.F1.B68 R4.F1.B191 R4.F1.B61 R4.F0.B198 R4.F0.B68 R4.F0.B191 R4.F0.B61 R4.F3.B199 R4.F3.B69 R4.F3.B192 R4.F3.B62 R4.F2.B199 R4.F2.B69 R4.F2.B192 R4.F2.B62 R4.F1.B199 R4.F1.B69 R4.F1.B192 R4.F1.B62 R4.F0.B199 R4.F0.B69 R4.F0.B192 R4.F0.B62 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATA_WIDTH_A: R1.F1.B49 R1.F1.B50 R1.F1.B52
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DATA_WIDTH_B: R2.F1.B14 R2.F1.B13 R2.F1.B11
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DDEL_A: R1.F1.B56 R1.F1.B57 inv 00
	BRAM:INIT_A: R3.F0.B7 R1.F0.B5 R2.F0.B58 R0.F0.B56 R3.F0.B63 R3.F0.B49 R3.F0.B35 R3.F0.B21 R2.F0.B57 R2.F0.B43 R2.F0.B29 R2.F0.B15 R1.F0.B61 R1.F0.B47 R1.F0.B33 R1.F0.B19 R0.F0.B55 R0.F0.B41 R0.F0.B27 R0.F0.B13 R3.F0.B50 R3.F0.B36 R3.F0.B22 R3.F0.B8 R2.F0.B44 R2.F0.B30 R2.F0.B16 R2.F0.B2 R1.F0.B48 R1.F0.B34 R1.F0.B20 R1.F0.B6 R0.F0.B42 R0.F0.B28 R0.F0.B14 R0.F0.B0 inv 111111111111111111111111111111111111
	BRAM:INIT_B: R3.F0.B1 R0.F0.B63 R3.F0.B0 R0.F0.B62 R3.F0.B57 R3.F0.B43 R3.F0.B29 R3.F0.B15 R2.F0.B51 R2.F0.B37 R2.F0.B23 R2.F0.B9 R1.F0.B55 R1.F0.B41 R1.F0.B27 R1.F0.B13 R0.F0.B49 R0.F0.B35 R0.F0.B21 R0.F0.B7 R3.F0.B56 R3.F0.B42 R3.F0.B28 R3.F0.B14 R2.F0.B50 R2.F0.B36 R2.F0.B22 R2.F0.B8 R1.F0.B54 R1.F0.B40 R1.F0.B26 R1.F0.B12 R0.F0.B48 R0.F0.B34 R0.F0.B20 R0.F0.B6 inv 111111111111111111111111111111111111
	BRAM:SRVAL_A: R3.F0.B6 R1.F0.B4 R2.F0.B59 R0.F0.B57 R3.F0.B62 R3.F0.B48 R3.F0.B34 R3.F0.B20 R2.F0.B56 R2.F0.B42 R2.F0.B28 R2.F0.B14 R1.F0.B60 R1.F0.B46 R1.F0.B32 R1.F0.B18 R0.F0.B54 R0.F0.B40 R0.F0.B26 R0.F0.B12 R3.F0.B51 R3.F0.B37 R3.F0.B23 R3.F0.B9 R2.F0.B45 R2.F0.B31 R2.F0.B17 R2.F0.B3 R1.F0.B49 R1.F0.B35 R1.F0.B21 R1.F0.B7 R0.F0.B43 R0.F0.B29 R0.F0.B15 R0.F0.B1 inv 111111111111111111111111111111111111
	BRAM:SRVAL_B: R3.F0.B2 R1.F0.B0 R2.F0.B63 R0.F0.B61 R3.F0.B58 R3.F0.B44 R3.F0.B30 R3.F0.B16 R2.F0.B52 R2.F0.B38 R2.F0.B24 R2.F0.B10 R1.F0.B56 R1.F0.B42 R1.F0.B28 R1.F0.B14 R0.F0.B50 R0.F0.B36 R0.F0.B22 R0.F0.B8 R3.F0.B55 R3.F0.B41 R3.F0.B27 R3.F0.B13 R2.F0.B49 R2.F0.B35 R2.F0.B21 R2.F0.B7 R1.F0.B53 R1.F0.B39 R1.F0.B25 R1.F0.B11 R0.F0.B47 R0.F0.B33 R0.F0.B19 R0.F0.B5 inv 111111111111111111111111111111111111
	BRAM:WDEL_A: R1.F1.B48 R1.F1.B54 R1.F1.B53 inv 000
	BRAM:WRITE_MODE_A: R1.F1.B51 R1.F1.B55
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WRITE_MODE_B: R2.F1.B12 R2.F1.B8
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WW_VALUE_A: R1.F1.B60 R1.F1.B61
		01: 0
		11: 1
		00: NONE
	BRAM:WW_VALUE_B: R2.F1.B3 R2.F1.B2
		01: 0
		11: 1
		00: NONE
	MULT:REG: R3.F1.B61 inv 0
}

bstile BRAM_S3A {
	BRAM:DATA: R4.F75.B254 R4.F75.B240 R4.F75.B226 R4.F75.B212 R4.F75.B184 R4.F75.B170 R4.F75.B156 R4.F75.B142 R4.F75.B124 R4.F75.B110 R4.F75.B96 R4.F75.B82 R4.F75.B54 R4.F75.B40 R4.F75.B26 R4.F75.B12 R4.F75.B247 R4.F75.B233 R4.F75.B219 R4.F75.B205 R4.F75.B177 R4.F75.B163 R4.F75.B149 R4.F75.B135 R4.F75.B117 R4.F75.B103 R4.F75.B89 R4.F75.B75 R4.F75.B47 R4.F75.B33 R4.F75.B19 R4.F75.B5 R4.F74.B254 R4.F74.B240 R4.F74.B226 R4.F74.B212 R4.F74.B184 R4.F74.B170 R4.F74.B156 R4.F74.B142 R4.F74.B124 R4.F74.B110 R4.F74.B96 R4.F74.B82 R4.F74.B54 R4.F74.B40 R4.F74.B26 R4.F74.B12 R4.F74.B247 R4.F74.B233 R4.F74.B219 R4.F74.B205 R4.F74.B177 R4.F74.B163 R4.F74.B149 R4.F74.B135 R4.F74.B117 R4.F74.B103 R4.F74.B89 R4.F74.B75 R4.F74.B47 R4.F74.B33 R4.F74.B19 R4.F74.B5 R4.F73.B254 R4.F73.B240 R4.F73.B226 R4.F73.B212 R4.F73.B184 R4.F73.B170 R4.F73.B156 R4.F73.B142 R4.F73.B124 R4.F73.B110 R4.F73.B96 R4.F73.B82 R4.F73.B54 R4.F73.B40 R4.F73.B26 R4.F73.B12 R4.F73.B247 R4.F73.B233 R4.F73.B219 R4.F73.B205 R4.F73.B177 R4.F73.B163 R4.F73.B149 R4.F73.B135 R4.F73.B117 R4.F73.B103 R4.F73.B89 R4.F73.B75 R4.F73.B47 R4.F73.B33 R4.F73.B19 R4.F73.B5 R4.F72.B254 R4.F72.B240 R4.F72.B226 R4.F72.B212 R4.F72.B184 R4.F72.B170 R4.F72.B156 R4.F72.B142 R4.F72.B124 R4.F72.B110 R4.F72.B96 R4.F72.B82 R4.F72.B54 R4.F72.B40 R4.F72.B26 R4.F72.B12 R4.F72.B247 R4.F72.B233 R4.F72.B219 R4.F72.B205 R4.F72.B177 R4.F72.B163 R4.F72.B149 R4.F72.B135 R4.F72.B117 R4.F72.B103 R4.F72.B89 R4.F72.B75 R4.F72.B47 R4.F72.B33 R4.F72.B19 R4.F72.B5 R4.F75.B255 R4.F75.B241 R4.F75.B227 R4.F75.B213 R4.F75.B185 R4.F75.B171 R4.F75.B157 R4.F75.B143 R4.F75.B125 R4.F75.B111 R4.F75.B97 R4.F75.B83 R4.F75.B55 R4.F75.B41 R4.F75.B27 R4.F75.B13 R4.F75.B248 R4.F75.B234 R4.F75.B220 R4.F75.B206 R4.F75.B178 R4.F75.B164 R4.F75.B150 R4.F75.B136 R4.F75.B118 R4.F75.B104 R4.F75.B90 R4.F75.B76 R4.F75.B48 R4.F75.B34 R4.F75.B20 R4.F75.B6 R4.F74.B255 R4.F74.B241 R4.F74.B227 R4.F74.B213 R4.F74.B185 R4.F74.B171 R4.F74.B157 R4.F74.B143 R4.F74.B125 R4.F74.B111 R4.F74.B97 R4.F74.B83 R4.F74.B55 R4.F74.B41 R4.F74.B27 R4.F74.B13 R4.F74.B248 R4.F74.B234 R4.F74.B220 R4.F74.B206 R4.F74.B178 R4.F74.B164 R4.F74.B150 R4.F74.B136 R4.F74.B118 R4.F74.B104 R4.F74.B90 R4.F74.B76 R4.F74.B48 R4.F74.B34 R4.F74.B20 R4.F74.B6 R4.F73.B255 R4.F73.B241 R4.F73.B227 R4.F73.B213 R4.F73.B185 R4.F73.B171 R4.F73.B157 R4.F73.B143 R4.F73.B125 R4.F73.B111 R4.F73.B97 R4.F73.B83 R4.F73.B55 R4.F73.B41 R4.F73.B27 R4.F73.B13 R4.F73.B248 R4.F73.B234 R4.F73.B220 R4.F73.B206 R4.F73.B178 R4.F73.B164 R4.F73.B150 R4.F73.B136 R4.F73.B118 R4.F73.B104 R4.F73.B90 R4.F73.B76 R4.F73.B48 R4.F73.B34 R4.F73.B20 R4.F73.B6 R4.F72.B255 R4.F72.B241 R4.F72.B227 R4.F72.B213 R4.F72.B185 R4.F72.B171 R4.F72.B157 R4.F72.B143 R4.F72.B125 R4.F72.B111 R4.F72.B97 R4.F72.B83 R4.F72.B55 R4.F72.B41 R4.F72.B27 R4.F72.B13 R4.F72.B248 R4.F72.B234 R4.F72.B220 R4.F72.B206 R4.F72.B178 R4.F72.B164 R4.F72.B150 R4.F72.B136 R4.F72.B118 R4.F72.B104 R4.F72.B90 R4.F72.B76 R4.F72.B48 R4.F72.B34 R4.F72.B20 R4.F72.B6 R4.F71.B249 R4.F71.B235 R4.F71.B221 R4.F71.B207 R4.F71.B179 R4.F71.B165 R4.F71.B151 R4.F71.B137 R4.F71.B119 R4.F71.B105 R4.F71.B91 R4.F71.B77 R4.F71.B49 R4.F71.B35 R4.F71.B21 R4.F71.B7 R4.F71.B242 R4.F71.B228 R4.F71.B214 R4.F71.B200 R4.F71.B172 R4.F71.B158 R4.F71.B144 R4.F71.B130 R4.F71.B112 R4.F71.B98 R4.F71.B84 R4.F71.B70 R4.F71.B42 R4.F71.B28 R4.F71.B14 R4.F71.B0 R4.F70.B249 R4.F70.B235 R4.F70.B221 R4.F70.B207 R4.F70.B179 R4.F70.B165 R4.F70.B151 R4.F70.B137 R4.F70.B119 R4.F70.B105 R4.F70.B91 R4.F70.B77 R4.F70.B49 R4.F70.B35 R4.F70.B21 R4.F70.B7 R4.F70.B242 R4.F70.B228 R4.F70.B214 R4.F70.B200 R4.F70.B172 R4.F70.B158 R4.F70.B144 R4.F70.B130 R4.F70.B112 R4.F70.B98 R4.F70.B84 R4.F70.B70 R4.F70.B42 R4.F70.B28 R4.F70.B14 R4.F70.B0 R4.F69.B249 R4.F69.B235 R4.F69.B221 R4.F69.B207 R4.F69.B179 R4.F69.B165 R4.F69.B151 R4.F69.B137 R4.F69.B119 R4.F69.B105 R4.F69.B91 R4.F69.B77 R4.F69.B49 R4.F69.B35 R4.F69.B21 R4.F69.B7 R4.F69.B242 R4.F69.B228 R4.F69.B214 R4.F69.B200 R4.F69.B172 R4.F69.B158 R4.F69.B144 R4.F69.B130 R4.F69.B112 R4.F69.B98 R4.F69.B84 R4.F69.B70 R4.F69.B42 R4.F69.B28 R4.F69.B14 R4.F69.B0 R4.F68.B249 R4.F68.B235 R4.F68.B221 R4.F68.B207 R4.F68.B179 R4.F68.B165 R4.F68.B151 R4.F68.B137 R4.F68.B119 R4.F68.B105 R4.F68.B91 R4.F68.B77 R4.F68.B49 R4.F68.B35 R4.F68.B21 R4.F68.B7 R4.F68.B242 R4.F68.B228 R4.F68.B214 R4.F68.B200 R4.F68.B172 R4.F68.B158 R4.F68.B144 R4.F68.B130 R4.F68.B112 R4.F68.B98 R4.F68.B84 R4.F68.B70 R4.F68.B42 R4.F68.B28 R4.F68.B14 R4.F68.B0 R4.F71.B250 R4.F71.B236 R4.F71.B222 R4.F71.B208 R4.F71.B180 R4.F71.B166 R4.F71.B152 R4.F71.B138 R4.F71.B120 R4.F71.B106 R4.F71.B92 R4.F71.B78 R4.F71.B50 R4.F71.B36 R4.F71.B22 R4.F71.B8 R4.F71.B243 R4.F71.B229 R4.F71.B215 R4.F71.B201 R4.F71.B173 R4.F71.B159 R4.F71.B145 R4.F71.B131 R4.F71.B113 R4.F71.B99 R4.F71.B85 R4.F71.B71 R4.F71.B43 R4.F71.B29 R4.F71.B15 R4.F71.B1 R4.F70.B250 R4.F70.B236 R4.F70.B222 R4.F70.B208 R4.F70.B180 R4.F70.B166 R4.F70.B152 R4.F70.B138 R4.F70.B120 R4.F70.B106 R4.F70.B92 R4.F70.B78 R4.F70.B50 R4.F70.B36 R4.F70.B22 R4.F70.B8 R4.F70.B243 R4.F70.B229 R4.F70.B215 R4.F70.B201 R4.F70.B173 R4.F70.B159 R4.F70.B145 R4.F70.B131 R4.F70.B113 R4.F70.B99 R4.F70.B85 R4.F70.B71 R4.F70.B43 R4.F70.B29 R4.F70.B15 R4.F70.B1 R4.F69.B250 R4.F69.B236 R4.F69.B222 R4.F69.B208 R4.F69.B180 R4.F69.B166 R4.F69.B152 R4.F69.B138 R4.F69.B120 R4.F69.B106 R4.F69.B92 R4.F69.B78 R4.F69.B50 R4.F69.B36 R4.F69.B22 R4.F69.B8 R4.F69.B243 R4.F69.B229 R4.F69.B215 R4.F69.B201 R4.F69.B173 R4.F69.B159 R4.F69.B145 R4.F69.B131 R4.F69.B113 R4.F69.B99 R4.F69.B85 R4.F69.B71 R4.F69.B43 R4.F69.B29 R4.F69.B15 R4.F69.B1 R4.F68.B250 R4.F68.B236 R4.F68.B222 R4.F68.B208 R4.F68.B180 R4.F68.B166 R4.F68.B152 R4.F68.B138 R4.F68.B120 R4.F68.B106 R4.F68.B92 R4.F68.B78 R4.F68.B50 R4.F68.B36 R4.F68.B22 R4.F68.B8 R4.F68.B243 R4.F68.B229 R4.F68.B215 R4.F68.B201 R4.F68.B173 R4.F68.B159 R4.F68.B145 R4.F68.B131 R4.F68.B113 R4.F68.B99 R4.F68.B85 R4.F68.B71 R4.F68.B43 R4.F68.B29 R4.F68.B15 R4.F68.B1 R4.F71.B251 R4.F71.B237 R4.F71.B223 R4.F71.B209 R4.F71.B181 R4.F71.B167 R4.F71.B153 R4.F71.B139 R4.F71.B121 R4.F71.B107 R4.F71.B93 R4.F71.B79 R4.F71.B51 R4.F71.B37 R4.F71.B23 R4.F71.B9 R4.F71.B244 R4.F71.B230 R4.F71.B216 R4.F71.B202 R4.F71.B174 R4.F71.B160 R4.F71.B146 R4.F71.B132 R4.F71.B114 R4.F71.B100 R4.F71.B86 R4.F71.B72 R4.F71.B44 R4.F71.B30 R4.F71.B16 R4.F71.B2 R4.F70.B251 R4.F70.B237 R4.F70.B223 R4.F70.B209 R4.F70.B181 R4.F70.B167 R4.F70.B153 R4.F70.B139 R4.F70.B121 R4.F70.B107 R4.F70.B93 R4.F70.B79 R4.F70.B51 R4.F70.B37 R4.F70.B23 R4.F70.B9 R4.F70.B244 R4.F70.B230 R4.F70.B216 R4.F70.B202 R4.F70.B174 R4.F70.B160 R4.F70.B146 R4.F70.B132 R4.F70.B114 R4.F70.B100 R4.F70.B86 R4.F70.B72 R4.F70.B44 R4.F70.B30 R4.F70.B16 R4.F70.B2 R4.F69.B251 R4.F69.B237 R4.F69.B223 R4.F69.B209 R4.F69.B181 R4.F69.B167 R4.F69.B153 R4.F69.B139 R4.F69.B121 R4.F69.B107 R4.F69.B93 R4.F69.B79 R4.F69.B51 R4.F69.B37 R4.F69.B23 R4.F69.B9 R4.F69.B244 R4.F69.B230 R4.F69.B216 R4.F69.B202 R4.F69.B174 R4.F69.B160 R4.F69.B146 R4.F69.B132 R4.F69.B114 R4.F69.B100 R4.F69.B86 R4.F69.B72 R4.F69.B44 R4.F69.B30 R4.F69.B16 R4.F69.B2 R4.F68.B251 R4.F68.B237 R4.F68.B223 R4.F68.B209 R4.F68.B181 R4.F68.B167 R4.F68.B153 R4.F68.B139 R4.F68.B121 R4.F68.B107 R4.F68.B93 R4.F68.B79 R4.F68.B51 R4.F68.B37 R4.F68.B23 R4.F68.B9 R4.F68.B244 R4.F68.B230 R4.F68.B216 R4.F68.B202 R4.F68.B174 R4.F68.B160 R4.F68.B146 R4.F68.B132 R4.F68.B114 R4.F68.B100 R4.F68.B86 R4.F68.B72 R4.F68.B44 R4.F68.B30 R4.F68.B16 R4.F68.B2 R4.F71.B252 R4.F71.B238 R4.F71.B224 R4.F71.B210 R4.F71.B182 R4.F71.B168 R4.F71.B154 R4.F71.B140 R4.F71.B122 R4.F71.B108 R4.F71.B94 R4.F71.B80 R4.F71.B52 R4.F71.B38 R4.F71.B24 R4.F71.B10 R4.F71.B245 R4.F71.B231 R4.F71.B217 R4.F71.B203 R4.F71.B175 R4.F71.B161 R4.F71.B147 R4.F71.B133 R4.F71.B115 R4.F71.B101 R4.F71.B87 R4.F71.B73 R4.F71.B45 R4.F71.B31 R4.F71.B17 R4.F71.B3 R4.F70.B252 R4.F70.B238 R4.F70.B224 R4.F70.B210 R4.F70.B182 R4.F70.B168 R4.F70.B154 R4.F70.B140 R4.F70.B122 R4.F70.B108 R4.F70.B94 R4.F70.B80 R4.F70.B52 R4.F70.B38 R4.F70.B24 R4.F70.B10 R4.F70.B245 R4.F70.B231 R4.F70.B217 R4.F70.B203 R4.F70.B175 R4.F70.B161 R4.F70.B147 R4.F70.B133 R4.F70.B115 R4.F70.B101 R4.F70.B87 R4.F70.B73 R4.F70.B45 R4.F70.B31 R4.F70.B17 R4.F70.B3 R4.F69.B252 R4.F69.B238 R4.F69.B224 R4.F69.B210 R4.F69.B182 R4.F69.B168 R4.F69.B154 R4.F69.B140 R4.F69.B122 R4.F69.B108 R4.F69.B94 R4.F69.B80 R4.F69.B52 R4.F69.B38 R4.F69.B24 R4.F69.B10 R4.F69.B245 R4.F69.B231 R4.F69.B217 R4.F69.B203 R4.F69.B175 R4.F69.B161 R4.F69.B147 R4.F69.B133 R4.F69.B115 R4.F69.B101 R4.F69.B87 R4.F69.B73 R4.F69.B45 R4.F69.B31 R4.F69.B17 R4.F69.B3 R4.F68.B252 R4.F68.B238 R4.F68.B224 R4.F68.B210 R4.F68.B182 R4.F68.B168 R4.F68.B154 R4.F68.B140 R4.F68.B122 R4.F68.B108 R4.F68.B94 R4.F68.B80 R4.F68.B52 R4.F68.B38 R4.F68.B24 R4.F68.B10 R4.F68.B245 R4.F68.B231 R4.F68.B217 R4.F68.B203 R4.F68.B175 R4.F68.B161 R4.F68.B147 R4.F68.B133 R4.F68.B115 R4.F68.B101 R4.F68.B87 R4.F68.B73 R4.F68.B45 R4.F68.B31 R4.F68.B17 R4.F68.B3 R4.F71.B253 R4.F71.B239 R4.F71.B225 R4.F71.B211 R4.F71.B183 R4.F71.B169 R4.F71.B155 R4.F71.B141 R4.F71.B123 R4.F71.B109 R4.F71.B95 R4.F71.B81 R4.F71.B53 R4.F71.B39 R4.F71.B25 R4.F71.B11 R4.F71.B246 R4.F71.B232 R4.F71.B218 R4.F71.B204 R4.F71.B176 R4.F71.B162 R4.F71.B148 R4.F71.B134 R4.F71.B116 R4.F71.B102 R4.F71.B88 R4.F71.B74 R4.F71.B46 R4.F71.B32 R4.F71.B18 R4.F71.B4 R4.F70.B253 R4.F70.B239 R4.F70.B225 R4.F70.B211 R4.F70.B183 R4.F70.B169 R4.F70.B155 R4.F70.B141 R4.F70.B123 R4.F70.B109 R4.F70.B95 R4.F70.B81 R4.F70.B53 R4.F70.B39 R4.F70.B25 R4.F70.B11 R4.F70.B246 R4.F70.B232 R4.F70.B218 R4.F70.B204 R4.F70.B176 R4.F70.B162 R4.F70.B148 R4.F70.B134 R4.F70.B116 R4.F70.B102 R4.F70.B88 R4.F70.B74 R4.F70.B46 R4.F70.B32 R4.F70.B18 R4.F70.B4 R4.F69.B253 R4.F69.B239 R4.F69.B225 R4.F69.B211 R4.F69.B183 R4.F69.B169 R4.F69.B155 R4.F69.B141 R4.F69.B123 R4.F69.B109 R4.F69.B95 R4.F69.B81 R4.F69.B53 R4.F69.B39 R4.F69.B25 R4.F69.B11 R4.F69.B246 R4.F69.B232 R4.F69.B218 R4.F69.B204 R4.F69.B176 R4.F69.B162 R4.F69.B148 R4.F69.B134 R4.F69.B116 R4.F69.B102 R4.F69.B88 R4.F69.B74 R4.F69.B46 R4.F69.B32 R4.F69.B18 R4.F69.B4 R4.F68.B253 R4.F68.B239 R4.F68.B225 R4.F68.B211 R4.F68.B183 R4.F68.B169 R4.F68.B155 R4.F68.B141 R4.F68.B123 R4.F68.B109 R4.F68.B95 R4.F68.B81 R4.F68.B53 R4.F68.B39 R4.F68.B25 R4.F68.B11 R4.F68.B246 R4.F68.B232 R4.F68.B218 R4.F68.B204 R4.F68.B176 R4.F68.B162 R4.F68.B148 R4.F68.B134 R4.F68.B116 R4.F68.B102 R4.F68.B88 R4.F68.B74 R4.F68.B46 R4.F68.B32 R4.F68.B18 R4.F68.B4 R4.F71.B254 R4.F71.B240 R4.F71.B226 R4.F71.B212 R4.F71.B184 R4.F71.B170 R4.F71.B156 R4.F71.B142 R4.F71.B124 R4.F71.B110 R4.F71.B96 R4.F71.B82 R4.F71.B54 R4.F71.B40 R4.F71.B26 R4.F71.B12 R4.F71.B247 R4.F71.B233 R4.F71.B219 R4.F71.B205 R4.F71.B177 R4.F71.B163 R4.F71.B149 R4.F71.B135 R4.F71.B117 R4.F71.B103 R4.F71.B89 R4.F71.B75 R4.F71.B47 R4.F71.B33 R4.F71.B19 R4.F71.B5 R4.F70.B254 R4.F70.B240 R4.F70.B226 R4.F70.B212 R4.F70.B184 R4.F70.B170 R4.F70.B156 R4.F70.B142 R4.F70.B124 R4.F70.B110 R4.F70.B96 R4.F70.B82 R4.F70.B54 R4.F70.B40 R4.F70.B26 R4.F70.B12 R4.F70.B247 R4.F70.B233 R4.F70.B219 R4.F70.B205 R4.F70.B177 R4.F70.B163 R4.F70.B149 R4.F70.B135 R4.F70.B117 R4.F70.B103 R4.F70.B89 R4.F70.B75 R4.F70.B47 R4.F70.B33 R4.F70.B19 R4.F70.B5 R4.F69.B254 R4.F69.B240 R4.F69.B226 R4.F69.B212 R4.F69.B184 R4.F69.B170 R4.F69.B156 R4.F69.B142 R4.F69.B124 R4.F69.B110 R4.F69.B96 R4.F69.B82 R4.F69.B54 R4.F69.B40 R4.F69.B26 R4.F69.B12 R4.F69.B247 R4.F69.B233 R4.F69.B219 R4.F69.B205 R4.F69.B177 R4.F69.B163 R4.F69.B149 R4.F69.B135 R4.F69.B117 R4.F69.B103 R4.F69.B89 R4.F69.B75 R4.F69.B47 R4.F69.B33 R4.F69.B19 R4.F69.B5 R4.F68.B254 R4.F68.B240 R4.F68.B226 R4.F68.B212 R4.F68.B184 R4.F68.B170 R4.F68.B156 R4.F68.B142 R4.F68.B124 R4.F68.B110 R4.F68.B96 R4.F68.B82 R4.F68.B54 R4.F68.B40 R4.F68.B26 R4.F68.B12 R4.F68.B247 R4.F68.B233 R4.F68.B219 R4.F68.B205 R4.F68.B177 R4.F68.B163 R4.F68.B149 R4.F68.B135 R4.F68.B117 R4.F68.B103 R4.F68.B89 R4.F68.B75 R4.F68.B47 R4.F68.B33 R4.F68.B19 R4.F68.B5 R4.F71.B255 R4.F71.B241 R4.F71.B227 R4.F71.B213 R4.F71.B185 R4.F71.B171 R4.F71.B157 R4.F71.B143 R4.F71.B125 R4.F71.B111 R4.F71.B97 R4.F71.B83 R4.F71.B55 R4.F71.B41 R4.F71.B27 R4.F71.B13 R4.F71.B248 R4.F71.B234 R4.F71.B220 R4.F71.B206 R4.F71.B178 R4.F71.B164 R4.F71.B150 R4.F71.B136 R4.F71.B118 R4.F71.B104 R4.F71.B90 R4.F71.B76 R4.F71.B48 R4.F71.B34 R4.F71.B20 R4.F71.B6 R4.F70.B255 R4.F70.B241 R4.F70.B227 R4.F70.B213 R4.F70.B185 R4.F70.B171 R4.F70.B157 R4.F70.B143 R4.F70.B125 R4.F70.B111 R4.F70.B97 R4.F70.B83 R4.F70.B55 R4.F70.B41 R4.F70.B27 R4.F70.B13 R4.F70.B248 R4.F70.B234 R4.F70.B220 R4.F70.B206 R4.F70.B178 R4.F70.B164 R4.F70.B150 R4.F70.B136 R4.F70.B118 R4.F70.B104 R4.F70.B90 R4.F70.B76 R4.F70.B48 R4.F70.B34 R4.F70.B20 R4.F70.B6 R4.F69.B255 R4.F69.B241 R4.F69.B227 R4.F69.B213 R4.F69.B185 R4.F69.B171 R4.F69.B157 R4.F69.B143 R4.F69.B125 R4.F69.B111 R4.F69.B97 R4.F69.B83 R4.F69.B55 R4.F69.B41 R4.F69.B27 R4.F69.B13 R4.F69.B248 R4.F69.B234 R4.F69.B220 R4.F69.B206 R4.F69.B178 R4.F69.B164 R4.F69.B150 R4.F69.B136 R4.F69.B118 R4.F69.B104 R4.F69.B90 R4.F69.B76 R4.F69.B48 R4.F69.B34 R4.F69.B20 R4.F69.B6 R4.F68.B255 R4.F68.B241 R4.F68.B227 R4.F68.B213 R4.F68.B185 R4.F68.B171 R4.F68.B157 R4.F68.B143 R4.F68.B125 R4.F68.B111 R4.F68.B97 R4.F68.B83 R4.F68.B55 R4.F68.B41 R4.F68.B27 R4.F68.B13 R4.F68.B248 R4.F68.B234 R4.F68.B220 R4.F68.B206 R4.F68.B178 R4.F68.B164 R4.F68.B150 R4.F68.B136 R4.F68.B118 R4.F68.B104 R4.F68.B90 R4.F68.B76 R4.F68.B48 R4.F68.B34 R4.F68.B20 R4.F68.B6 R4.F67.B249 R4.F67.B235 R4.F67.B221 R4.F67.B207 R4.F67.B179 R4.F67.B165 R4.F67.B151 R4.F67.B137 R4.F67.B119 R4.F67.B105 R4.F67.B91 R4.F67.B77 R4.F67.B49 R4.F67.B35 R4.F67.B21 R4.F67.B7 R4.F67.B242 R4.F67.B228 R4.F67.B214 R4.F67.B200 R4.F67.B172 R4.F67.B158 R4.F67.B144 R4.F67.B130 R4.F67.B112 R4.F67.B98 R4.F67.B84 R4.F67.B70 R4.F67.B42 R4.F67.B28 R4.F67.B14 R4.F67.B0 R4.F66.B249 R4.F66.B235 R4.F66.B221 R4.F66.B207 R4.F66.B179 R4.F66.B165 R4.F66.B151 R4.F66.B137 R4.F66.B119 R4.F66.B105 R4.F66.B91 R4.F66.B77 R4.F66.B49 R4.F66.B35 R4.F66.B21 R4.F66.B7 R4.F66.B242 R4.F66.B228 R4.F66.B214 R4.F66.B200 R4.F66.B172 R4.F66.B158 R4.F66.B144 R4.F66.B130 R4.F66.B112 R4.F66.B98 R4.F66.B84 R4.F66.B70 R4.F66.B42 R4.F66.B28 R4.F66.B14 R4.F66.B0 R4.F65.B249 R4.F65.B235 R4.F65.B221 R4.F65.B207 R4.F65.B179 R4.F65.B165 R4.F65.B151 R4.F65.B137 R4.F65.B119 R4.F65.B105 R4.F65.B91 R4.F65.B77 R4.F65.B49 R4.F65.B35 R4.F65.B21 R4.F65.B7 R4.F65.B242 R4.F65.B228 R4.F65.B214 R4.F65.B200 R4.F65.B172 R4.F65.B158 R4.F65.B144 R4.F65.B130 R4.F65.B112 R4.F65.B98 R4.F65.B84 R4.F65.B70 R4.F65.B42 R4.F65.B28 R4.F65.B14 R4.F65.B0 R4.F64.B249 R4.F64.B235 R4.F64.B221 R4.F64.B207 R4.F64.B179 R4.F64.B165 R4.F64.B151 R4.F64.B137 R4.F64.B119 R4.F64.B105 R4.F64.B91 R4.F64.B77 R4.F64.B49 R4.F64.B35 R4.F64.B21 R4.F64.B7 R4.F64.B242 R4.F64.B228 R4.F64.B214 R4.F64.B200 R4.F64.B172 R4.F64.B158 R4.F64.B144 R4.F64.B130 R4.F64.B112 R4.F64.B98 R4.F64.B84 R4.F64.B70 R4.F64.B42 R4.F64.B28 R4.F64.B14 R4.F64.B0 R4.F67.B250 R4.F67.B236 R4.F67.B222 R4.F67.B208 R4.F67.B180 R4.F67.B166 R4.F67.B152 R4.F67.B138 R4.F67.B120 R4.F67.B106 R4.F67.B92 R4.F67.B78 R4.F67.B50 R4.F67.B36 R4.F67.B22 R4.F67.B8 R4.F67.B243 R4.F67.B229 R4.F67.B215 R4.F67.B201 R4.F67.B173 R4.F67.B159 R4.F67.B145 R4.F67.B131 R4.F67.B113 R4.F67.B99 R4.F67.B85 R4.F67.B71 R4.F67.B43 R4.F67.B29 R4.F67.B15 R4.F67.B1 R4.F66.B250 R4.F66.B236 R4.F66.B222 R4.F66.B208 R4.F66.B180 R4.F66.B166 R4.F66.B152 R4.F66.B138 R4.F66.B120 R4.F66.B106 R4.F66.B92 R4.F66.B78 R4.F66.B50 R4.F66.B36 R4.F66.B22 R4.F66.B8 R4.F66.B243 R4.F66.B229 R4.F66.B215 R4.F66.B201 R4.F66.B173 R4.F66.B159 R4.F66.B145 R4.F66.B131 R4.F66.B113 R4.F66.B99 R4.F66.B85 R4.F66.B71 R4.F66.B43 R4.F66.B29 R4.F66.B15 R4.F66.B1 R4.F65.B250 R4.F65.B236 R4.F65.B222 R4.F65.B208 R4.F65.B180 R4.F65.B166 R4.F65.B152 R4.F65.B138 R4.F65.B120 R4.F65.B106 R4.F65.B92 R4.F65.B78 R4.F65.B50 R4.F65.B36 R4.F65.B22 R4.F65.B8 R4.F65.B243 R4.F65.B229 R4.F65.B215 R4.F65.B201 R4.F65.B173 R4.F65.B159 R4.F65.B145 R4.F65.B131 R4.F65.B113 R4.F65.B99 R4.F65.B85 R4.F65.B71 R4.F65.B43 R4.F65.B29 R4.F65.B15 R4.F65.B1 R4.F64.B250 R4.F64.B236 R4.F64.B222 R4.F64.B208 R4.F64.B180 R4.F64.B166 R4.F64.B152 R4.F64.B138 R4.F64.B120 R4.F64.B106 R4.F64.B92 R4.F64.B78 R4.F64.B50 R4.F64.B36 R4.F64.B22 R4.F64.B8 R4.F64.B243 R4.F64.B229 R4.F64.B215 R4.F64.B201 R4.F64.B173 R4.F64.B159 R4.F64.B145 R4.F64.B131 R4.F64.B113 R4.F64.B99 R4.F64.B85 R4.F64.B71 R4.F64.B43 R4.F64.B29 R4.F64.B15 R4.F64.B1 R4.F67.B251 R4.F67.B237 R4.F67.B223 R4.F67.B209 R4.F67.B181 R4.F67.B167 R4.F67.B153 R4.F67.B139 R4.F67.B121 R4.F67.B107 R4.F67.B93 R4.F67.B79 R4.F67.B51 R4.F67.B37 R4.F67.B23 R4.F67.B9 R4.F67.B244 R4.F67.B230 R4.F67.B216 R4.F67.B202 R4.F67.B174 R4.F67.B160 R4.F67.B146 R4.F67.B132 R4.F67.B114 R4.F67.B100 R4.F67.B86 R4.F67.B72 R4.F67.B44 R4.F67.B30 R4.F67.B16 R4.F67.B2 R4.F66.B251 R4.F66.B237 R4.F66.B223 R4.F66.B209 R4.F66.B181 R4.F66.B167 R4.F66.B153 R4.F66.B139 R4.F66.B121 R4.F66.B107 R4.F66.B93 R4.F66.B79 R4.F66.B51 R4.F66.B37 R4.F66.B23 R4.F66.B9 R4.F66.B244 R4.F66.B230 R4.F66.B216 R4.F66.B202 R4.F66.B174 R4.F66.B160 R4.F66.B146 R4.F66.B132 R4.F66.B114 R4.F66.B100 R4.F66.B86 R4.F66.B72 R4.F66.B44 R4.F66.B30 R4.F66.B16 R4.F66.B2 R4.F65.B251 R4.F65.B237 R4.F65.B223 R4.F65.B209 R4.F65.B181 R4.F65.B167 R4.F65.B153 R4.F65.B139 R4.F65.B121 R4.F65.B107 R4.F65.B93 R4.F65.B79 R4.F65.B51 R4.F65.B37 R4.F65.B23 R4.F65.B9 R4.F65.B244 R4.F65.B230 R4.F65.B216 R4.F65.B202 R4.F65.B174 R4.F65.B160 R4.F65.B146 R4.F65.B132 R4.F65.B114 R4.F65.B100 R4.F65.B86 R4.F65.B72 R4.F65.B44 R4.F65.B30 R4.F65.B16 R4.F65.B2 R4.F64.B251 R4.F64.B237 R4.F64.B223 R4.F64.B209 R4.F64.B181 R4.F64.B167 R4.F64.B153 R4.F64.B139 R4.F64.B121 R4.F64.B107 R4.F64.B93 R4.F64.B79 R4.F64.B51 R4.F64.B37 R4.F64.B23 R4.F64.B9 R4.F64.B244 R4.F64.B230 R4.F64.B216 R4.F64.B202 R4.F64.B174 R4.F64.B160 R4.F64.B146 R4.F64.B132 R4.F64.B114 R4.F64.B100 R4.F64.B86 R4.F64.B72 R4.F64.B44 R4.F64.B30 R4.F64.B16 R4.F64.B2 R4.F67.B252 R4.F67.B238 R4.F67.B224 R4.F67.B210 R4.F67.B182 R4.F67.B168 R4.F67.B154 R4.F67.B140 R4.F67.B122 R4.F67.B108 R4.F67.B94 R4.F67.B80 R4.F67.B52 R4.F67.B38 R4.F67.B24 R4.F67.B10 R4.F67.B245 R4.F67.B231 R4.F67.B217 R4.F67.B203 R4.F67.B175 R4.F67.B161 R4.F67.B147 R4.F67.B133 R4.F67.B115 R4.F67.B101 R4.F67.B87 R4.F67.B73 R4.F67.B45 R4.F67.B31 R4.F67.B17 R4.F67.B3 R4.F66.B252 R4.F66.B238 R4.F66.B224 R4.F66.B210 R4.F66.B182 R4.F66.B168 R4.F66.B154 R4.F66.B140 R4.F66.B122 R4.F66.B108 R4.F66.B94 R4.F66.B80 R4.F66.B52 R4.F66.B38 R4.F66.B24 R4.F66.B10 R4.F66.B245 R4.F66.B231 R4.F66.B217 R4.F66.B203 R4.F66.B175 R4.F66.B161 R4.F66.B147 R4.F66.B133 R4.F66.B115 R4.F66.B101 R4.F66.B87 R4.F66.B73 R4.F66.B45 R4.F66.B31 R4.F66.B17 R4.F66.B3 R4.F65.B252 R4.F65.B238 R4.F65.B224 R4.F65.B210 R4.F65.B182 R4.F65.B168 R4.F65.B154 R4.F65.B140 R4.F65.B122 R4.F65.B108 R4.F65.B94 R4.F65.B80 R4.F65.B52 R4.F65.B38 R4.F65.B24 R4.F65.B10 R4.F65.B245 R4.F65.B231 R4.F65.B217 R4.F65.B203 R4.F65.B175 R4.F65.B161 R4.F65.B147 R4.F65.B133 R4.F65.B115 R4.F65.B101 R4.F65.B87 R4.F65.B73 R4.F65.B45 R4.F65.B31 R4.F65.B17 R4.F65.B3 R4.F64.B252 R4.F64.B238 R4.F64.B224 R4.F64.B210 R4.F64.B182 R4.F64.B168 R4.F64.B154 R4.F64.B140 R4.F64.B122 R4.F64.B108 R4.F64.B94 R4.F64.B80 R4.F64.B52 R4.F64.B38 R4.F64.B24 R4.F64.B10 R4.F64.B245 R4.F64.B231 R4.F64.B217 R4.F64.B203 R4.F64.B175 R4.F64.B161 R4.F64.B147 R4.F64.B133 R4.F64.B115 R4.F64.B101 R4.F64.B87 R4.F64.B73 R4.F64.B45 R4.F64.B31 R4.F64.B17 R4.F64.B3 R4.F67.B253 R4.F67.B239 R4.F67.B225 R4.F67.B211 R4.F67.B183 R4.F67.B169 R4.F67.B155 R4.F67.B141 R4.F67.B123 R4.F67.B109 R4.F67.B95 R4.F67.B81 R4.F67.B53 R4.F67.B39 R4.F67.B25 R4.F67.B11 R4.F67.B246 R4.F67.B232 R4.F67.B218 R4.F67.B204 R4.F67.B176 R4.F67.B162 R4.F67.B148 R4.F67.B134 R4.F67.B116 R4.F67.B102 R4.F67.B88 R4.F67.B74 R4.F67.B46 R4.F67.B32 R4.F67.B18 R4.F67.B4 R4.F66.B253 R4.F66.B239 R4.F66.B225 R4.F66.B211 R4.F66.B183 R4.F66.B169 R4.F66.B155 R4.F66.B141 R4.F66.B123 R4.F66.B109 R4.F66.B95 R4.F66.B81 R4.F66.B53 R4.F66.B39 R4.F66.B25 R4.F66.B11 R4.F66.B246 R4.F66.B232 R4.F66.B218 R4.F66.B204 R4.F66.B176 R4.F66.B162 R4.F66.B148 R4.F66.B134 R4.F66.B116 R4.F66.B102 R4.F66.B88 R4.F66.B74 R4.F66.B46 R4.F66.B32 R4.F66.B18 R4.F66.B4 R4.F65.B253 R4.F65.B239 R4.F65.B225 R4.F65.B211 R4.F65.B183 R4.F65.B169 R4.F65.B155 R4.F65.B141 R4.F65.B123 R4.F65.B109 R4.F65.B95 R4.F65.B81 R4.F65.B53 R4.F65.B39 R4.F65.B25 R4.F65.B11 R4.F65.B246 R4.F65.B232 R4.F65.B218 R4.F65.B204 R4.F65.B176 R4.F65.B162 R4.F65.B148 R4.F65.B134 R4.F65.B116 R4.F65.B102 R4.F65.B88 R4.F65.B74 R4.F65.B46 R4.F65.B32 R4.F65.B18 R4.F65.B4 R4.F64.B253 R4.F64.B239 R4.F64.B225 R4.F64.B211 R4.F64.B183 R4.F64.B169 R4.F64.B155 R4.F64.B141 R4.F64.B123 R4.F64.B109 R4.F64.B95 R4.F64.B81 R4.F64.B53 R4.F64.B39 R4.F64.B25 R4.F64.B11 R4.F64.B246 R4.F64.B232 R4.F64.B218 R4.F64.B204 R4.F64.B176 R4.F64.B162 R4.F64.B148 R4.F64.B134 R4.F64.B116 R4.F64.B102 R4.F64.B88 R4.F64.B74 R4.F64.B46 R4.F64.B32 R4.F64.B18 R4.F64.B4 R4.F67.B254 R4.F67.B240 R4.F67.B226 R4.F67.B212 R4.F67.B184 R4.F67.B170 R4.F67.B156 R4.F67.B142 R4.F67.B124 R4.F67.B110 R4.F67.B96 R4.F67.B82 R4.F67.B54 R4.F67.B40 R4.F67.B26 R4.F67.B12 R4.F67.B247 R4.F67.B233 R4.F67.B219 R4.F67.B205 R4.F67.B177 R4.F67.B163 R4.F67.B149 R4.F67.B135 R4.F67.B117 R4.F67.B103 R4.F67.B89 R4.F67.B75 R4.F67.B47 R4.F67.B33 R4.F67.B19 R4.F67.B5 R4.F66.B254 R4.F66.B240 R4.F66.B226 R4.F66.B212 R4.F66.B184 R4.F66.B170 R4.F66.B156 R4.F66.B142 R4.F66.B124 R4.F66.B110 R4.F66.B96 R4.F66.B82 R4.F66.B54 R4.F66.B40 R4.F66.B26 R4.F66.B12 R4.F66.B247 R4.F66.B233 R4.F66.B219 R4.F66.B205 R4.F66.B177 R4.F66.B163 R4.F66.B149 R4.F66.B135 R4.F66.B117 R4.F66.B103 R4.F66.B89 R4.F66.B75 R4.F66.B47 R4.F66.B33 R4.F66.B19 R4.F66.B5 R4.F65.B254 R4.F65.B240 R4.F65.B226 R4.F65.B212 R4.F65.B184 R4.F65.B170 R4.F65.B156 R4.F65.B142 R4.F65.B124 R4.F65.B110 R4.F65.B96 R4.F65.B82 R4.F65.B54 R4.F65.B40 R4.F65.B26 R4.F65.B12 R4.F65.B247 R4.F65.B233 R4.F65.B219 R4.F65.B205 R4.F65.B177 R4.F65.B163 R4.F65.B149 R4.F65.B135 R4.F65.B117 R4.F65.B103 R4.F65.B89 R4.F65.B75 R4.F65.B47 R4.F65.B33 R4.F65.B19 R4.F65.B5 R4.F64.B254 R4.F64.B240 R4.F64.B226 R4.F64.B212 R4.F64.B184 R4.F64.B170 R4.F64.B156 R4.F64.B142 R4.F64.B124 R4.F64.B110 R4.F64.B96 R4.F64.B82 R4.F64.B54 R4.F64.B40 R4.F64.B26 R4.F64.B12 R4.F64.B247 R4.F64.B233 R4.F64.B219 R4.F64.B205 R4.F64.B177 R4.F64.B163 R4.F64.B149 R4.F64.B135 R4.F64.B117 R4.F64.B103 R4.F64.B89 R4.F64.B75 R4.F64.B47 R4.F64.B33 R4.F64.B19 R4.F64.B5 R4.F67.B255 R4.F67.B241 R4.F67.B227 R4.F67.B213 R4.F67.B185 R4.F67.B171 R4.F67.B157 R4.F67.B143 R4.F67.B125 R4.F67.B111 R4.F67.B97 R4.F67.B83 R4.F67.B55 R4.F67.B41 R4.F67.B27 R4.F67.B13 R4.F67.B248 R4.F67.B234 R4.F67.B220 R4.F67.B206 R4.F67.B178 R4.F67.B164 R4.F67.B150 R4.F67.B136 R4.F67.B118 R4.F67.B104 R4.F67.B90 R4.F67.B76 R4.F67.B48 R4.F67.B34 R4.F67.B20 R4.F67.B6 R4.F66.B255 R4.F66.B241 R4.F66.B227 R4.F66.B213 R4.F66.B185 R4.F66.B171 R4.F66.B157 R4.F66.B143 R4.F66.B125 R4.F66.B111 R4.F66.B97 R4.F66.B83 R4.F66.B55 R4.F66.B41 R4.F66.B27 R4.F66.B13 R4.F66.B248 R4.F66.B234 R4.F66.B220 R4.F66.B206 R4.F66.B178 R4.F66.B164 R4.F66.B150 R4.F66.B136 R4.F66.B118 R4.F66.B104 R4.F66.B90 R4.F66.B76 R4.F66.B48 R4.F66.B34 R4.F66.B20 R4.F66.B6 R4.F65.B255 R4.F65.B241 R4.F65.B227 R4.F65.B213 R4.F65.B185 R4.F65.B171 R4.F65.B157 R4.F65.B143 R4.F65.B125 R4.F65.B111 R4.F65.B97 R4.F65.B83 R4.F65.B55 R4.F65.B41 R4.F65.B27 R4.F65.B13 R4.F65.B248 R4.F65.B234 R4.F65.B220 R4.F65.B206 R4.F65.B178 R4.F65.B164 R4.F65.B150 R4.F65.B136 R4.F65.B118 R4.F65.B104 R4.F65.B90 R4.F65.B76 R4.F65.B48 R4.F65.B34 R4.F65.B20 R4.F65.B6 R4.F64.B255 R4.F64.B241 R4.F64.B227 R4.F64.B213 R4.F64.B185 R4.F64.B171 R4.F64.B157 R4.F64.B143 R4.F64.B125 R4.F64.B111 R4.F64.B97 R4.F64.B83 R4.F64.B55 R4.F64.B41 R4.F64.B27 R4.F64.B13 R4.F64.B248 R4.F64.B234 R4.F64.B220 R4.F64.B206 R4.F64.B178 R4.F64.B164 R4.F64.B150 R4.F64.B136 R4.F64.B118 R4.F64.B104 R4.F64.B90 R4.F64.B76 R4.F64.B48 R4.F64.B34 R4.F64.B20 R4.F64.B6 R4.F63.B249 R4.F63.B235 R4.F63.B221 R4.F63.B207 R4.F63.B179 R4.F63.B165 R4.F63.B151 R4.F63.B137 R4.F63.B119 R4.F63.B105 R4.F63.B91 R4.F63.B77 R4.F63.B49 R4.F63.B35 R4.F63.B21 R4.F63.B7 R4.F63.B242 R4.F63.B228 R4.F63.B214 R4.F63.B200 R4.F63.B172 R4.F63.B158 R4.F63.B144 R4.F63.B130 R4.F63.B112 R4.F63.B98 R4.F63.B84 R4.F63.B70 R4.F63.B42 R4.F63.B28 R4.F63.B14 R4.F63.B0 R4.F62.B249 R4.F62.B235 R4.F62.B221 R4.F62.B207 R4.F62.B179 R4.F62.B165 R4.F62.B151 R4.F62.B137 R4.F62.B119 R4.F62.B105 R4.F62.B91 R4.F62.B77 R4.F62.B49 R4.F62.B35 R4.F62.B21 R4.F62.B7 R4.F62.B242 R4.F62.B228 R4.F62.B214 R4.F62.B200 R4.F62.B172 R4.F62.B158 R4.F62.B144 R4.F62.B130 R4.F62.B112 R4.F62.B98 R4.F62.B84 R4.F62.B70 R4.F62.B42 R4.F62.B28 R4.F62.B14 R4.F62.B0 R4.F61.B249 R4.F61.B235 R4.F61.B221 R4.F61.B207 R4.F61.B179 R4.F61.B165 R4.F61.B151 R4.F61.B137 R4.F61.B119 R4.F61.B105 R4.F61.B91 R4.F61.B77 R4.F61.B49 R4.F61.B35 R4.F61.B21 R4.F61.B7 R4.F61.B242 R4.F61.B228 R4.F61.B214 R4.F61.B200 R4.F61.B172 R4.F61.B158 R4.F61.B144 R4.F61.B130 R4.F61.B112 R4.F61.B98 R4.F61.B84 R4.F61.B70 R4.F61.B42 R4.F61.B28 R4.F61.B14 R4.F61.B0 R4.F60.B249 R4.F60.B235 R4.F60.B221 R4.F60.B207 R4.F60.B179 R4.F60.B165 R4.F60.B151 R4.F60.B137 R4.F60.B119 R4.F60.B105 R4.F60.B91 R4.F60.B77 R4.F60.B49 R4.F60.B35 R4.F60.B21 R4.F60.B7 R4.F60.B242 R4.F60.B228 R4.F60.B214 R4.F60.B200 R4.F60.B172 R4.F60.B158 R4.F60.B144 R4.F60.B130 R4.F60.B112 R4.F60.B98 R4.F60.B84 R4.F60.B70 R4.F60.B42 R4.F60.B28 R4.F60.B14 R4.F60.B0 R4.F63.B250 R4.F63.B236 R4.F63.B222 R4.F63.B208 R4.F63.B180 R4.F63.B166 R4.F63.B152 R4.F63.B138 R4.F63.B120 R4.F63.B106 R4.F63.B92 R4.F63.B78 R4.F63.B50 R4.F63.B36 R4.F63.B22 R4.F63.B8 R4.F63.B243 R4.F63.B229 R4.F63.B215 R4.F63.B201 R4.F63.B173 R4.F63.B159 R4.F63.B145 R4.F63.B131 R4.F63.B113 R4.F63.B99 R4.F63.B85 R4.F63.B71 R4.F63.B43 R4.F63.B29 R4.F63.B15 R4.F63.B1 R4.F62.B250 R4.F62.B236 R4.F62.B222 R4.F62.B208 R4.F62.B180 R4.F62.B166 R4.F62.B152 R4.F62.B138 R4.F62.B120 R4.F62.B106 R4.F62.B92 R4.F62.B78 R4.F62.B50 R4.F62.B36 R4.F62.B22 R4.F62.B8 R4.F62.B243 R4.F62.B229 R4.F62.B215 R4.F62.B201 R4.F62.B173 R4.F62.B159 R4.F62.B145 R4.F62.B131 R4.F62.B113 R4.F62.B99 R4.F62.B85 R4.F62.B71 R4.F62.B43 R4.F62.B29 R4.F62.B15 R4.F62.B1 R4.F61.B250 R4.F61.B236 R4.F61.B222 R4.F61.B208 R4.F61.B180 R4.F61.B166 R4.F61.B152 R4.F61.B138 R4.F61.B120 R4.F61.B106 R4.F61.B92 R4.F61.B78 R4.F61.B50 R4.F61.B36 R4.F61.B22 R4.F61.B8 R4.F61.B243 R4.F61.B229 R4.F61.B215 R4.F61.B201 R4.F61.B173 R4.F61.B159 R4.F61.B145 R4.F61.B131 R4.F61.B113 R4.F61.B99 R4.F61.B85 R4.F61.B71 R4.F61.B43 R4.F61.B29 R4.F61.B15 R4.F61.B1 R4.F60.B250 R4.F60.B236 R4.F60.B222 R4.F60.B208 R4.F60.B180 R4.F60.B166 R4.F60.B152 R4.F60.B138 R4.F60.B120 R4.F60.B106 R4.F60.B92 R4.F60.B78 R4.F60.B50 R4.F60.B36 R4.F60.B22 R4.F60.B8 R4.F60.B243 R4.F60.B229 R4.F60.B215 R4.F60.B201 R4.F60.B173 R4.F60.B159 R4.F60.B145 R4.F60.B131 R4.F60.B113 R4.F60.B99 R4.F60.B85 R4.F60.B71 R4.F60.B43 R4.F60.B29 R4.F60.B15 R4.F60.B1 R4.F63.B251 R4.F63.B237 R4.F63.B223 R4.F63.B209 R4.F63.B181 R4.F63.B167 R4.F63.B153 R4.F63.B139 R4.F63.B121 R4.F63.B107 R4.F63.B93 R4.F63.B79 R4.F63.B51 R4.F63.B37 R4.F63.B23 R4.F63.B9 R4.F63.B244 R4.F63.B230 R4.F63.B216 R4.F63.B202 R4.F63.B174 R4.F63.B160 R4.F63.B146 R4.F63.B132 R4.F63.B114 R4.F63.B100 R4.F63.B86 R4.F63.B72 R4.F63.B44 R4.F63.B30 R4.F63.B16 R4.F63.B2 R4.F62.B251 R4.F62.B237 R4.F62.B223 R4.F62.B209 R4.F62.B181 R4.F62.B167 R4.F62.B153 R4.F62.B139 R4.F62.B121 R4.F62.B107 R4.F62.B93 R4.F62.B79 R4.F62.B51 R4.F62.B37 R4.F62.B23 R4.F62.B9 R4.F62.B244 R4.F62.B230 R4.F62.B216 R4.F62.B202 R4.F62.B174 R4.F62.B160 R4.F62.B146 R4.F62.B132 R4.F62.B114 R4.F62.B100 R4.F62.B86 R4.F62.B72 R4.F62.B44 R4.F62.B30 R4.F62.B16 R4.F62.B2 R4.F61.B251 R4.F61.B237 R4.F61.B223 R4.F61.B209 R4.F61.B181 R4.F61.B167 R4.F61.B153 R4.F61.B139 R4.F61.B121 R4.F61.B107 R4.F61.B93 R4.F61.B79 R4.F61.B51 R4.F61.B37 R4.F61.B23 R4.F61.B9 R4.F61.B244 R4.F61.B230 R4.F61.B216 R4.F61.B202 R4.F61.B174 R4.F61.B160 R4.F61.B146 R4.F61.B132 R4.F61.B114 R4.F61.B100 R4.F61.B86 R4.F61.B72 R4.F61.B44 R4.F61.B30 R4.F61.B16 R4.F61.B2 R4.F60.B251 R4.F60.B237 R4.F60.B223 R4.F60.B209 R4.F60.B181 R4.F60.B167 R4.F60.B153 R4.F60.B139 R4.F60.B121 R4.F60.B107 R4.F60.B93 R4.F60.B79 R4.F60.B51 R4.F60.B37 R4.F60.B23 R4.F60.B9 R4.F60.B244 R4.F60.B230 R4.F60.B216 R4.F60.B202 R4.F60.B174 R4.F60.B160 R4.F60.B146 R4.F60.B132 R4.F60.B114 R4.F60.B100 R4.F60.B86 R4.F60.B72 R4.F60.B44 R4.F60.B30 R4.F60.B16 R4.F60.B2 R4.F63.B252 R4.F63.B238 R4.F63.B224 R4.F63.B210 R4.F63.B182 R4.F63.B168 R4.F63.B154 R4.F63.B140 R4.F63.B122 R4.F63.B108 R4.F63.B94 R4.F63.B80 R4.F63.B52 R4.F63.B38 R4.F63.B24 R4.F63.B10 R4.F63.B245 R4.F63.B231 R4.F63.B217 R4.F63.B203 R4.F63.B175 R4.F63.B161 R4.F63.B147 R4.F63.B133 R4.F63.B115 R4.F63.B101 R4.F63.B87 R4.F63.B73 R4.F63.B45 R4.F63.B31 R4.F63.B17 R4.F63.B3 R4.F62.B252 R4.F62.B238 R4.F62.B224 R4.F62.B210 R4.F62.B182 R4.F62.B168 R4.F62.B154 R4.F62.B140 R4.F62.B122 R4.F62.B108 R4.F62.B94 R4.F62.B80 R4.F62.B52 R4.F62.B38 R4.F62.B24 R4.F62.B10 R4.F62.B245 R4.F62.B231 R4.F62.B217 R4.F62.B203 R4.F62.B175 R4.F62.B161 R4.F62.B147 R4.F62.B133 R4.F62.B115 R4.F62.B101 R4.F62.B87 R4.F62.B73 R4.F62.B45 R4.F62.B31 R4.F62.B17 R4.F62.B3 R4.F61.B252 R4.F61.B238 R4.F61.B224 R4.F61.B210 R4.F61.B182 R4.F61.B168 R4.F61.B154 R4.F61.B140 R4.F61.B122 R4.F61.B108 R4.F61.B94 R4.F61.B80 R4.F61.B52 R4.F61.B38 R4.F61.B24 R4.F61.B10 R4.F61.B245 R4.F61.B231 R4.F61.B217 R4.F61.B203 R4.F61.B175 R4.F61.B161 R4.F61.B147 R4.F61.B133 R4.F61.B115 R4.F61.B101 R4.F61.B87 R4.F61.B73 R4.F61.B45 R4.F61.B31 R4.F61.B17 R4.F61.B3 R4.F60.B252 R4.F60.B238 R4.F60.B224 R4.F60.B210 R4.F60.B182 R4.F60.B168 R4.F60.B154 R4.F60.B140 R4.F60.B122 R4.F60.B108 R4.F60.B94 R4.F60.B80 R4.F60.B52 R4.F60.B38 R4.F60.B24 R4.F60.B10 R4.F60.B245 R4.F60.B231 R4.F60.B217 R4.F60.B203 R4.F60.B175 R4.F60.B161 R4.F60.B147 R4.F60.B133 R4.F60.B115 R4.F60.B101 R4.F60.B87 R4.F60.B73 R4.F60.B45 R4.F60.B31 R4.F60.B17 R4.F60.B3 R4.F63.B253 R4.F63.B239 R4.F63.B225 R4.F63.B211 R4.F63.B183 R4.F63.B169 R4.F63.B155 R4.F63.B141 R4.F63.B123 R4.F63.B109 R4.F63.B95 R4.F63.B81 R4.F63.B53 R4.F63.B39 R4.F63.B25 R4.F63.B11 R4.F63.B246 R4.F63.B232 R4.F63.B218 R4.F63.B204 R4.F63.B176 R4.F63.B162 R4.F63.B148 R4.F63.B134 R4.F63.B116 R4.F63.B102 R4.F63.B88 R4.F63.B74 R4.F63.B46 R4.F63.B32 R4.F63.B18 R4.F63.B4 R4.F62.B253 R4.F62.B239 R4.F62.B225 R4.F62.B211 R4.F62.B183 R4.F62.B169 R4.F62.B155 R4.F62.B141 R4.F62.B123 R4.F62.B109 R4.F62.B95 R4.F62.B81 R4.F62.B53 R4.F62.B39 R4.F62.B25 R4.F62.B11 R4.F62.B246 R4.F62.B232 R4.F62.B218 R4.F62.B204 R4.F62.B176 R4.F62.B162 R4.F62.B148 R4.F62.B134 R4.F62.B116 R4.F62.B102 R4.F62.B88 R4.F62.B74 R4.F62.B46 R4.F62.B32 R4.F62.B18 R4.F62.B4 R4.F61.B253 R4.F61.B239 R4.F61.B225 R4.F61.B211 R4.F61.B183 R4.F61.B169 R4.F61.B155 R4.F61.B141 R4.F61.B123 R4.F61.B109 R4.F61.B95 R4.F61.B81 R4.F61.B53 R4.F61.B39 R4.F61.B25 R4.F61.B11 R4.F61.B246 R4.F61.B232 R4.F61.B218 R4.F61.B204 R4.F61.B176 R4.F61.B162 R4.F61.B148 R4.F61.B134 R4.F61.B116 R4.F61.B102 R4.F61.B88 R4.F61.B74 R4.F61.B46 R4.F61.B32 R4.F61.B18 R4.F61.B4 R4.F60.B253 R4.F60.B239 R4.F60.B225 R4.F60.B211 R4.F60.B183 R4.F60.B169 R4.F60.B155 R4.F60.B141 R4.F60.B123 R4.F60.B109 R4.F60.B95 R4.F60.B81 R4.F60.B53 R4.F60.B39 R4.F60.B25 R4.F60.B11 R4.F60.B246 R4.F60.B232 R4.F60.B218 R4.F60.B204 R4.F60.B176 R4.F60.B162 R4.F60.B148 R4.F60.B134 R4.F60.B116 R4.F60.B102 R4.F60.B88 R4.F60.B74 R4.F60.B46 R4.F60.B32 R4.F60.B18 R4.F60.B4 R4.F63.B254 R4.F63.B240 R4.F63.B226 R4.F63.B212 R4.F63.B184 R4.F63.B170 R4.F63.B156 R4.F63.B142 R4.F63.B124 R4.F63.B110 R4.F63.B96 R4.F63.B82 R4.F63.B54 R4.F63.B40 R4.F63.B26 R4.F63.B12 R4.F63.B247 R4.F63.B233 R4.F63.B219 R4.F63.B205 R4.F63.B177 R4.F63.B163 R4.F63.B149 R4.F63.B135 R4.F63.B117 R4.F63.B103 R4.F63.B89 R4.F63.B75 R4.F63.B47 R4.F63.B33 R4.F63.B19 R4.F63.B5 R4.F62.B254 R4.F62.B240 R4.F62.B226 R4.F62.B212 R4.F62.B184 R4.F62.B170 R4.F62.B156 R4.F62.B142 R4.F62.B124 R4.F62.B110 R4.F62.B96 R4.F62.B82 R4.F62.B54 R4.F62.B40 R4.F62.B26 R4.F62.B12 R4.F62.B247 R4.F62.B233 R4.F62.B219 R4.F62.B205 R4.F62.B177 R4.F62.B163 R4.F62.B149 R4.F62.B135 R4.F62.B117 R4.F62.B103 R4.F62.B89 R4.F62.B75 R4.F62.B47 R4.F62.B33 R4.F62.B19 R4.F62.B5 R4.F61.B254 R4.F61.B240 R4.F61.B226 R4.F61.B212 R4.F61.B184 R4.F61.B170 R4.F61.B156 R4.F61.B142 R4.F61.B124 R4.F61.B110 R4.F61.B96 R4.F61.B82 R4.F61.B54 R4.F61.B40 R4.F61.B26 R4.F61.B12 R4.F61.B247 R4.F61.B233 R4.F61.B219 R4.F61.B205 R4.F61.B177 R4.F61.B163 R4.F61.B149 R4.F61.B135 R4.F61.B117 R4.F61.B103 R4.F61.B89 R4.F61.B75 R4.F61.B47 R4.F61.B33 R4.F61.B19 R4.F61.B5 R4.F60.B254 R4.F60.B240 R4.F60.B226 R4.F60.B212 R4.F60.B184 R4.F60.B170 R4.F60.B156 R4.F60.B142 R4.F60.B124 R4.F60.B110 R4.F60.B96 R4.F60.B82 R4.F60.B54 R4.F60.B40 R4.F60.B26 R4.F60.B12 R4.F60.B247 R4.F60.B233 R4.F60.B219 R4.F60.B205 R4.F60.B177 R4.F60.B163 R4.F60.B149 R4.F60.B135 R4.F60.B117 R4.F60.B103 R4.F60.B89 R4.F60.B75 R4.F60.B47 R4.F60.B33 R4.F60.B19 R4.F60.B5 R4.F63.B255 R4.F63.B241 R4.F63.B227 R4.F63.B213 R4.F63.B185 R4.F63.B171 R4.F63.B157 R4.F63.B143 R4.F63.B125 R4.F63.B111 R4.F63.B97 R4.F63.B83 R4.F63.B55 R4.F63.B41 R4.F63.B27 R4.F63.B13 R4.F63.B248 R4.F63.B234 R4.F63.B220 R4.F63.B206 R4.F63.B178 R4.F63.B164 R4.F63.B150 R4.F63.B136 R4.F63.B118 R4.F63.B104 R4.F63.B90 R4.F63.B76 R4.F63.B48 R4.F63.B34 R4.F63.B20 R4.F63.B6 R4.F62.B255 R4.F62.B241 R4.F62.B227 R4.F62.B213 R4.F62.B185 R4.F62.B171 R4.F62.B157 R4.F62.B143 R4.F62.B125 R4.F62.B111 R4.F62.B97 R4.F62.B83 R4.F62.B55 R4.F62.B41 R4.F62.B27 R4.F62.B13 R4.F62.B248 R4.F62.B234 R4.F62.B220 R4.F62.B206 R4.F62.B178 R4.F62.B164 R4.F62.B150 R4.F62.B136 R4.F62.B118 R4.F62.B104 R4.F62.B90 R4.F62.B76 R4.F62.B48 R4.F62.B34 R4.F62.B20 R4.F62.B6 R4.F61.B255 R4.F61.B241 R4.F61.B227 R4.F61.B213 R4.F61.B185 R4.F61.B171 R4.F61.B157 R4.F61.B143 R4.F61.B125 R4.F61.B111 R4.F61.B97 R4.F61.B83 R4.F61.B55 R4.F61.B41 R4.F61.B27 R4.F61.B13 R4.F61.B248 R4.F61.B234 R4.F61.B220 R4.F61.B206 R4.F61.B178 R4.F61.B164 R4.F61.B150 R4.F61.B136 R4.F61.B118 R4.F61.B104 R4.F61.B90 R4.F61.B76 R4.F61.B48 R4.F61.B34 R4.F61.B20 R4.F61.B6 R4.F60.B255 R4.F60.B241 R4.F60.B227 R4.F60.B213 R4.F60.B185 R4.F60.B171 R4.F60.B157 R4.F60.B143 R4.F60.B125 R4.F60.B111 R4.F60.B97 R4.F60.B83 R4.F60.B55 R4.F60.B41 R4.F60.B27 R4.F60.B13 R4.F60.B248 R4.F60.B234 R4.F60.B220 R4.F60.B206 R4.F60.B178 R4.F60.B164 R4.F60.B150 R4.F60.B136 R4.F60.B118 R4.F60.B104 R4.F60.B90 R4.F60.B76 R4.F60.B48 R4.F60.B34 R4.F60.B20 R4.F60.B6 R4.F59.B249 R4.F59.B235 R4.F59.B221 R4.F59.B207 R4.F59.B179 R4.F59.B165 R4.F59.B151 R4.F59.B137 R4.F59.B119 R4.F59.B105 R4.F59.B91 R4.F59.B77 R4.F59.B49 R4.F59.B35 R4.F59.B21 R4.F59.B7 R4.F59.B242 R4.F59.B228 R4.F59.B214 R4.F59.B200 R4.F59.B172 R4.F59.B158 R4.F59.B144 R4.F59.B130 R4.F59.B112 R4.F59.B98 R4.F59.B84 R4.F59.B70 R4.F59.B42 R4.F59.B28 R4.F59.B14 R4.F59.B0 R4.F58.B249 R4.F58.B235 R4.F58.B221 R4.F58.B207 R4.F58.B179 R4.F58.B165 R4.F58.B151 R4.F58.B137 R4.F58.B119 R4.F58.B105 R4.F58.B91 R4.F58.B77 R4.F58.B49 R4.F58.B35 R4.F58.B21 R4.F58.B7 R4.F58.B242 R4.F58.B228 R4.F58.B214 R4.F58.B200 R4.F58.B172 R4.F58.B158 R4.F58.B144 R4.F58.B130 R4.F58.B112 R4.F58.B98 R4.F58.B84 R4.F58.B70 R4.F58.B42 R4.F58.B28 R4.F58.B14 R4.F58.B0 R4.F57.B249 R4.F57.B235 R4.F57.B221 R4.F57.B207 R4.F57.B179 R4.F57.B165 R4.F57.B151 R4.F57.B137 R4.F57.B119 R4.F57.B105 R4.F57.B91 R4.F57.B77 R4.F57.B49 R4.F57.B35 R4.F57.B21 R4.F57.B7 R4.F57.B242 R4.F57.B228 R4.F57.B214 R4.F57.B200 R4.F57.B172 R4.F57.B158 R4.F57.B144 R4.F57.B130 R4.F57.B112 R4.F57.B98 R4.F57.B84 R4.F57.B70 R4.F57.B42 R4.F57.B28 R4.F57.B14 R4.F57.B0 R4.F56.B249 R4.F56.B235 R4.F56.B221 R4.F56.B207 R4.F56.B179 R4.F56.B165 R4.F56.B151 R4.F56.B137 R4.F56.B119 R4.F56.B105 R4.F56.B91 R4.F56.B77 R4.F56.B49 R4.F56.B35 R4.F56.B21 R4.F56.B7 R4.F56.B242 R4.F56.B228 R4.F56.B214 R4.F56.B200 R4.F56.B172 R4.F56.B158 R4.F56.B144 R4.F56.B130 R4.F56.B112 R4.F56.B98 R4.F56.B84 R4.F56.B70 R4.F56.B42 R4.F56.B28 R4.F56.B14 R4.F56.B0 R4.F59.B250 R4.F59.B236 R4.F59.B222 R4.F59.B208 R4.F59.B180 R4.F59.B166 R4.F59.B152 R4.F59.B138 R4.F59.B120 R4.F59.B106 R4.F59.B92 R4.F59.B78 R4.F59.B50 R4.F59.B36 R4.F59.B22 R4.F59.B8 R4.F59.B243 R4.F59.B229 R4.F59.B215 R4.F59.B201 R4.F59.B173 R4.F59.B159 R4.F59.B145 R4.F59.B131 R4.F59.B113 R4.F59.B99 R4.F59.B85 R4.F59.B71 R4.F59.B43 R4.F59.B29 R4.F59.B15 R4.F59.B1 R4.F58.B250 R4.F58.B236 R4.F58.B222 R4.F58.B208 R4.F58.B180 R4.F58.B166 R4.F58.B152 R4.F58.B138 R4.F58.B120 R4.F58.B106 R4.F58.B92 R4.F58.B78 R4.F58.B50 R4.F58.B36 R4.F58.B22 R4.F58.B8 R4.F58.B243 R4.F58.B229 R4.F58.B215 R4.F58.B201 R4.F58.B173 R4.F58.B159 R4.F58.B145 R4.F58.B131 R4.F58.B113 R4.F58.B99 R4.F58.B85 R4.F58.B71 R4.F58.B43 R4.F58.B29 R4.F58.B15 R4.F58.B1 R4.F57.B250 R4.F57.B236 R4.F57.B222 R4.F57.B208 R4.F57.B180 R4.F57.B166 R4.F57.B152 R4.F57.B138 R4.F57.B120 R4.F57.B106 R4.F57.B92 R4.F57.B78 R4.F57.B50 R4.F57.B36 R4.F57.B22 R4.F57.B8 R4.F57.B243 R4.F57.B229 R4.F57.B215 R4.F57.B201 R4.F57.B173 R4.F57.B159 R4.F57.B145 R4.F57.B131 R4.F57.B113 R4.F57.B99 R4.F57.B85 R4.F57.B71 R4.F57.B43 R4.F57.B29 R4.F57.B15 R4.F57.B1 R4.F56.B250 R4.F56.B236 R4.F56.B222 R4.F56.B208 R4.F56.B180 R4.F56.B166 R4.F56.B152 R4.F56.B138 R4.F56.B120 R4.F56.B106 R4.F56.B92 R4.F56.B78 R4.F56.B50 R4.F56.B36 R4.F56.B22 R4.F56.B8 R4.F56.B243 R4.F56.B229 R4.F56.B215 R4.F56.B201 R4.F56.B173 R4.F56.B159 R4.F56.B145 R4.F56.B131 R4.F56.B113 R4.F56.B99 R4.F56.B85 R4.F56.B71 R4.F56.B43 R4.F56.B29 R4.F56.B15 R4.F56.B1 R4.F59.B251 R4.F59.B237 R4.F59.B223 R4.F59.B209 R4.F59.B181 R4.F59.B167 R4.F59.B153 R4.F59.B139 R4.F59.B121 R4.F59.B107 R4.F59.B93 R4.F59.B79 R4.F59.B51 R4.F59.B37 R4.F59.B23 R4.F59.B9 R4.F59.B244 R4.F59.B230 R4.F59.B216 R4.F59.B202 R4.F59.B174 R4.F59.B160 R4.F59.B146 R4.F59.B132 R4.F59.B114 R4.F59.B100 R4.F59.B86 R4.F59.B72 R4.F59.B44 R4.F59.B30 R4.F59.B16 R4.F59.B2 R4.F58.B251 R4.F58.B237 R4.F58.B223 R4.F58.B209 R4.F58.B181 R4.F58.B167 R4.F58.B153 R4.F58.B139 R4.F58.B121 R4.F58.B107 R4.F58.B93 R4.F58.B79 R4.F58.B51 R4.F58.B37 R4.F58.B23 R4.F58.B9 R4.F58.B244 R4.F58.B230 R4.F58.B216 R4.F58.B202 R4.F58.B174 R4.F58.B160 R4.F58.B146 R4.F58.B132 R4.F58.B114 R4.F58.B100 R4.F58.B86 R4.F58.B72 R4.F58.B44 R4.F58.B30 R4.F58.B16 R4.F58.B2 R4.F57.B251 R4.F57.B237 R4.F57.B223 R4.F57.B209 R4.F57.B181 R4.F57.B167 R4.F57.B153 R4.F57.B139 R4.F57.B121 R4.F57.B107 R4.F57.B93 R4.F57.B79 R4.F57.B51 R4.F57.B37 R4.F57.B23 R4.F57.B9 R4.F57.B244 R4.F57.B230 R4.F57.B216 R4.F57.B202 R4.F57.B174 R4.F57.B160 R4.F57.B146 R4.F57.B132 R4.F57.B114 R4.F57.B100 R4.F57.B86 R4.F57.B72 R4.F57.B44 R4.F57.B30 R4.F57.B16 R4.F57.B2 R4.F56.B251 R4.F56.B237 R4.F56.B223 R4.F56.B209 R4.F56.B181 R4.F56.B167 R4.F56.B153 R4.F56.B139 R4.F56.B121 R4.F56.B107 R4.F56.B93 R4.F56.B79 R4.F56.B51 R4.F56.B37 R4.F56.B23 R4.F56.B9 R4.F56.B244 R4.F56.B230 R4.F56.B216 R4.F56.B202 R4.F56.B174 R4.F56.B160 R4.F56.B146 R4.F56.B132 R4.F56.B114 R4.F56.B100 R4.F56.B86 R4.F56.B72 R4.F56.B44 R4.F56.B30 R4.F56.B16 R4.F56.B2 R4.F59.B252 R4.F59.B238 R4.F59.B224 R4.F59.B210 R4.F59.B182 R4.F59.B168 R4.F59.B154 R4.F59.B140 R4.F59.B122 R4.F59.B108 R4.F59.B94 R4.F59.B80 R4.F59.B52 R4.F59.B38 R4.F59.B24 R4.F59.B10 R4.F59.B245 R4.F59.B231 R4.F59.B217 R4.F59.B203 R4.F59.B175 R4.F59.B161 R4.F59.B147 R4.F59.B133 R4.F59.B115 R4.F59.B101 R4.F59.B87 R4.F59.B73 R4.F59.B45 R4.F59.B31 R4.F59.B17 R4.F59.B3 R4.F58.B252 R4.F58.B238 R4.F58.B224 R4.F58.B210 R4.F58.B182 R4.F58.B168 R4.F58.B154 R4.F58.B140 R4.F58.B122 R4.F58.B108 R4.F58.B94 R4.F58.B80 R4.F58.B52 R4.F58.B38 R4.F58.B24 R4.F58.B10 R4.F58.B245 R4.F58.B231 R4.F58.B217 R4.F58.B203 R4.F58.B175 R4.F58.B161 R4.F58.B147 R4.F58.B133 R4.F58.B115 R4.F58.B101 R4.F58.B87 R4.F58.B73 R4.F58.B45 R4.F58.B31 R4.F58.B17 R4.F58.B3 R4.F57.B252 R4.F57.B238 R4.F57.B224 R4.F57.B210 R4.F57.B182 R4.F57.B168 R4.F57.B154 R4.F57.B140 R4.F57.B122 R4.F57.B108 R4.F57.B94 R4.F57.B80 R4.F57.B52 R4.F57.B38 R4.F57.B24 R4.F57.B10 R4.F57.B245 R4.F57.B231 R4.F57.B217 R4.F57.B203 R4.F57.B175 R4.F57.B161 R4.F57.B147 R4.F57.B133 R4.F57.B115 R4.F57.B101 R4.F57.B87 R4.F57.B73 R4.F57.B45 R4.F57.B31 R4.F57.B17 R4.F57.B3 R4.F56.B252 R4.F56.B238 R4.F56.B224 R4.F56.B210 R4.F56.B182 R4.F56.B168 R4.F56.B154 R4.F56.B140 R4.F56.B122 R4.F56.B108 R4.F56.B94 R4.F56.B80 R4.F56.B52 R4.F56.B38 R4.F56.B24 R4.F56.B10 R4.F56.B245 R4.F56.B231 R4.F56.B217 R4.F56.B203 R4.F56.B175 R4.F56.B161 R4.F56.B147 R4.F56.B133 R4.F56.B115 R4.F56.B101 R4.F56.B87 R4.F56.B73 R4.F56.B45 R4.F56.B31 R4.F56.B17 R4.F56.B3 R4.F59.B253 R4.F59.B239 R4.F59.B225 R4.F59.B211 R4.F59.B183 R4.F59.B169 R4.F59.B155 R4.F59.B141 R4.F59.B123 R4.F59.B109 R4.F59.B95 R4.F59.B81 R4.F59.B53 R4.F59.B39 R4.F59.B25 R4.F59.B11 R4.F59.B246 R4.F59.B232 R4.F59.B218 R4.F59.B204 R4.F59.B176 R4.F59.B162 R4.F59.B148 R4.F59.B134 R4.F59.B116 R4.F59.B102 R4.F59.B88 R4.F59.B74 R4.F59.B46 R4.F59.B32 R4.F59.B18 R4.F59.B4 R4.F58.B253 R4.F58.B239 R4.F58.B225 R4.F58.B211 R4.F58.B183 R4.F58.B169 R4.F58.B155 R4.F58.B141 R4.F58.B123 R4.F58.B109 R4.F58.B95 R4.F58.B81 R4.F58.B53 R4.F58.B39 R4.F58.B25 R4.F58.B11 R4.F58.B246 R4.F58.B232 R4.F58.B218 R4.F58.B204 R4.F58.B176 R4.F58.B162 R4.F58.B148 R4.F58.B134 R4.F58.B116 R4.F58.B102 R4.F58.B88 R4.F58.B74 R4.F58.B46 R4.F58.B32 R4.F58.B18 R4.F58.B4 R4.F57.B253 R4.F57.B239 R4.F57.B225 R4.F57.B211 R4.F57.B183 R4.F57.B169 R4.F57.B155 R4.F57.B141 R4.F57.B123 R4.F57.B109 R4.F57.B95 R4.F57.B81 R4.F57.B53 R4.F57.B39 R4.F57.B25 R4.F57.B11 R4.F57.B246 R4.F57.B232 R4.F57.B218 R4.F57.B204 R4.F57.B176 R4.F57.B162 R4.F57.B148 R4.F57.B134 R4.F57.B116 R4.F57.B102 R4.F57.B88 R4.F57.B74 R4.F57.B46 R4.F57.B32 R4.F57.B18 R4.F57.B4 R4.F56.B253 R4.F56.B239 R4.F56.B225 R4.F56.B211 R4.F56.B183 R4.F56.B169 R4.F56.B155 R4.F56.B141 R4.F56.B123 R4.F56.B109 R4.F56.B95 R4.F56.B81 R4.F56.B53 R4.F56.B39 R4.F56.B25 R4.F56.B11 R4.F56.B246 R4.F56.B232 R4.F56.B218 R4.F56.B204 R4.F56.B176 R4.F56.B162 R4.F56.B148 R4.F56.B134 R4.F56.B116 R4.F56.B102 R4.F56.B88 R4.F56.B74 R4.F56.B46 R4.F56.B32 R4.F56.B18 R4.F56.B4 R4.F59.B254 R4.F59.B240 R4.F59.B226 R4.F59.B212 R4.F59.B184 R4.F59.B170 R4.F59.B156 R4.F59.B142 R4.F59.B124 R4.F59.B110 R4.F59.B96 R4.F59.B82 R4.F59.B54 R4.F59.B40 R4.F59.B26 R4.F59.B12 R4.F59.B247 R4.F59.B233 R4.F59.B219 R4.F59.B205 R4.F59.B177 R4.F59.B163 R4.F59.B149 R4.F59.B135 R4.F59.B117 R4.F59.B103 R4.F59.B89 R4.F59.B75 R4.F59.B47 R4.F59.B33 R4.F59.B19 R4.F59.B5 R4.F58.B254 R4.F58.B240 R4.F58.B226 R4.F58.B212 R4.F58.B184 R4.F58.B170 R4.F58.B156 R4.F58.B142 R4.F58.B124 R4.F58.B110 R4.F58.B96 R4.F58.B82 R4.F58.B54 R4.F58.B40 R4.F58.B26 R4.F58.B12 R4.F58.B247 R4.F58.B233 R4.F58.B219 R4.F58.B205 R4.F58.B177 R4.F58.B163 R4.F58.B149 R4.F58.B135 R4.F58.B117 R4.F58.B103 R4.F58.B89 R4.F58.B75 R4.F58.B47 R4.F58.B33 R4.F58.B19 R4.F58.B5 R4.F57.B254 R4.F57.B240 R4.F57.B226 R4.F57.B212 R4.F57.B184 R4.F57.B170 R4.F57.B156 R4.F57.B142 R4.F57.B124 R4.F57.B110 R4.F57.B96 R4.F57.B82 R4.F57.B54 R4.F57.B40 R4.F57.B26 R4.F57.B12 R4.F57.B247 R4.F57.B233 R4.F57.B219 R4.F57.B205 R4.F57.B177 R4.F57.B163 R4.F57.B149 R4.F57.B135 R4.F57.B117 R4.F57.B103 R4.F57.B89 R4.F57.B75 R4.F57.B47 R4.F57.B33 R4.F57.B19 R4.F57.B5 R4.F56.B254 R4.F56.B240 R4.F56.B226 R4.F56.B212 R4.F56.B184 R4.F56.B170 R4.F56.B156 R4.F56.B142 R4.F56.B124 R4.F56.B110 R4.F56.B96 R4.F56.B82 R4.F56.B54 R4.F56.B40 R4.F56.B26 R4.F56.B12 R4.F56.B247 R4.F56.B233 R4.F56.B219 R4.F56.B205 R4.F56.B177 R4.F56.B163 R4.F56.B149 R4.F56.B135 R4.F56.B117 R4.F56.B103 R4.F56.B89 R4.F56.B75 R4.F56.B47 R4.F56.B33 R4.F56.B19 R4.F56.B5 R4.F59.B255 R4.F59.B241 R4.F59.B227 R4.F59.B213 R4.F59.B185 R4.F59.B171 R4.F59.B157 R4.F59.B143 R4.F59.B125 R4.F59.B111 R4.F59.B97 R4.F59.B83 R4.F59.B55 R4.F59.B41 R4.F59.B27 R4.F59.B13 R4.F59.B248 R4.F59.B234 R4.F59.B220 R4.F59.B206 R4.F59.B178 R4.F59.B164 R4.F59.B150 R4.F59.B136 R4.F59.B118 R4.F59.B104 R4.F59.B90 R4.F59.B76 R4.F59.B48 R4.F59.B34 R4.F59.B20 R4.F59.B6 R4.F58.B255 R4.F58.B241 R4.F58.B227 R4.F58.B213 R4.F58.B185 R4.F58.B171 R4.F58.B157 R4.F58.B143 R4.F58.B125 R4.F58.B111 R4.F58.B97 R4.F58.B83 R4.F58.B55 R4.F58.B41 R4.F58.B27 R4.F58.B13 R4.F58.B248 R4.F58.B234 R4.F58.B220 R4.F58.B206 R4.F58.B178 R4.F58.B164 R4.F58.B150 R4.F58.B136 R4.F58.B118 R4.F58.B104 R4.F58.B90 R4.F58.B76 R4.F58.B48 R4.F58.B34 R4.F58.B20 R4.F58.B6 R4.F57.B255 R4.F57.B241 R4.F57.B227 R4.F57.B213 R4.F57.B185 R4.F57.B171 R4.F57.B157 R4.F57.B143 R4.F57.B125 R4.F57.B111 R4.F57.B97 R4.F57.B83 R4.F57.B55 R4.F57.B41 R4.F57.B27 R4.F57.B13 R4.F57.B248 R4.F57.B234 R4.F57.B220 R4.F57.B206 R4.F57.B178 R4.F57.B164 R4.F57.B150 R4.F57.B136 R4.F57.B118 R4.F57.B104 R4.F57.B90 R4.F57.B76 R4.F57.B48 R4.F57.B34 R4.F57.B20 R4.F57.B6 R4.F56.B255 R4.F56.B241 R4.F56.B227 R4.F56.B213 R4.F56.B185 R4.F56.B171 R4.F56.B157 R4.F56.B143 R4.F56.B125 R4.F56.B111 R4.F56.B97 R4.F56.B83 R4.F56.B55 R4.F56.B41 R4.F56.B27 R4.F56.B13 R4.F56.B248 R4.F56.B234 R4.F56.B220 R4.F56.B206 R4.F56.B178 R4.F56.B164 R4.F56.B150 R4.F56.B136 R4.F56.B118 R4.F56.B104 R4.F56.B90 R4.F56.B76 R4.F56.B48 R4.F56.B34 R4.F56.B20 R4.F56.B6 R4.F55.B249 R4.F55.B235 R4.F55.B221 R4.F55.B207 R4.F55.B179 R4.F55.B165 R4.F55.B151 R4.F55.B137 R4.F55.B119 R4.F55.B105 R4.F55.B91 R4.F55.B77 R4.F55.B49 R4.F55.B35 R4.F55.B21 R4.F55.B7 R4.F55.B242 R4.F55.B228 R4.F55.B214 R4.F55.B200 R4.F55.B172 R4.F55.B158 R4.F55.B144 R4.F55.B130 R4.F55.B112 R4.F55.B98 R4.F55.B84 R4.F55.B70 R4.F55.B42 R4.F55.B28 R4.F55.B14 R4.F55.B0 R4.F54.B249 R4.F54.B235 R4.F54.B221 R4.F54.B207 R4.F54.B179 R4.F54.B165 R4.F54.B151 R4.F54.B137 R4.F54.B119 R4.F54.B105 R4.F54.B91 R4.F54.B77 R4.F54.B49 R4.F54.B35 R4.F54.B21 R4.F54.B7 R4.F54.B242 R4.F54.B228 R4.F54.B214 R4.F54.B200 R4.F54.B172 R4.F54.B158 R4.F54.B144 R4.F54.B130 R4.F54.B112 R4.F54.B98 R4.F54.B84 R4.F54.B70 R4.F54.B42 R4.F54.B28 R4.F54.B14 R4.F54.B0 R4.F53.B249 R4.F53.B235 R4.F53.B221 R4.F53.B207 R4.F53.B179 R4.F53.B165 R4.F53.B151 R4.F53.B137 R4.F53.B119 R4.F53.B105 R4.F53.B91 R4.F53.B77 R4.F53.B49 R4.F53.B35 R4.F53.B21 R4.F53.B7 R4.F53.B242 R4.F53.B228 R4.F53.B214 R4.F53.B200 R4.F53.B172 R4.F53.B158 R4.F53.B144 R4.F53.B130 R4.F53.B112 R4.F53.B98 R4.F53.B84 R4.F53.B70 R4.F53.B42 R4.F53.B28 R4.F53.B14 R4.F53.B0 R4.F52.B249 R4.F52.B235 R4.F52.B221 R4.F52.B207 R4.F52.B179 R4.F52.B165 R4.F52.B151 R4.F52.B137 R4.F52.B119 R4.F52.B105 R4.F52.B91 R4.F52.B77 R4.F52.B49 R4.F52.B35 R4.F52.B21 R4.F52.B7 R4.F52.B242 R4.F52.B228 R4.F52.B214 R4.F52.B200 R4.F52.B172 R4.F52.B158 R4.F52.B144 R4.F52.B130 R4.F52.B112 R4.F52.B98 R4.F52.B84 R4.F52.B70 R4.F52.B42 R4.F52.B28 R4.F52.B14 R4.F52.B0 R4.F55.B250 R4.F55.B236 R4.F55.B222 R4.F55.B208 R4.F55.B180 R4.F55.B166 R4.F55.B152 R4.F55.B138 R4.F55.B120 R4.F55.B106 R4.F55.B92 R4.F55.B78 R4.F55.B50 R4.F55.B36 R4.F55.B22 R4.F55.B8 R4.F55.B243 R4.F55.B229 R4.F55.B215 R4.F55.B201 R4.F55.B173 R4.F55.B159 R4.F55.B145 R4.F55.B131 R4.F55.B113 R4.F55.B99 R4.F55.B85 R4.F55.B71 R4.F55.B43 R4.F55.B29 R4.F55.B15 R4.F55.B1 R4.F54.B250 R4.F54.B236 R4.F54.B222 R4.F54.B208 R4.F54.B180 R4.F54.B166 R4.F54.B152 R4.F54.B138 R4.F54.B120 R4.F54.B106 R4.F54.B92 R4.F54.B78 R4.F54.B50 R4.F54.B36 R4.F54.B22 R4.F54.B8 R4.F54.B243 R4.F54.B229 R4.F54.B215 R4.F54.B201 R4.F54.B173 R4.F54.B159 R4.F54.B145 R4.F54.B131 R4.F54.B113 R4.F54.B99 R4.F54.B85 R4.F54.B71 R4.F54.B43 R4.F54.B29 R4.F54.B15 R4.F54.B1 R4.F53.B250 R4.F53.B236 R4.F53.B222 R4.F53.B208 R4.F53.B180 R4.F53.B166 R4.F53.B152 R4.F53.B138 R4.F53.B120 R4.F53.B106 R4.F53.B92 R4.F53.B78 R4.F53.B50 R4.F53.B36 R4.F53.B22 R4.F53.B8 R4.F53.B243 R4.F53.B229 R4.F53.B215 R4.F53.B201 R4.F53.B173 R4.F53.B159 R4.F53.B145 R4.F53.B131 R4.F53.B113 R4.F53.B99 R4.F53.B85 R4.F53.B71 R4.F53.B43 R4.F53.B29 R4.F53.B15 R4.F53.B1 R4.F52.B250 R4.F52.B236 R4.F52.B222 R4.F52.B208 R4.F52.B180 R4.F52.B166 R4.F52.B152 R4.F52.B138 R4.F52.B120 R4.F52.B106 R4.F52.B92 R4.F52.B78 R4.F52.B50 R4.F52.B36 R4.F52.B22 R4.F52.B8 R4.F52.B243 R4.F52.B229 R4.F52.B215 R4.F52.B201 R4.F52.B173 R4.F52.B159 R4.F52.B145 R4.F52.B131 R4.F52.B113 R4.F52.B99 R4.F52.B85 R4.F52.B71 R4.F52.B43 R4.F52.B29 R4.F52.B15 R4.F52.B1 R4.F55.B251 R4.F55.B237 R4.F55.B223 R4.F55.B209 R4.F55.B181 R4.F55.B167 R4.F55.B153 R4.F55.B139 R4.F55.B121 R4.F55.B107 R4.F55.B93 R4.F55.B79 R4.F55.B51 R4.F55.B37 R4.F55.B23 R4.F55.B9 R4.F55.B244 R4.F55.B230 R4.F55.B216 R4.F55.B202 R4.F55.B174 R4.F55.B160 R4.F55.B146 R4.F55.B132 R4.F55.B114 R4.F55.B100 R4.F55.B86 R4.F55.B72 R4.F55.B44 R4.F55.B30 R4.F55.B16 R4.F55.B2 R4.F54.B251 R4.F54.B237 R4.F54.B223 R4.F54.B209 R4.F54.B181 R4.F54.B167 R4.F54.B153 R4.F54.B139 R4.F54.B121 R4.F54.B107 R4.F54.B93 R4.F54.B79 R4.F54.B51 R4.F54.B37 R4.F54.B23 R4.F54.B9 R4.F54.B244 R4.F54.B230 R4.F54.B216 R4.F54.B202 R4.F54.B174 R4.F54.B160 R4.F54.B146 R4.F54.B132 R4.F54.B114 R4.F54.B100 R4.F54.B86 R4.F54.B72 R4.F54.B44 R4.F54.B30 R4.F54.B16 R4.F54.B2 R4.F53.B251 R4.F53.B237 R4.F53.B223 R4.F53.B209 R4.F53.B181 R4.F53.B167 R4.F53.B153 R4.F53.B139 R4.F53.B121 R4.F53.B107 R4.F53.B93 R4.F53.B79 R4.F53.B51 R4.F53.B37 R4.F53.B23 R4.F53.B9 R4.F53.B244 R4.F53.B230 R4.F53.B216 R4.F53.B202 R4.F53.B174 R4.F53.B160 R4.F53.B146 R4.F53.B132 R4.F53.B114 R4.F53.B100 R4.F53.B86 R4.F53.B72 R4.F53.B44 R4.F53.B30 R4.F53.B16 R4.F53.B2 R4.F52.B251 R4.F52.B237 R4.F52.B223 R4.F52.B209 R4.F52.B181 R4.F52.B167 R4.F52.B153 R4.F52.B139 R4.F52.B121 R4.F52.B107 R4.F52.B93 R4.F52.B79 R4.F52.B51 R4.F52.B37 R4.F52.B23 R4.F52.B9 R4.F52.B244 R4.F52.B230 R4.F52.B216 R4.F52.B202 R4.F52.B174 R4.F52.B160 R4.F52.B146 R4.F52.B132 R4.F52.B114 R4.F52.B100 R4.F52.B86 R4.F52.B72 R4.F52.B44 R4.F52.B30 R4.F52.B16 R4.F52.B2 R4.F55.B252 R4.F55.B238 R4.F55.B224 R4.F55.B210 R4.F55.B182 R4.F55.B168 R4.F55.B154 R4.F55.B140 R4.F55.B122 R4.F55.B108 R4.F55.B94 R4.F55.B80 R4.F55.B52 R4.F55.B38 R4.F55.B24 R4.F55.B10 R4.F55.B245 R4.F55.B231 R4.F55.B217 R4.F55.B203 R4.F55.B175 R4.F55.B161 R4.F55.B147 R4.F55.B133 R4.F55.B115 R4.F55.B101 R4.F55.B87 R4.F55.B73 R4.F55.B45 R4.F55.B31 R4.F55.B17 R4.F55.B3 R4.F54.B252 R4.F54.B238 R4.F54.B224 R4.F54.B210 R4.F54.B182 R4.F54.B168 R4.F54.B154 R4.F54.B140 R4.F54.B122 R4.F54.B108 R4.F54.B94 R4.F54.B80 R4.F54.B52 R4.F54.B38 R4.F54.B24 R4.F54.B10 R4.F54.B245 R4.F54.B231 R4.F54.B217 R4.F54.B203 R4.F54.B175 R4.F54.B161 R4.F54.B147 R4.F54.B133 R4.F54.B115 R4.F54.B101 R4.F54.B87 R4.F54.B73 R4.F54.B45 R4.F54.B31 R4.F54.B17 R4.F54.B3 R4.F53.B252 R4.F53.B238 R4.F53.B224 R4.F53.B210 R4.F53.B182 R4.F53.B168 R4.F53.B154 R4.F53.B140 R4.F53.B122 R4.F53.B108 R4.F53.B94 R4.F53.B80 R4.F53.B52 R4.F53.B38 R4.F53.B24 R4.F53.B10 R4.F53.B245 R4.F53.B231 R4.F53.B217 R4.F53.B203 R4.F53.B175 R4.F53.B161 R4.F53.B147 R4.F53.B133 R4.F53.B115 R4.F53.B101 R4.F53.B87 R4.F53.B73 R4.F53.B45 R4.F53.B31 R4.F53.B17 R4.F53.B3 R4.F52.B252 R4.F52.B238 R4.F52.B224 R4.F52.B210 R4.F52.B182 R4.F52.B168 R4.F52.B154 R4.F52.B140 R4.F52.B122 R4.F52.B108 R4.F52.B94 R4.F52.B80 R4.F52.B52 R4.F52.B38 R4.F52.B24 R4.F52.B10 R4.F52.B245 R4.F52.B231 R4.F52.B217 R4.F52.B203 R4.F52.B175 R4.F52.B161 R4.F52.B147 R4.F52.B133 R4.F52.B115 R4.F52.B101 R4.F52.B87 R4.F52.B73 R4.F52.B45 R4.F52.B31 R4.F52.B17 R4.F52.B3 R4.F55.B253 R4.F55.B239 R4.F55.B225 R4.F55.B211 R4.F55.B183 R4.F55.B169 R4.F55.B155 R4.F55.B141 R4.F55.B123 R4.F55.B109 R4.F55.B95 R4.F55.B81 R4.F55.B53 R4.F55.B39 R4.F55.B25 R4.F55.B11 R4.F55.B246 R4.F55.B232 R4.F55.B218 R4.F55.B204 R4.F55.B176 R4.F55.B162 R4.F55.B148 R4.F55.B134 R4.F55.B116 R4.F55.B102 R4.F55.B88 R4.F55.B74 R4.F55.B46 R4.F55.B32 R4.F55.B18 R4.F55.B4 R4.F54.B253 R4.F54.B239 R4.F54.B225 R4.F54.B211 R4.F54.B183 R4.F54.B169 R4.F54.B155 R4.F54.B141 R4.F54.B123 R4.F54.B109 R4.F54.B95 R4.F54.B81 R4.F54.B53 R4.F54.B39 R4.F54.B25 R4.F54.B11 R4.F54.B246 R4.F54.B232 R4.F54.B218 R4.F54.B204 R4.F54.B176 R4.F54.B162 R4.F54.B148 R4.F54.B134 R4.F54.B116 R4.F54.B102 R4.F54.B88 R4.F54.B74 R4.F54.B46 R4.F54.B32 R4.F54.B18 R4.F54.B4 R4.F53.B253 R4.F53.B239 R4.F53.B225 R4.F53.B211 R4.F53.B183 R4.F53.B169 R4.F53.B155 R4.F53.B141 R4.F53.B123 R4.F53.B109 R4.F53.B95 R4.F53.B81 R4.F53.B53 R4.F53.B39 R4.F53.B25 R4.F53.B11 R4.F53.B246 R4.F53.B232 R4.F53.B218 R4.F53.B204 R4.F53.B176 R4.F53.B162 R4.F53.B148 R4.F53.B134 R4.F53.B116 R4.F53.B102 R4.F53.B88 R4.F53.B74 R4.F53.B46 R4.F53.B32 R4.F53.B18 R4.F53.B4 R4.F52.B253 R4.F52.B239 R4.F52.B225 R4.F52.B211 R4.F52.B183 R4.F52.B169 R4.F52.B155 R4.F52.B141 R4.F52.B123 R4.F52.B109 R4.F52.B95 R4.F52.B81 R4.F52.B53 R4.F52.B39 R4.F52.B25 R4.F52.B11 R4.F52.B246 R4.F52.B232 R4.F52.B218 R4.F52.B204 R4.F52.B176 R4.F52.B162 R4.F52.B148 R4.F52.B134 R4.F52.B116 R4.F52.B102 R4.F52.B88 R4.F52.B74 R4.F52.B46 R4.F52.B32 R4.F52.B18 R4.F52.B4 R4.F55.B254 R4.F55.B240 R4.F55.B226 R4.F55.B212 R4.F55.B184 R4.F55.B170 R4.F55.B156 R4.F55.B142 R4.F55.B124 R4.F55.B110 R4.F55.B96 R4.F55.B82 R4.F55.B54 R4.F55.B40 R4.F55.B26 R4.F55.B12 R4.F55.B247 R4.F55.B233 R4.F55.B219 R4.F55.B205 R4.F55.B177 R4.F55.B163 R4.F55.B149 R4.F55.B135 R4.F55.B117 R4.F55.B103 R4.F55.B89 R4.F55.B75 R4.F55.B47 R4.F55.B33 R4.F55.B19 R4.F55.B5 R4.F54.B254 R4.F54.B240 R4.F54.B226 R4.F54.B212 R4.F54.B184 R4.F54.B170 R4.F54.B156 R4.F54.B142 R4.F54.B124 R4.F54.B110 R4.F54.B96 R4.F54.B82 R4.F54.B54 R4.F54.B40 R4.F54.B26 R4.F54.B12 R4.F54.B247 R4.F54.B233 R4.F54.B219 R4.F54.B205 R4.F54.B177 R4.F54.B163 R4.F54.B149 R4.F54.B135 R4.F54.B117 R4.F54.B103 R4.F54.B89 R4.F54.B75 R4.F54.B47 R4.F54.B33 R4.F54.B19 R4.F54.B5 R4.F53.B254 R4.F53.B240 R4.F53.B226 R4.F53.B212 R4.F53.B184 R4.F53.B170 R4.F53.B156 R4.F53.B142 R4.F53.B124 R4.F53.B110 R4.F53.B96 R4.F53.B82 R4.F53.B54 R4.F53.B40 R4.F53.B26 R4.F53.B12 R4.F53.B247 R4.F53.B233 R4.F53.B219 R4.F53.B205 R4.F53.B177 R4.F53.B163 R4.F53.B149 R4.F53.B135 R4.F53.B117 R4.F53.B103 R4.F53.B89 R4.F53.B75 R4.F53.B47 R4.F53.B33 R4.F53.B19 R4.F53.B5 R4.F52.B254 R4.F52.B240 R4.F52.B226 R4.F52.B212 R4.F52.B184 R4.F52.B170 R4.F52.B156 R4.F52.B142 R4.F52.B124 R4.F52.B110 R4.F52.B96 R4.F52.B82 R4.F52.B54 R4.F52.B40 R4.F52.B26 R4.F52.B12 R4.F52.B247 R4.F52.B233 R4.F52.B219 R4.F52.B205 R4.F52.B177 R4.F52.B163 R4.F52.B149 R4.F52.B135 R4.F52.B117 R4.F52.B103 R4.F52.B89 R4.F52.B75 R4.F52.B47 R4.F52.B33 R4.F52.B19 R4.F52.B5 R4.F55.B255 R4.F55.B241 R4.F55.B227 R4.F55.B213 R4.F55.B185 R4.F55.B171 R4.F55.B157 R4.F55.B143 R4.F55.B125 R4.F55.B111 R4.F55.B97 R4.F55.B83 R4.F55.B55 R4.F55.B41 R4.F55.B27 R4.F55.B13 R4.F55.B248 R4.F55.B234 R4.F55.B220 R4.F55.B206 R4.F55.B178 R4.F55.B164 R4.F55.B150 R4.F55.B136 R4.F55.B118 R4.F55.B104 R4.F55.B90 R4.F55.B76 R4.F55.B48 R4.F55.B34 R4.F55.B20 R4.F55.B6 R4.F54.B255 R4.F54.B241 R4.F54.B227 R4.F54.B213 R4.F54.B185 R4.F54.B171 R4.F54.B157 R4.F54.B143 R4.F54.B125 R4.F54.B111 R4.F54.B97 R4.F54.B83 R4.F54.B55 R4.F54.B41 R4.F54.B27 R4.F54.B13 R4.F54.B248 R4.F54.B234 R4.F54.B220 R4.F54.B206 R4.F54.B178 R4.F54.B164 R4.F54.B150 R4.F54.B136 R4.F54.B118 R4.F54.B104 R4.F54.B90 R4.F54.B76 R4.F54.B48 R4.F54.B34 R4.F54.B20 R4.F54.B6 R4.F53.B255 R4.F53.B241 R4.F53.B227 R4.F53.B213 R4.F53.B185 R4.F53.B171 R4.F53.B157 R4.F53.B143 R4.F53.B125 R4.F53.B111 R4.F53.B97 R4.F53.B83 R4.F53.B55 R4.F53.B41 R4.F53.B27 R4.F53.B13 R4.F53.B248 R4.F53.B234 R4.F53.B220 R4.F53.B206 R4.F53.B178 R4.F53.B164 R4.F53.B150 R4.F53.B136 R4.F53.B118 R4.F53.B104 R4.F53.B90 R4.F53.B76 R4.F53.B48 R4.F53.B34 R4.F53.B20 R4.F53.B6 R4.F52.B255 R4.F52.B241 R4.F52.B227 R4.F52.B213 R4.F52.B185 R4.F52.B171 R4.F52.B157 R4.F52.B143 R4.F52.B125 R4.F52.B111 R4.F52.B97 R4.F52.B83 R4.F52.B55 R4.F52.B41 R4.F52.B27 R4.F52.B13 R4.F52.B248 R4.F52.B234 R4.F52.B220 R4.F52.B206 R4.F52.B178 R4.F52.B164 R4.F52.B150 R4.F52.B136 R4.F52.B118 R4.F52.B104 R4.F52.B90 R4.F52.B76 R4.F52.B48 R4.F52.B34 R4.F52.B20 R4.F52.B6 R4.F51.B249 R4.F51.B235 R4.F51.B221 R4.F51.B207 R4.F51.B179 R4.F51.B165 R4.F51.B151 R4.F51.B137 R4.F51.B119 R4.F51.B105 R4.F51.B91 R4.F51.B77 R4.F51.B49 R4.F51.B35 R4.F51.B21 R4.F51.B7 R4.F51.B242 R4.F51.B228 R4.F51.B214 R4.F51.B200 R4.F51.B172 R4.F51.B158 R4.F51.B144 R4.F51.B130 R4.F51.B112 R4.F51.B98 R4.F51.B84 R4.F51.B70 R4.F51.B42 R4.F51.B28 R4.F51.B14 R4.F51.B0 R4.F50.B249 R4.F50.B235 R4.F50.B221 R4.F50.B207 R4.F50.B179 R4.F50.B165 R4.F50.B151 R4.F50.B137 R4.F50.B119 R4.F50.B105 R4.F50.B91 R4.F50.B77 R4.F50.B49 R4.F50.B35 R4.F50.B21 R4.F50.B7 R4.F50.B242 R4.F50.B228 R4.F50.B214 R4.F50.B200 R4.F50.B172 R4.F50.B158 R4.F50.B144 R4.F50.B130 R4.F50.B112 R4.F50.B98 R4.F50.B84 R4.F50.B70 R4.F50.B42 R4.F50.B28 R4.F50.B14 R4.F50.B0 R4.F49.B249 R4.F49.B235 R4.F49.B221 R4.F49.B207 R4.F49.B179 R4.F49.B165 R4.F49.B151 R4.F49.B137 R4.F49.B119 R4.F49.B105 R4.F49.B91 R4.F49.B77 R4.F49.B49 R4.F49.B35 R4.F49.B21 R4.F49.B7 R4.F49.B242 R4.F49.B228 R4.F49.B214 R4.F49.B200 R4.F49.B172 R4.F49.B158 R4.F49.B144 R4.F49.B130 R4.F49.B112 R4.F49.B98 R4.F49.B84 R4.F49.B70 R4.F49.B42 R4.F49.B28 R4.F49.B14 R4.F49.B0 R4.F48.B249 R4.F48.B235 R4.F48.B221 R4.F48.B207 R4.F48.B179 R4.F48.B165 R4.F48.B151 R4.F48.B137 R4.F48.B119 R4.F48.B105 R4.F48.B91 R4.F48.B77 R4.F48.B49 R4.F48.B35 R4.F48.B21 R4.F48.B7 R4.F48.B242 R4.F48.B228 R4.F48.B214 R4.F48.B200 R4.F48.B172 R4.F48.B158 R4.F48.B144 R4.F48.B130 R4.F48.B112 R4.F48.B98 R4.F48.B84 R4.F48.B70 R4.F48.B42 R4.F48.B28 R4.F48.B14 R4.F48.B0 R4.F51.B250 R4.F51.B236 R4.F51.B222 R4.F51.B208 R4.F51.B180 R4.F51.B166 R4.F51.B152 R4.F51.B138 R4.F51.B120 R4.F51.B106 R4.F51.B92 R4.F51.B78 R4.F51.B50 R4.F51.B36 R4.F51.B22 R4.F51.B8 R4.F51.B243 R4.F51.B229 R4.F51.B215 R4.F51.B201 R4.F51.B173 R4.F51.B159 R4.F51.B145 R4.F51.B131 R4.F51.B113 R4.F51.B99 R4.F51.B85 R4.F51.B71 R4.F51.B43 R4.F51.B29 R4.F51.B15 R4.F51.B1 R4.F50.B250 R4.F50.B236 R4.F50.B222 R4.F50.B208 R4.F50.B180 R4.F50.B166 R4.F50.B152 R4.F50.B138 R4.F50.B120 R4.F50.B106 R4.F50.B92 R4.F50.B78 R4.F50.B50 R4.F50.B36 R4.F50.B22 R4.F50.B8 R4.F50.B243 R4.F50.B229 R4.F50.B215 R4.F50.B201 R4.F50.B173 R4.F50.B159 R4.F50.B145 R4.F50.B131 R4.F50.B113 R4.F50.B99 R4.F50.B85 R4.F50.B71 R4.F50.B43 R4.F50.B29 R4.F50.B15 R4.F50.B1 R4.F49.B250 R4.F49.B236 R4.F49.B222 R4.F49.B208 R4.F49.B180 R4.F49.B166 R4.F49.B152 R4.F49.B138 R4.F49.B120 R4.F49.B106 R4.F49.B92 R4.F49.B78 R4.F49.B50 R4.F49.B36 R4.F49.B22 R4.F49.B8 R4.F49.B243 R4.F49.B229 R4.F49.B215 R4.F49.B201 R4.F49.B173 R4.F49.B159 R4.F49.B145 R4.F49.B131 R4.F49.B113 R4.F49.B99 R4.F49.B85 R4.F49.B71 R4.F49.B43 R4.F49.B29 R4.F49.B15 R4.F49.B1 R4.F48.B250 R4.F48.B236 R4.F48.B222 R4.F48.B208 R4.F48.B180 R4.F48.B166 R4.F48.B152 R4.F48.B138 R4.F48.B120 R4.F48.B106 R4.F48.B92 R4.F48.B78 R4.F48.B50 R4.F48.B36 R4.F48.B22 R4.F48.B8 R4.F48.B243 R4.F48.B229 R4.F48.B215 R4.F48.B201 R4.F48.B173 R4.F48.B159 R4.F48.B145 R4.F48.B131 R4.F48.B113 R4.F48.B99 R4.F48.B85 R4.F48.B71 R4.F48.B43 R4.F48.B29 R4.F48.B15 R4.F48.B1 R4.F51.B251 R4.F51.B237 R4.F51.B223 R4.F51.B209 R4.F51.B181 R4.F51.B167 R4.F51.B153 R4.F51.B139 R4.F51.B121 R4.F51.B107 R4.F51.B93 R4.F51.B79 R4.F51.B51 R4.F51.B37 R4.F51.B23 R4.F51.B9 R4.F51.B244 R4.F51.B230 R4.F51.B216 R4.F51.B202 R4.F51.B174 R4.F51.B160 R4.F51.B146 R4.F51.B132 R4.F51.B114 R4.F51.B100 R4.F51.B86 R4.F51.B72 R4.F51.B44 R4.F51.B30 R4.F51.B16 R4.F51.B2 R4.F50.B251 R4.F50.B237 R4.F50.B223 R4.F50.B209 R4.F50.B181 R4.F50.B167 R4.F50.B153 R4.F50.B139 R4.F50.B121 R4.F50.B107 R4.F50.B93 R4.F50.B79 R4.F50.B51 R4.F50.B37 R4.F50.B23 R4.F50.B9 R4.F50.B244 R4.F50.B230 R4.F50.B216 R4.F50.B202 R4.F50.B174 R4.F50.B160 R4.F50.B146 R4.F50.B132 R4.F50.B114 R4.F50.B100 R4.F50.B86 R4.F50.B72 R4.F50.B44 R4.F50.B30 R4.F50.B16 R4.F50.B2 R4.F49.B251 R4.F49.B237 R4.F49.B223 R4.F49.B209 R4.F49.B181 R4.F49.B167 R4.F49.B153 R4.F49.B139 R4.F49.B121 R4.F49.B107 R4.F49.B93 R4.F49.B79 R4.F49.B51 R4.F49.B37 R4.F49.B23 R4.F49.B9 R4.F49.B244 R4.F49.B230 R4.F49.B216 R4.F49.B202 R4.F49.B174 R4.F49.B160 R4.F49.B146 R4.F49.B132 R4.F49.B114 R4.F49.B100 R4.F49.B86 R4.F49.B72 R4.F49.B44 R4.F49.B30 R4.F49.B16 R4.F49.B2 R4.F48.B251 R4.F48.B237 R4.F48.B223 R4.F48.B209 R4.F48.B181 R4.F48.B167 R4.F48.B153 R4.F48.B139 R4.F48.B121 R4.F48.B107 R4.F48.B93 R4.F48.B79 R4.F48.B51 R4.F48.B37 R4.F48.B23 R4.F48.B9 R4.F48.B244 R4.F48.B230 R4.F48.B216 R4.F48.B202 R4.F48.B174 R4.F48.B160 R4.F48.B146 R4.F48.B132 R4.F48.B114 R4.F48.B100 R4.F48.B86 R4.F48.B72 R4.F48.B44 R4.F48.B30 R4.F48.B16 R4.F48.B2 R4.F51.B252 R4.F51.B238 R4.F51.B224 R4.F51.B210 R4.F51.B182 R4.F51.B168 R4.F51.B154 R4.F51.B140 R4.F51.B122 R4.F51.B108 R4.F51.B94 R4.F51.B80 R4.F51.B52 R4.F51.B38 R4.F51.B24 R4.F51.B10 R4.F51.B245 R4.F51.B231 R4.F51.B217 R4.F51.B203 R4.F51.B175 R4.F51.B161 R4.F51.B147 R4.F51.B133 R4.F51.B115 R4.F51.B101 R4.F51.B87 R4.F51.B73 R4.F51.B45 R4.F51.B31 R4.F51.B17 R4.F51.B3 R4.F50.B252 R4.F50.B238 R4.F50.B224 R4.F50.B210 R4.F50.B182 R4.F50.B168 R4.F50.B154 R4.F50.B140 R4.F50.B122 R4.F50.B108 R4.F50.B94 R4.F50.B80 R4.F50.B52 R4.F50.B38 R4.F50.B24 R4.F50.B10 R4.F50.B245 R4.F50.B231 R4.F50.B217 R4.F50.B203 R4.F50.B175 R4.F50.B161 R4.F50.B147 R4.F50.B133 R4.F50.B115 R4.F50.B101 R4.F50.B87 R4.F50.B73 R4.F50.B45 R4.F50.B31 R4.F50.B17 R4.F50.B3 R4.F49.B252 R4.F49.B238 R4.F49.B224 R4.F49.B210 R4.F49.B182 R4.F49.B168 R4.F49.B154 R4.F49.B140 R4.F49.B122 R4.F49.B108 R4.F49.B94 R4.F49.B80 R4.F49.B52 R4.F49.B38 R4.F49.B24 R4.F49.B10 R4.F49.B245 R4.F49.B231 R4.F49.B217 R4.F49.B203 R4.F49.B175 R4.F49.B161 R4.F49.B147 R4.F49.B133 R4.F49.B115 R4.F49.B101 R4.F49.B87 R4.F49.B73 R4.F49.B45 R4.F49.B31 R4.F49.B17 R4.F49.B3 R4.F48.B252 R4.F48.B238 R4.F48.B224 R4.F48.B210 R4.F48.B182 R4.F48.B168 R4.F48.B154 R4.F48.B140 R4.F48.B122 R4.F48.B108 R4.F48.B94 R4.F48.B80 R4.F48.B52 R4.F48.B38 R4.F48.B24 R4.F48.B10 R4.F48.B245 R4.F48.B231 R4.F48.B217 R4.F48.B203 R4.F48.B175 R4.F48.B161 R4.F48.B147 R4.F48.B133 R4.F48.B115 R4.F48.B101 R4.F48.B87 R4.F48.B73 R4.F48.B45 R4.F48.B31 R4.F48.B17 R4.F48.B3 R4.F51.B253 R4.F51.B239 R4.F51.B225 R4.F51.B211 R4.F51.B183 R4.F51.B169 R4.F51.B155 R4.F51.B141 R4.F51.B123 R4.F51.B109 R4.F51.B95 R4.F51.B81 R4.F51.B53 R4.F51.B39 R4.F51.B25 R4.F51.B11 R4.F51.B246 R4.F51.B232 R4.F51.B218 R4.F51.B204 R4.F51.B176 R4.F51.B162 R4.F51.B148 R4.F51.B134 R4.F51.B116 R4.F51.B102 R4.F51.B88 R4.F51.B74 R4.F51.B46 R4.F51.B32 R4.F51.B18 R4.F51.B4 R4.F50.B253 R4.F50.B239 R4.F50.B225 R4.F50.B211 R4.F50.B183 R4.F50.B169 R4.F50.B155 R4.F50.B141 R4.F50.B123 R4.F50.B109 R4.F50.B95 R4.F50.B81 R4.F50.B53 R4.F50.B39 R4.F50.B25 R4.F50.B11 R4.F50.B246 R4.F50.B232 R4.F50.B218 R4.F50.B204 R4.F50.B176 R4.F50.B162 R4.F50.B148 R4.F50.B134 R4.F50.B116 R4.F50.B102 R4.F50.B88 R4.F50.B74 R4.F50.B46 R4.F50.B32 R4.F50.B18 R4.F50.B4 R4.F49.B253 R4.F49.B239 R4.F49.B225 R4.F49.B211 R4.F49.B183 R4.F49.B169 R4.F49.B155 R4.F49.B141 R4.F49.B123 R4.F49.B109 R4.F49.B95 R4.F49.B81 R4.F49.B53 R4.F49.B39 R4.F49.B25 R4.F49.B11 R4.F49.B246 R4.F49.B232 R4.F49.B218 R4.F49.B204 R4.F49.B176 R4.F49.B162 R4.F49.B148 R4.F49.B134 R4.F49.B116 R4.F49.B102 R4.F49.B88 R4.F49.B74 R4.F49.B46 R4.F49.B32 R4.F49.B18 R4.F49.B4 R4.F48.B253 R4.F48.B239 R4.F48.B225 R4.F48.B211 R4.F48.B183 R4.F48.B169 R4.F48.B155 R4.F48.B141 R4.F48.B123 R4.F48.B109 R4.F48.B95 R4.F48.B81 R4.F48.B53 R4.F48.B39 R4.F48.B25 R4.F48.B11 R4.F48.B246 R4.F48.B232 R4.F48.B218 R4.F48.B204 R4.F48.B176 R4.F48.B162 R4.F48.B148 R4.F48.B134 R4.F48.B116 R4.F48.B102 R4.F48.B88 R4.F48.B74 R4.F48.B46 R4.F48.B32 R4.F48.B18 R4.F48.B4 R4.F51.B254 R4.F51.B240 R4.F51.B226 R4.F51.B212 R4.F51.B184 R4.F51.B170 R4.F51.B156 R4.F51.B142 R4.F51.B124 R4.F51.B110 R4.F51.B96 R4.F51.B82 R4.F51.B54 R4.F51.B40 R4.F51.B26 R4.F51.B12 R4.F51.B247 R4.F51.B233 R4.F51.B219 R4.F51.B205 R4.F51.B177 R4.F51.B163 R4.F51.B149 R4.F51.B135 R4.F51.B117 R4.F51.B103 R4.F51.B89 R4.F51.B75 R4.F51.B47 R4.F51.B33 R4.F51.B19 R4.F51.B5 R4.F50.B254 R4.F50.B240 R4.F50.B226 R4.F50.B212 R4.F50.B184 R4.F50.B170 R4.F50.B156 R4.F50.B142 R4.F50.B124 R4.F50.B110 R4.F50.B96 R4.F50.B82 R4.F50.B54 R4.F50.B40 R4.F50.B26 R4.F50.B12 R4.F50.B247 R4.F50.B233 R4.F50.B219 R4.F50.B205 R4.F50.B177 R4.F50.B163 R4.F50.B149 R4.F50.B135 R4.F50.B117 R4.F50.B103 R4.F50.B89 R4.F50.B75 R4.F50.B47 R4.F50.B33 R4.F50.B19 R4.F50.B5 R4.F49.B254 R4.F49.B240 R4.F49.B226 R4.F49.B212 R4.F49.B184 R4.F49.B170 R4.F49.B156 R4.F49.B142 R4.F49.B124 R4.F49.B110 R4.F49.B96 R4.F49.B82 R4.F49.B54 R4.F49.B40 R4.F49.B26 R4.F49.B12 R4.F49.B247 R4.F49.B233 R4.F49.B219 R4.F49.B205 R4.F49.B177 R4.F49.B163 R4.F49.B149 R4.F49.B135 R4.F49.B117 R4.F49.B103 R4.F49.B89 R4.F49.B75 R4.F49.B47 R4.F49.B33 R4.F49.B19 R4.F49.B5 R4.F48.B254 R4.F48.B240 R4.F48.B226 R4.F48.B212 R4.F48.B184 R4.F48.B170 R4.F48.B156 R4.F48.B142 R4.F48.B124 R4.F48.B110 R4.F48.B96 R4.F48.B82 R4.F48.B54 R4.F48.B40 R4.F48.B26 R4.F48.B12 R4.F48.B247 R4.F48.B233 R4.F48.B219 R4.F48.B205 R4.F48.B177 R4.F48.B163 R4.F48.B149 R4.F48.B135 R4.F48.B117 R4.F48.B103 R4.F48.B89 R4.F48.B75 R4.F48.B47 R4.F48.B33 R4.F48.B19 R4.F48.B5 R4.F51.B255 R4.F51.B241 R4.F51.B227 R4.F51.B213 R4.F51.B185 R4.F51.B171 R4.F51.B157 R4.F51.B143 R4.F51.B125 R4.F51.B111 R4.F51.B97 R4.F51.B83 R4.F51.B55 R4.F51.B41 R4.F51.B27 R4.F51.B13 R4.F51.B248 R4.F51.B234 R4.F51.B220 R4.F51.B206 R4.F51.B178 R4.F51.B164 R4.F51.B150 R4.F51.B136 R4.F51.B118 R4.F51.B104 R4.F51.B90 R4.F51.B76 R4.F51.B48 R4.F51.B34 R4.F51.B20 R4.F51.B6 R4.F50.B255 R4.F50.B241 R4.F50.B227 R4.F50.B213 R4.F50.B185 R4.F50.B171 R4.F50.B157 R4.F50.B143 R4.F50.B125 R4.F50.B111 R4.F50.B97 R4.F50.B83 R4.F50.B55 R4.F50.B41 R4.F50.B27 R4.F50.B13 R4.F50.B248 R4.F50.B234 R4.F50.B220 R4.F50.B206 R4.F50.B178 R4.F50.B164 R4.F50.B150 R4.F50.B136 R4.F50.B118 R4.F50.B104 R4.F50.B90 R4.F50.B76 R4.F50.B48 R4.F50.B34 R4.F50.B20 R4.F50.B6 R4.F49.B255 R4.F49.B241 R4.F49.B227 R4.F49.B213 R4.F49.B185 R4.F49.B171 R4.F49.B157 R4.F49.B143 R4.F49.B125 R4.F49.B111 R4.F49.B97 R4.F49.B83 R4.F49.B55 R4.F49.B41 R4.F49.B27 R4.F49.B13 R4.F49.B248 R4.F49.B234 R4.F49.B220 R4.F49.B206 R4.F49.B178 R4.F49.B164 R4.F49.B150 R4.F49.B136 R4.F49.B118 R4.F49.B104 R4.F49.B90 R4.F49.B76 R4.F49.B48 R4.F49.B34 R4.F49.B20 R4.F49.B6 R4.F48.B255 R4.F48.B241 R4.F48.B227 R4.F48.B213 R4.F48.B185 R4.F48.B171 R4.F48.B157 R4.F48.B143 R4.F48.B125 R4.F48.B111 R4.F48.B97 R4.F48.B83 R4.F48.B55 R4.F48.B41 R4.F48.B27 R4.F48.B13 R4.F48.B248 R4.F48.B234 R4.F48.B220 R4.F48.B206 R4.F48.B178 R4.F48.B164 R4.F48.B150 R4.F48.B136 R4.F48.B118 R4.F48.B104 R4.F48.B90 R4.F48.B76 R4.F48.B48 R4.F48.B34 R4.F48.B20 R4.F48.B6 R4.F47.B249 R4.F47.B235 R4.F47.B221 R4.F47.B207 R4.F47.B179 R4.F47.B165 R4.F47.B151 R4.F47.B137 R4.F47.B119 R4.F47.B105 R4.F47.B91 R4.F47.B77 R4.F47.B49 R4.F47.B35 R4.F47.B21 R4.F47.B7 R4.F47.B242 R4.F47.B228 R4.F47.B214 R4.F47.B200 R4.F47.B172 R4.F47.B158 R4.F47.B144 R4.F47.B130 R4.F47.B112 R4.F47.B98 R4.F47.B84 R4.F47.B70 R4.F47.B42 R4.F47.B28 R4.F47.B14 R4.F47.B0 R4.F46.B249 R4.F46.B235 R4.F46.B221 R4.F46.B207 R4.F46.B179 R4.F46.B165 R4.F46.B151 R4.F46.B137 R4.F46.B119 R4.F46.B105 R4.F46.B91 R4.F46.B77 R4.F46.B49 R4.F46.B35 R4.F46.B21 R4.F46.B7 R4.F46.B242 R4.F46.B228 R4.F46.B214 R4.F46.B200 R4.F46.B172 R4.F46.B158 R4.F46.B144 R4.F46.B130 R4.F46.B112 R4.F46.B98 R4.F46.B84 R4.F46.B70 R4.F46.B42 R4.F46.B28 R4.F46.B14 R4.F46.B0 R4.F45.B249 R4.F45.B235 R4.F45.B221 R4.F45.B207 R4.F45.B179 R4.F45.B165 R4.F45.B151 R4.F45.B137 R4.F45.B119 R4.F45.B105 R4.F45.B91 R4.F45.B77 R4.F45.B49 R4.F45.B35 R4.F45.B21 R4.F45.B7 R4.F45.B242 R4.F45.B228 R4.F45.B214 R4.F45.B200 R4.F45.B172 R4.F45.B158 R4.F45.B144 R4.F45.B130 R4.F45.B112 R4.F45.B98 R4.F45.B84 R4.F45.B70 R4.F45.B42 R4.F45.B28 R4.F45.B14 R4.F45.B0 R4.F44.B249 R4.F44.B235 R4.F44.B221 R4.F44.B207 R4.F44.B179 R4.F44.B165 R4.F44.B151 R4.F44.B137 R4.F44.B119 R4.F44.B105 R4.F44.B91 R4.F44.B77 R4.F44.B49 R4.F44.B35 R4.F44.B21 R4.F44.B7 R4.F44.B242 R4.F44.B228 R4.F44.B214 R4.F44.B200 R4.F44.B172 R4.F44.B158 R4.F44.B144 R4.F44.B130 R4.F44.B112 R4.F44.B98 R4.F44.B84 R4.F44.B70 R4.F44.B42 R4.F44.B28 R4.F44.B14 R4.F44.B0 R4.F47.B250 R4.F47.B236 R4.F47.B222 R4.F47.B208 R4.F47.B180 R4.F47.B166 R4.F47.B152 R4.F47.B138 R4.F47.B120 R4.F47.B106 R4.F47.B92 R4.F47.B78 R4.F47.B50 R4.F47.B36 R4.F47.B22 R4.F47.B8 R4.F47.B243 R4.F47.B229 R4.F47.B215 R4.F47.B201 R4.F47.B173 R4.F47.B159 R4.F47.B145 R4.F47.B131 R4.F47.B113 R4.F47.B99 R4.F47.B85 R4.F47.B71 R4.F47.B43 R4.F47.B29 R4.F47.B15 R4.F47.B1 R4.F46.B250 R4.F46.B236 R4.F46.B222 R4.F46.B208 R4.F46.B180 R4.F46.B166 R4.F46.B152 R4.F46.B138 R4.F46.B120 R4.F46.B106 R4.F46.B92 R4.F46.B78 R4.F46.B50 R4.F46.B36 R4.F46.B22 R4.F46.B8 R4.F46.B243 R4.F46.B229 R4.F46.B215 R4.F46.B201 R4.F46.B173 R4.F46.B159 R4.F46.B145 R4.F46.B131 R4.F46.B113 R4.F46.B99 R4.F46.B85 R4.F46.B71 R4.F46.B43 R4.F46.B29 R4.F46.B15 R4.F46.B1 R4.F45.B250 R4.F45.B236 R4.F45.B222 R4.F45.B208 R4.F45.B180 R4.F45.B166 R4.F45.B152 R4.F45.B138 R4.F45.B120 R4.F45.B106 R4.F45.B92 R4.F45.B78 R4.F45.B50 R4.F45.B36 R4.F45.B22 R4.F45.B8 R4.F45.B243 R4.F45.B229 R4.F45.B215 R4.F45.B201 R4.F45.B173 R4.F45.B159 R4.F45.B145 R4.F45.B131 R4.F45.B113 R4.F45.B99 R4.F45.B85 R4.F45.B71 R4.F45.B43 R4.F45.B29 R4.F45.B15 R4.F45.B1 R4.F44.B250 R4.F44.B236 R4.F44.B222 R4.F44.B208 R4.F44.B180 R4.F44.B166 R4.F44.B152 R4.F44.B138 R4.F44.B120 R4.F44.B106 R4.F44.B92 R4.F44.B78 R4.F44.B50 R4.F44.B36 R4.F44.B22 R4.F44.B8 R4.F44.B243 R4.F44.B229 R4.F44.B215 R4.F44.B201 R4.F44.B173 R4.F44.B159 R4.F44.B145 R4.F44.B131 R4.F44.B113 R4.F44.B99 R4.F44.B85 R4.F44.B71 R4.F44.B43 R4.F44.B29 R4.F44.B15 R4.F44.B1 R4.F47.B251 R4.F47.B237 R4.F47.B223 R4.F47.B209 R4.F47.B181 R4.F47.B167 R4.F47.B153 R4.F47.B139 R4.F47.B121 R4.F47.B107 R4.F47.B93 R4.F47.B79 R4.F47.B51 R4.F47.B37 R4.F47.B23 R4.F47.B9 R4.F47.B244 R4.F47.B230 R4.F47.B216 R4.F47.B202 R4.F47.B174 R4.F47.B160 R4.F47.B146 R4.F47.B132 R4.F47.B114 R4.F47.B100 R4.F47.B86 R4.F47.B72 R4.F47.B44 R4.F47.B30 R4.F47.B16 R4.F47.B2 R4.F46.B251 R4.F46.B237 R4.F46.B223 R4.F46.B209 R4.F46.B181 R4.F46.B167 R4.F46.B153 R4.F46.B139 R4.F46.B121 R4.F46.B107 R4.F46.B93 R4.F46.B79 R4.F46.B51 R4.F46.B37 R4.F46.B23 R4.F46.B9 R4.F46.B244 R4.F46.B230 R4.F46.B216 R4.F46.B202 R4.F46.B174 R4.F46.B160 R4.F46.B146 R4.F46.B132 R4.F46.B114 R4.F46.B100 R4.F46.B86 R4.F46.B72 R4.F46.B44 R4.F46.B30 R4.F46.B16 R4.F46.B2 R4.F45.B251 R4.F45.B237 R4.F45.B223 R4.F45.B209 R4.F45.B181 R4.F45.B167 R4.F45.B153 R4.F45.B139 R4.F45.B121 R4.F45.B107 R4.F45.B93 R4.F45.B79 R4.F45.B51 R4.F45.B37 R4.F45.B23 R4.F45.B9 R4.F45.B244 R4.F45.B230 R4.F45.B216 R4.F45.B202 R4.F45.B174 R4.F45.B160 R4.F45.B146 R4.F45.B132 R4.F45.B114 R4.F45.B100 R4.F45.B86 R4.F45.B72 R4.F45.B44 R4.F45.B30 R4.F45.B16 R4.F45.B2 R4.F44.B251 R4.F44.B237 R4.F44.B223 R4.F44.B209 R4.F44.B181 R4.F44.B167 R4.F44.B153 R4.F44.B139 R4.F44.B121 R4.F44.B107 R4.F44.B93 R4.F44.B79 R4.F44.B51 R4.F44.B37 R4.F44.B23 R4.F44.B9 R4.F44.B244 R4.F44.B230 R4.F44.B216 R4.F44.B202 R4.F44.B174 R4.F44.B160 R4.F44.B146 R4.F44.B132 R4.F44.B114 R4.F44.B100 R4.F44.B86 R4.F44.B72 R4.F44.B44 R4.F44.B30 R4.F44.B16 R4.F44.B2 R4.F47.B252 R4.F47.B238 R4.F47.B224 R4.F47.B210 R4.F47.B182 R4.F47.B168 R4.F47.B154 R4.F47.B140 R4.F47.B122 R4.F47.B108 R4.F47.B94 R4.F47.B80 R4.F47.B52 R4.F47.B38 R4.F47.B24 R4.F47.B10 R4.F47.B245 R4.F47.B231 R4.F47.B217 R4.F47.B203 R4.F47.B175 R4.F47.B161 R4.F47.B147 R4.F47.B133 R4.F47.B115 R4.F47.B101 R4.F47.B87 R4.F47.B73 R4.F47.B45 R4.F47.B31 R4.F47.B17 R4.F47.B3 R4.F46.B252 R4.F46.B238 R4.F46.B224 R4.F46.B210 R4.F46.B182 R4.F46.B168 R4.F46.B154 R4.F46.B140 R4.F46.B122 R4.F46.B108 R4.F46.B94 R4.F46.B80 R4.F46.B52 R4.F46.B38 R4.F46.B24 R4.F46.B10 R4.F46.B245 R4.F46.B231 R4.F46.B217 R4.F46.B203 R4.F46.B175 R4.F46.B161 R4.F46.B147 R4.F46.B133 R4.F46.B115 R4.F46.B101 R4.F46.B87 R4.F46.B73 R4.F46.B45 R4.F46.B31 R4.F46.B17 R4.F46.B3 R4.F45.B252 R4.F45.B238 R4.F45.B224 R4.F45.B210 R4.F45.B182 R4.F45.B168 R4.F45.B154 R4.F45.B140 R4.F45.B122 R4.F45.B108 R4.F45.B94 R4.F45.B80 R4.F45.B52 R4.F45.B38 R4.F45.B24 R4.F45.B10 R4.F45.B245 R4.F45.B231 R4.F45.B217 R4.F45.B203 R4.F45.B175 R4.F45.B161 R4.F45.B147 R4.F45.B133 R4.F45.B115 R4.F45.B101 R4.F45.B87 R4.F45.B73 R4.F45.B45 R4.F45.B31 R4.F45.B17 R4.F45.B3 R4.F44.B252 R4.F44.B238 R4.F44.B224 R4.F44.B210 R4.F44.B182 R4.F44.B168 R4.F44.B154 R4.F44.B140 R4.F44.B122 R4.F44.B108 R4.F44.B94 R4.F44.B80 R4.F44.B52 R4.F44.B38 R4.F44.B24 R4.F44.B10 R4.F44.B245 R4.F44.B231 R4.F44.B217 R4.F44.B203 R4.F44.B175 R4.F44.B161 R4.F44.B147 R4.F44.B133 R4.F44.B115 R4.F44.B101 R4.F44.B87 R4.F44.B73 R4.F44.B45 R4.F44.B31 R4.F44.B17 R4.F44.B3 R4.F47.B253 R4.F47.B239 R4.F47.B225 R4.F47.B211 R4.F47.B183 R4.F47.B169 R4.F47.B155 R4.F47.B141 R4.F47.B123 R4.F47.B109 R4.F47.B95 R4.F47.B81 R4.F47.B53 R4.F47.B39 R4.F47.B25 R4.F47.B11 R4.F47.B246 R4.F47.B232 R4.F47.B218 R4.F47.B204 R4.F47.B176 R4.F47.B162 R4.F47.B148 R4.F47.B134 R4.F47.B116 R4.F47.B102 R4.F47.B88 R4.F47.B74 R4.F47.B46 R4.F47.B32 R4.F47.B18 R4.F47.B4 R4.F46.B253 R4.F46.B239 R4.F46.B225 R4.F46.B211 R4.F46.B183 R4.F46.B169 R4.F46.B155 R4.F46.B141 R4.F46.B123 R4.F46.B109 R4.F46.B95 R4.F46.B81 R4.F46.B53 R4.F46.B39 R4.F46.B25 R4.F46.B11 R4.F46.B246 R4.F46.B232 R4.F46.B218 R4.F46.B204 R4.F46.B176 R4.F46.B162 R4.F46.B148 R4.F46.B134 R4.F46.B116 R4.F46.B102 R4.F46.B88 R4.F46.B74 R4.F46.B46 R4.F46.B32 R4.F46.B18 R4.F46.B4 R4.F45.B253 R4.F45.B239 R4.F45.B225 R4.F45.B211 R4.F45.B183 R4.F45.B169 R4.F45.B155 R4.F45.B141 R4.F45.B123 R4.F45.B109 R4.F45.B95 R4.F45.B81 R4.F45.B53 R4.F45.B39 R4.F45.B25 R4.F45.B11 R4.F45.B246 R4.F45.B232 R4.F45.B218 R4.F45.B204 R4.F45.B176 R4.F45.B162 R4.F45.B148 R4.F45.B134 R4.F45.B116 R4.F45.B102 R4.F45.B88 R4.F45.B74 R4.F45.B46 R4.F45.B32 R4.F45.B18 R4.F45.B4 R4.F44.B253 R4.F44.B239 R4.F44.B225 R4.F44.B211 R4.F44.B183 R4.F44.B169 R4.F44.B155 R4.F44.B141 R4.F44.B123 R4.F44.B109 R4.F44.B95 R4.F44.B81 R4.F44.B53 R4.F44.B39 R4.F44.B25 R4.F44.B11 R4.F44.B246 R4.F44.B232 R4.F44.B218 R4.F44.B204 R4.F44.B176 R4.F44.B162 R4.F44.B148 R4.F44.B134 R4.F44.B116 R4.F44.B102 R4.F44.B88 R4.F44.B74 R4.F44.B46 R4.F44.B32 R4.F44.B18 R4.F44.B4 R4.F47.B254 R4.F47.B240 R4.F47.B226 R4.F47.B212 R4.F47.B184 R4.F47.B170 R4.F47.B156 R4.F47.B142 R4.F47.B124 R4.F47.B110 R4.F47.B96 R4.F47.B82 R4.F47.B54 R4.F47.B40 R4.F47.B26 R4.F47.B12 R4.F47.B247 R4.F47.B233 R4.F47.B219 R4.F47.B205 R4.F47.B177 R4.F47.B163 R4.F47.B149 R4.F47.B135 R4.F47.B117 R4.F47.B103 R4.F47.B89 R4.F47.B75 R4.F47.B47 R4.F47.B33 R4.F47.B19 R4.F47.B5 R4.F46.B254 R4.F46.B240 R4.F46.B226 R4.F46.B212 R4.F46.B184 R4.F46.B170 R4.F46.B156 R4.F46.B142 R4.F46.B124 R4.F46.B110 R4.F46.B96 R4.F46.B82 R4.F46.B54 R4.F46.B40 R4.F46.B26 R4.F46.B12 R4.F46.B247 R4.F46.B233 R4.F46.B219 R4.F46.B205 R4.F46.B177 R4.F46.B163 R4.F46.B149 R4.F46.B135 R4.F46.B117 R4.F46.B103 R4.F46.B89 R4.F46.B75 R4.F46.B47 R4.F46.B33 R4.F46.B19 R4.F46.B5 R4.F45.B254 R4.F45.B240 R4.F45.B226 R4.F45.B212 R4.F45.B184 R4.F45.B170 R4.F45.B156 R4.F45.B142 R4.F45.B124 R4.F45.B110 R4.F45.B96 R4.F45.B82 R4.F45.B54 R4.F45.B40 R4.F45.B26 R4.F45.B12 R4.F45.B247 R4.F45.B233 R4.F45.B219 R4.F45.B205 R4.F45.B177 R4.F45.B163 R4.F45.B149 R4.F45.B135 R4.F45.B117 R4.F45.B103 R4.F45.B89 R4.F45.B75 R4.F45.B47 R4.F45.B33 R4.F45.B19 R4.F45.B5 R4.F44.B254 R4.F44.B240 R4.F44.B226 R4.F44.B212 R4.F44.B184 R4.F44.B170 R4.F44.B156 R4.F44.B142 R4.F44.B124 R4.F44.B110 R4.F44.B96 R4.F44.B82 R4.F44.B54 R4.F44.B40 R4.F44.B26 R4.F44.B12 R4.F44.B247 R4.F44.B233 R4.F44.B219 R4.F44.B205 R4.F44.B177 R4.F44.B163 R4.F44.B149 R4.F44.B135 R4.F44.B117 R4.F44.B103 R4.F44.B89 R4.F44.B75 R4.F44.B47 R4.F44.B33 R4.F44.B19 R4.F44.B5 R4.F47.B255 R4.F47.B241 R4.F47.B227 R4.F47.B213 R4.F47.B185 R4.F47.B171 R4.F47.B157 R4.F47.B143 R4.F47.B125 R4.F47.B111 R4.F47.B97 R4.F47.B83 R4.F47.B55 R4.F47.B41 R4.F47.B27 R4.F47.B13 R4.F47.B248 R4.F47.B234 R4.F47.B220 R4.F47.B206 R4.F47.B178 R4.F47.B164 R4.F47.B150 R4.F47.B136 R4.F47.B118 R4.F47.B104 R4.F47.B90 R4.F47.B76 R4.F47.B48 R4.F47.B34 R4.F47.B20 R4.F47.B6 R4.F46.B255 R4.F46.B241 R4.F46.B227 R4.F46.B213 R4.F46.B185 R4.F46.B171 R4.F46.B157 R4.F46.B143 R4.F46.B125 R4.F46.B111 R4.F46.B97 R4.F46.B83 R4.F46.B55 R4.F46.B41 R4.F46.B27 R4.F46.B13 R4.F46.B248 R4.F46.B234 R4.F46.B220 R4.F46.B206 R4.F46.B178 R4.F46.B164 R4.F46.B150 R4.F46.B136 R4.F46.B118 R4.F46.B104 R4.F46.B90 R4.F46.B76 R4.F46.B48 R4.F46.B34 R4.F46.B20 R4.F46.B6 R4.F45.B255 R4.F45.B241 R4.F45.B227 R4.F45.B213 R4.F45.B185 R4.F45.B171 R4.F45.B157 R4.F45.B143 R4.F45.B125 R4.F45.B111 R4.F45.B97 R4.F45.B83 R4.F45.B55 R4.F45.B41 R4.F45.B27 R4.F45.B13 R4.F45.B248 R4.F45.B234 R4.F45.B220 R4.F45.B206 R4.F45.B178 R4.F45.B164 R4.F45.B150 R4.F45.B136 R4.F45.B118 R4.F45.B104 R4.F45.B90 R4.F45.B76 R4.F45.B48 R4.F45.B34 R4.F45.B20 R4.F45.B6 R4.F44.B255 R4.F44.B241 R4.F44.B227 R4.F44.B213 R4.F44.B185 R4.F44.B171 R4.F44.B157 R4.F44.B143 R4.F44.B125 R4.F44.B111 R4.F44.B97 R4.F44.B83 R4.F44.B55 R4.F44.B41 R4.F44.B27 R4.F44.B13 R4.F44.B248 R4.F44.B234 R4.F44.B220 R4.F44.B206 R4.F44.B178 R4.F44.B164 R4.F44.B150 R4.F44.B136 R4.F44.B118 R4.F44.B104 R4.F44.B90 R4.F44.B76 R4.F44.B48 R4.F44.B34 R4.F44.B20 R4.F44.B6 R4.F43.B249 R4.F43.B235 R4.F43.B221 R4.F43.B207 R4.F43.B179 R4.F43.B165 R4.F43.B151 R4.F43.B137 R4.F43.B119 R4.F43.B105 R4.F43.B91 R4.F43.B77 R4.F43.B49 R4.F43.B35 R4.F43.B21 R4.F43.B7 R4.F43.B242 R4.F43.B228 R4.F43.B214 R4.F43.B200 R4.F43.B172 R4.F43.B158 R4.F43.B144 R4.F43.B130 R4.F43.B112 R4.F43.B98 R4.F43.B84 R4.F43.B70 R4.F43.B42 R4.F43.B28 R4.F43.B14 R4.F43.B0 R4.F42.B249 R4.F42.B235 R4.F42.B221 R4.F42.B207 R4.F42.B179 R4.F42.B165 R4.F42.B151 R4.F42.B137 R4.F42.B119 R4.F42.B105 R4.F42.B91 R4.F42.B77 R4.F42.B49 R4.F42.B35 R4.F42.B21 R4.F42.B7 R4.F42.B242 R4.F42.B228 R4.F42.B214 R4.F42.B200 R4.F42.B172 R4.F42.B158 R4.F42.B144 R4.F42.B130 R4.F42.B112 R4.F42.B98 R4.F42.B84 R4.F42.B70 R4.F42.B42 R4.F42.B28 R4.F42.B14 R4.F42.B0 R4.F41.B249 R4.F41.B235 R4.F41.B221 R4.F41.B207 R4.F41.B179 R4.F41.B165 R4.F41.B151 R4.F41.B137 R4.F41.B119 R4.F41.B105 R4.F41.B91 R4.F41.B77 R4.F41.B49 R4.F41.B35 R4.F41.B21 R4.F41.B7 R4.F41.B242 R4.F41.B228 R4.F41.B214 R4.F41.B200 R4.F41.B172 R4.F41.B158 R4.F41.B144 R4.F41.B130 R4.F41.B112 R4.F41.B98 R4.F41.B84 R4.F41.B70 R4.F41.B42 R4.F41.B28 R4.F41.B14 R4.F41.B0 R4.F40.B249 R4.F40.B235 R4.F40.B221 R4.F40.B207 R4.F40.B179 R4.F40.B165 R4.F40.B151 R4.F40.B137 R4.F40.B119 R4.F40.B105 R4.F40.B91 R4.F40.B77 R4.F40.B49 R4.F40.B35 R4.F40.B21 R4.F40.B7 R4.F40.B242 R4.F40.B228 R4.F40.B214 R4.F40.B200 R4.F40.B172 R4.F40.B158 R4.F40.B144 R4.F40.B130 R4.F40.B112 R4.F40.B98 R4.F40.B84 R4.F40.B70 R4.F40.B42 R4.F40.B28 R4.F40.B14 R4.F40.B0 R4.F43.B250 R4.F43.B236 R4.F43.B222 R4.F43.B208 R4.F43.B180 R4.F43.B166 R4.F43.B152 R4.F43.B138 R4.F43.B120 R4.F43.B106 R4.F43.B92 R4.F43.B78 R4.F43.B50 R4.F43.B36 R4.F43.B22 R4.F43.B8 R4.F43.B243 R4.F43.B229 R4.F43.B215 R4.F43.B201 R4.F43.B173 R4.F43.B159 R4.F43.B145 R4.F43.B131 R4.F43.B113 R4.F43.B99 R4.F43.B85 R4.F43.B71 R4.F43.B43 R4.F43.B29 R4.F43.B15 R4.F43.B1 R4.F42.B250 R4.F42.B236 R4.F42.B222 R4.F42.B208 R4.F42.B180 R4.F42.B166 R4.F42.B152 R4.F42.B138 R4.F42.B120 R4.F42.B106 R4.F42.B92 R4.F42.B78 R4.F42.B50 R4.F42.B36 R4.F42.B22 R4.F42.B8 R4.F42.B243 R4.F42.B229 R4.F42.B215 R4.F42.B201 R4.F42.B173 R4.F42.B159 R4.F42.B145 R4.F42.B131 R4.F42.B113 R4.F42.B99 R4.F42.B85 R4.F42.B71 R4.F42.B43 R4.F42.B29 R4.F42.B15 R4.F42.B1 R4.F41.B250 R4.F41.B236 R4.F41.B222 R4.F41.B208 R4.F41.B180 R4.F41.B166 R4.F41.B152 R4.F41.B138 R4.F41.B120 R4.F41.B106 R4.F41.B92 R4.F41.B78 R4.F41.B50 R4.F41.B36 R4.F41.B22 R4.F41.B8 R4.F41.B243 R4.F41.B229 R4.F41.B215 R4.F41.B201 R4.F41.B173 R4.F41.B159 R4.F41.B145 R4.F41.B131 R4.F41.B113 R4.F41.B99 R4.F41.B85 R4.F41.B71 R4.F41.B43 R4.F41.B29 R4.F41.B15 R4.F41.B1 R4.F40.B250 R4.F40.B236 R4.F40.B222 R4.F40.B208 R4.F40.B180 R4.F40.B166 R4.F40.B152 R4.F40.B138 R4.F40.B120 R4.F40.B106 R4.F40.B92 R4.F40.B78 R4.F40.B50 R4.F40.B36 R4.F40.B22 R4.F40.B8 R4.F40.B243 R4.F40.B229 R4.F40.B215 R4.F40.B201 R4.F40.B173 R4.F40.B159 R4.F40.B145 R4.F40.B131 R4.F40.B113 R4.F40.B99 R4.F40.B85 R4.F40.B71 R4.F40.B43 R4.F40.B29 R4.F40.B15 R4.F40.B1 R4.F43.B251 R4.F43.B237 R4.F43.B223 R4.F43.B209 R4.F43.B181 R4.F43.B167 R4.F43.B153 R4.F43.B139 R4.F43.B121 R4.F43.B107 R4.F43.B93 R4.F43.B79 R4.F43.B51 R4.F43.B37 R4.F43.B23 R4.F43.B9 R4.F43.B244 R4.F43.B230 R4.F43.B216 R4.F43.B202 R4.F43.B174 R4.F43.B160 R4.F43.B146 R4.F43.B132 R4.F43.B114 R4.F43.B100 R4.F43.B86 R4.F43.B72 R4.F43.B44 R4.F43.B30 R4.F43.B16 R4.F43.B2 R4.F42.B251 R4.F42.B237 R4.F42.B223 R4.F42.B209 R4.F42.B181 R4.F42.B167 R4.F42.B153 R4.F42.B139 R4.F42.B121 R4.F42.B107 R4.F42.B93 R4.F42.B79 R4.F42.B51 R4.F42.B37 R4.F42.B23 R4.F42.B9 R4.F42.B244 R4.F42.B230 R4.F42.B216 R4.F42.B202 R4.F42.B174 R4.F42.B160 R4.F42.B146 R4.F42.B132 R4.F42.B114 R4.F42.B100 R4.F42.B86 R4.F42.B72 R4.F42.B44 R4.F42.B30 R4.F42.B16 R4.F42.B2 R4.F41.B251 R4.F41.B237 R4.F41.B223 R4.F41.B209 R4.F41.B181 R4.F41.B167 R4.F41.B153 R4.F41.B139 R4.F41.B121 R4.F41.B107 R4.F41.B93 R4.F41.B79 R4.F41.B51 R4.F41.B37 R4.F41.B23 R4.F41.B9 R4.F41.B244 R4.F41.B230 R4.F41.B216 R4.F41.B202 R4.F41.B174 R4.F41.B160 R4.F41.B146 R4.F41.B132 R4.F41.B114 R4.F41.B100 R4.F41.B86 R4.F41.B72 R4.F41.B44 R4.F41.B30 R4.F41.B16 R4.F41.B2 R4.F40.B251 R4.F40.B237 R4.F40.B223 R4.F40.B209 R4.F40.B181 R4.F40.B167 R4.F40.B153 R4.F40.B139 R4.F40.B121 R4.F40.B107 R4.F40.B93 R4.F40.B79 R4.F40.B51 R4.F40.B37 R4.F40.B23 R4.F40.B9 R4.F40.B244 R4.F40.B230 R4.F40.B216 R4.F40.B202 R4.F40.B174 R4.F40.B160 R4.F40.B146 R4.F40.B132 R4.F40.B114 R4.F40.B100 R4.F40.B86 R4.F40.B72 R4.F40.B44 R4.F40.B30 R4.F40.B16 R4.F40.B2 R4.F43.B252 R4.F43.B238 R4.F43.B224 R4.F43.B210 R4.F43.B182 R4.F43.B168 R4.F43.B154 R4.F43.B140 R4.F43.B122 R4.F43.B108 R4.F43.B94 R4.F43.B80 R4.F43.B52 R4.F43.B38 R4.F43.B24 R4.F43.B10 R4.F43.B245 R4.F43.B231 R4.F43.B217 R4.F43.B203 R4.F43.B175 R4.F43.B161 R4.F43.B147 R4.F43.B133 R4.F43.B115 R4.F43.B101 R4.F43.B87 R4.F43.B73 R4.F43.B45 R4.F43.B31 R4.F43.B17 R4.F43.B3 R4.F42.B252 R4.F42.B238 R4.F42.B224 R4.F42.B210 R4.F42.B182 R4.F42.B168 R4.F42.B154 R4.F42.B140 R4.F42.B122 R4.F42.B108 R4.F42.B94 R4.F42.B80 R4.F42.B52 R4.F42.B38 R4.F42.B24 R4.F42.B10 R4.F42.B245 R4.F42.B231 R4.F42.B217 R4.F42.B203 R4.F42.B175 R4.F42.B161 R4.F42.B147 R4.F42.B133 R4.F42.B115 R4.F42.B101 R4.F42.B87 R4.F42.B73 R4.F42.B45 R4.F42.B31 R4.F42.B17 R4.F42.B3 R4.F41.B252 R4.F41.B238 R4.F41.B224 R4.F41.B210 R4.F41.B182 R4.F41.B168 R4.F41.B154 R4.F41.B140 R4.F41.B122 R4.F41.B108 R4.F41.B94 R4.F41.B80 R4.F41.B52 R4.F41.B38 R4.F41.B24 R4.F41.B10 R4.F41.B245 R4.F41.B231 R4.F41.B217 R4.F41.B203 R4.F41.B175 R4.F41.B161 R4.F41.B147 R4.F41.B133 R4.F41.B115 R4.F41.B101 R4.F41.B87 R4.F41.B73 R4.F41.B45 R4.F41.B31 R4.F41.B17 R4.F41.B3 R4.F40.B252 R4.F40.B238 R4.F40.B224 R4.F40.B210 R4.F40.B182 R4.F40.B168 R4.F40.B154 R4.F40.B140 R4.F40.B122 R4.F40.B108 R4.F40.B94 R4.F40.B80 R4.F40.B52 R4.F40.B38 R4.F40.B24 R4.F40.B10 R4.F40.B245 R4.F40.B231 R4.F40.B217 R4.F40.B203 R4.F40.B175 R4.F40.B161 R4.F40.B147 R4.F40.B133 R4.F40.B115 R4.F40.B101 R4.F40.B87 R4.F40.B73 R4.F40.B45 R4.F40.B31 R4.F40.B17 R4.F40.B3 R4.F43.B253 R4.F43.B239 R4.F43.B225 R4.F43.B211 R4.F43.B183 R4.F43.B169 R4.F43.B155 R4.F43.B141 R4.F43.B123 R4.F43.B109 R4.F43.B95 R4.F43.B81 R4.F43.B53 R4.F43.B39 R4.F43.B25 R4.F43.B11 R4.F43.B246 R4.F43.B232 R4.F43.B218 R4.F43.B204 R4.F43.B176 R4.F43.B162 R4.F43.B148 R4.F43.B134 R4.F43.B116 R4.F43.B102 R4.F43.B88 R4.F43.B74 R4.F43.B46 R4.F43.B32 R4.F43.B18 R4.F43.B4 R4.F42.B253 R4.F42.B239 R4.F42.B225 R4.F42.B211 R4.F42.B183 R4.F42.B169 R4.F42.B155 R4.F42.B141 R4.F42.B123 R4.F42.B109 R4.F42.B95 R4.F42.B81 R4.F42.B53 R4.F42.B39 R4.F42.B25 R4.F42.B11 R4.F42.B246 R4.F42.B232 R4.F42.B218 R4.F42.B204 R4.F42.B176 R4.F42.B162 R4.F42.B148 R4.F42.B134 R4.F42.B116 R4.F42.B102 R4.F42.B88 R4.F42.B74 R4.F42.B46 R4.F42.B32 R4.F42.B18 R4.F42.B4 R4.F41.B253 R4.F41.B239 R4.F41.B225 R4.F41.B211 R4.F41.B183 R4.F41.B169 R4.F41.B155 R4.F41.B141 R4.F41.B123 R4.F41.B109 R4.F41.B95 R4.F41.B81 R4.F41.B53 R4.F41.B39 R4.F41.B25 R4.F41.B11 R4.F41.B246 R4.F41.B232 R4.F41.B218 R4.F41.B204 R4.F41.B176 R4.F41.B162 R4.F41.B148 R4.F41.B134 R4.F41.B116 R4.F41.B102 R4.F41.B88 R4.F41.B74 R4.F41.B46 R4.F41.B32 R4.F41.B18 R4.F41.B4 R4.F40.B253 R4.F40.B239 R4.F40.B225 R4.F40.B211 R4.F40.B183 R4.F40.B169 R4.F40.B155 R4.F40.B141 R4.F40.B123 R4.F40.B109 R4.F40.B95 R4.F40.B81 R4.F40.B53 R4.F40.B39 R4.F40.B25 R4.F40.B11 R4.F40.B246 R4.F40.B232 R4.F40.B218 R4.F40.B204 R4.F40.B176 R4.F40.B162 R4.F40.B148 R4.F40.B134 R4.F40.B116 R4.F40.B102 R4.F40.B88 R4.F40.B74 R4.F40.B46 R4.F40.B32 R4.F40.B18 R4.F40.B4 R4.F43.B254 R4.F43.B240 R4.F43.B226 R4.F43.B212 R4.F43.B184 R4.F43.B170 R4.F43.B156 R4.F43.B142 R4.F43.B124 R4.F43.B110 R4.F43.B96 R4.F43.B82 R4.F43.B54 R4.F43.B40 R4.F43.B26 R4.F43.B12 R4.F43.B247 R4.F43.B233 R4.F43.B219 R4.F43.B205 R4.F43.B177 R4.F43.B163 R4.F43.B149 R4.F43.B135 R4.F43.B117 R4.F43.B103 R4.F43.B89 R4.F43.B75 R4.F43.B47 R4.F43.B33 R4.F43.B19 R4.F43.B5 R4.F42.B254 R4.F42.B240 R4.F42.B226 R4.F42.B212 R4.F42.B184 R4.F42.B170 R4.F42.B156 R4.F42.B142 R4.F42.B124 R4.F42.B110 R4.F42.B96 R4.F42.B82 R4.F42.B54 R4.F42.B40 R4.F42.B26 R4.F42.B12 R4.F42.B247 R4.F42.B233 R4.F42.B219 R4.F42.B205 R4.F42.B177 R4.F42.B163 R4.F42.B149 R4.F42.B135 R4.F42.B117 R4.F42.B103 R4.F42.B89 R4.F42.B75 R4.F42.B47 R4.F42.B33 R4.F42.B19 R4.F42.B5 R4.F41.B254 R4.F41.B240 R4.F41.B226 R4.F41.B212 R4.F41.B184 R4.F41.B170 R4.F41.B156 R4.F41.B142 R4.F41.B124 R4.F41.B110 R4.F41.B96 R4.F41.B82 R4.F41.B54 R4.F41.B40 R4.F41.B26 R4.F41.B12 R4.F41.B247 R4.F41.B233 R4.F41.B219 R4.F41.B205 R4.F41.B177 R4.F41.B163 R4.F41.B149 R4.F41.B135 R4.F41.B117 R4.F41.B103 R4.F41.B89 R4.F41.B75 R4.F41.B47 R4.F41.B33 R4.F41.B19 R4.F41.B5 R4.F40.B254 R4.F40.B240 R4.F40.B226 R4.F40.B212 R4.F40.B184 R4.F40.B170 R4.F40.B156 R4.F40.B142 R4.F40.B124 R4.F40.B110 R4.F40.B96 R4.F40.B82 R4.F40.B54 R4.F40.B40 R4.F40.B26 R4.F40.B12 R4.F40.B247 R4.F40.B233 R4.F40.B219 R4.F40.B205 R4.F40.B177 R4.F40.B163 R4.F40.B149 R4.F40.B135 R4.F40.B117 R4.F40.B103 R4.F40.B89 R4.F40.B75 R4.F40.B47 R4.F40.B33 R4.F40.B19 R4.F40.B5 R4.F43.B255 R4.F43.B241 R4.F43.B227 R4.F43.B213 R4.F43.B185 R4.F43.B171 R4.F43.B157 R4.F43.B143 R4.F43.B125 R4.F43.B111 R4.F43.B97 R4.F43.B83 R4.F43.B55 R4.F43.B41 R4.F43.B27 R4.F43.B13 R4.F43.B248 R4.F43.B234 R4.F43.B220 R4.F43.B206 R4.F43.B178 R4.F43.B164 R4.F43.B150 R4.F43.B136 R4.F43.B118 R4.F43.B104 R4.F43.B90 R4.F43.B76 R4.F43.B48 R4.F43.B34 R4.F43.B20 R4.F43.B6 R4.F42.B255 R4.F42.B241 R4.F42.B227 R4.F42.B213 R4.F42.B185 R4.F42.B171 R4.F42.B157 R4.F42.B143 R4.F42.B125 R4.F42.B111 R4.F42.B97 R4.F42.B83 R4.F42.B55 R4.F42.B41 R4.F42.B27 R4.F42.B13 R4.F42.B248 R4.F42.B234 R4.F42.B220 R4.F42.B206 R4.F42.B178 R4.F42.B164 R4.F42.B150 R4.F42.B136 R4.F42.B118 R4.F42.B104 R4.F42.B90 R4.F42.B76 R4.F42.B48 R4.F42.B34 R4.F42.B20 R4.F42.B6 R4.F41.B255 R4.F41.B241 R4.F41.B227 R4.F41.B213 R4.F41.B185 R4.F41.B171 R4.F41.B157 R4.F41.B143 R4.F41.B125 R4.F41.B111 R4.F41.B97 R4.F41.B83 R4.F41.B55 R4.F41.B41 R4.F41.B27 R4.F41.B13 R4.F41.B248 R4.F41.B234 R4.F41.B220 R4.F41.B206 R4.F41.B178 R4.F41.B164 R4.F41.B150 R4.F41.B136 R4.F41.B118 R4.F41.B104 R4.F41.B90 R4.F41.B76 R4.F41.B48 R4.F41.B34 R4.F41.B20 R4.F41.B6 R4.F40.B255 R4.F40.B241 R4.F40.B227 R4.F40.B213 R4.F40.B185 R4.F40.B171 R4.F40.B157 R4.F40.B143 R4.F40.B125 R4.F40.B111 R4.F40.B97 R4.F40.B83 R4.F40.B55 R4.F40.B41 R4.F40.B27 R4.F40.B13 R4.F40.B248 R4.F40.B234 R4.F40.B220 R4.F40.B206 R4.F40.B178 R4.F40.B164 R4.F40.B150 R4.F40.B136 R4.F40.B118 R4.F40.B104 R4.F40.B90 R4.F40.B76 R4.F40.B48 R4.F40.B34 R4.F40.B20 R4.F40.B6 R4.F39.B249 R4.F39.B235 R4.F39.B221 R4.F39.B207 R4.F39.B179 R4.F39.B165 R4.F39.B151 R4.F39.B137 R4.F39.B119 R4.F39.B105 R4.F39.B91 R4.F39.B77 R4.F39.B49 R4.F39.B35 R4.F39.B21 R4.F39.B7 R4.F39.B242 R4.F39.B228 R4.F39.B214 R4.F39.B200 R4.F39.B172 R4.F39.B158 R4.F39.B144 R4.F39.B130 R4.F39.B112 R4.F39.B98 R4.F39.B84 R4.F39.B70 R4.F39.B42 R4.F39.B28 R4.F39.B14 R4.F39.B0 R4.F38.B249 R4.F38.B235 R4.F38.B221 R4.F38.B207 R4.F38.B179 R4.F38.B165 R4.F38.B151 R4.F38.B137 R4.F38.B119 R4.F38.B105 R4.F38.B91 R4.F38.B77 R4.F38.B49 R4.F38.B35 R4.F38.B21 R4.F38.B7 R4.F38.B242 R4.F38.B228 R4.F38.B214 R4.F38.B200 R4.F38.B172 R4.F38.B158 R4.F38.B144 R4.F38.B130 R4.F38.B112 R4.F38.B98 R4.F38.B84 R4.F38.B70 R4.F38.B42 R4.F38.B28 R4.F38.B14 R4.F38.B0 R4.F37.B249 R4.F37.B235 R4.F37.B221 R4.F37.B207 R4.F37.B179 R4.F37.B165 R4.F37.B151 R4.F37.B137 R4.F37.B119 R4.F37.B105 R4.F37.B91 R4.F37.B77 R4.F37.B49 R4.F37.B35 R4.F37.B21 R4.F37.B7 R4.F37.B242 R4.F37.B228 R4.F37.B214 R4.F37.B200 R4.F37.B172 R4.F37.B158 R4.F37.B144 R4.F37.B130 R4.F37.B112 R4.F37.B98 R4.F37.B84 R4.F37.B70 R4.F37.B42 R4.F37.B28 R4.F37.B14 R4.F37.B0 R4.F36.B249 R4.F36.B235 R4.F36.B221 R4.F36.B207 R4.F36.B179 R4.F36.B165 R4.F36.B151 R4.F36.B137 R4.F36.B119 R4.F36.B105 R4.F36.B91 R4.F36.B77 R4.F36.B49 R4.F36.B35 R4.F36.B21 R4.F36.B7 R4.F36.B242 R4.F36.B228 R4.F36.B214 R4.F36.B200 R4.F36.B172 R4.F36.B158 R4.F36.B144 R4.F36.B130 R4.F36.B112 R4.F36.B98 R4.F36.B84 R4.F36.B70 R4.F36.B42 R4.F36.B28 R4.F36.B14 R4.F36.B0 R4.F39.B250 R4.F39.B236 R4.F39.B222 R4.F39.B208 R4.F39.B180 R4.F39.B166 R4.F39.B152 R4.F39.B138 R4.F39.B120 R4.F39.B106 R4.F39.B92 R4.F39.B78 R4.F39.B50 R4.F39.B36 R4.F39.B22 R4.F39.B8 R4.F39.B243 R4.F39.B229 R4.F39.B215 R4.F39.B201 R4.F39.B173 R4.F39.B159 R4.F39.B145 R4.F39.B131 R4.F39.B113 R4.F39.B99 R4.F39.B85 R4.F39.B71 R4.F39.B43 R4.F39.B29 R4.F39.B15 R4.F39.B1 R4.F38.B250 R4.F38.B236 R4.F38.B222 R4.F38.B208 R4.F38.B180 R4.F38.B166 R4.F38.B152 R4.F38.B138 R4.F38.B120 R4.F38.B106 R4.F38.B92 R4.F38.B78 R4.F38.B50 R4.F38.B36 R4.F38.B22 R4.F38.B8 R4.F38.B243 R4.F38.B229 R4.F38.B215 R4.F38.B201 R4.F38.B173 R4.F38.B159 R4.F38.B145 R4.F38.B131 R4.F38.B113 R4.F38.B99 R4.F38.B85 R4.F38.B71 R4.F38.B43 R4.F38.B29 R4.F38.B15 R4.F38.B1 R4.F37.B250 R4.F37.B236 R4.F37.B222 R4.F37.B208 R4.F37.B180 R4.F37.B166 R4.F37.B152 R4.F37.B138 R4.F37.B120 R4.F37.B106 R4.F37.B92 R4.F37.B78 R4.F37.B50 R4.F37.B36 R4.F37.B22 R4.F37.B8 R4.F37.B243 R4.F37.B229 R4.F37.B215 R4.F37.B201 R4.F37.B173 R4.F37.B159 R4.F37.B145 R4.F37.B131 R4.F37.B113 R4.F37.B99 R4.F37.B85 R4.F37.B71 R4.F37.B43 R4.F37.B29 R4.F37.B15 R4.F37.B1 R4.F36.B250 R4.F36.B236 R4.F36.B222 R4.F36.B208 R4.F36.B180 R4.F36.B166 R4.F36.B152 R4.F36.B138 R4.F36.B120 R4.F36.B106 R4.F36.B92 R4.F36.B78 R4.F36.B50 R4.F36.B36 R4.F36.B22 R4.F36.B8 R4.F36.B243 R4.F36.B229 R4.F36.B215 R4.F36.B201 R4.F36.B173 R4.F36.B159 R4.F36.B145 R4.F36.B131 R4.F36.B113 R4.F36.B99 R4.F36.B85 R4.F36.B71 R4.F36.B43 R4.F36.B29 R4.F36.B15 R4.F36.B1 R4.F39.B251 R4.F39.B237 R4.F39.B223 R4.F39.B209 R4.F39.B181 R4.F39.B167 R4.F39.B153 R4.F39.B139 R4.F39.B121 R4.F39.B107 R4.F39.B93 R4.F39.B79 R4.F39.B51 R4.F39.B37 R4.F39.B23 R4.F39.B9 R4.F39.B244 R4.F39.B230 R4.F39.B216 R4.F39.B202 R4.F39.B174 R4.F39.B160 R4.F39.B146 R4.F39.B132 R4.F39.B114 R4.F39.B100 R4.F39.B86 R4.F39.B72 R4.F39.B44 R4.F39.B30 R4.F39.B16 R4.F39.B2 R4.F38.B251 R4.F38.B237 R4.F38.B223 R4.F38.B209 R4.F38.B181 R4.F38.B167 R4.F38.B153 R4.F38.B139 R4.F38.B121 R4.F38.B107 R4.F38.B93 R4.F38.B79 R4.F38.B51 R4.F38.B37 R4.F38.B23 R4.F38.B9 R4.F38.B244 R4.F38.B230 R4.F38.B216 R4.F38.B202 R4.F38.B174 R4.F38.B160 R4.F38.B146 R4.F38.B132 R4.F38.B114 R4.F38.B100 R4.F38.B86 R4.F38.B72 R4.F38.B44 R4.F38.B30 R4.F38.B16 R4.F38.B2 R4.F37.B251 R4.F37.B237 R4.F37.B223 R4.F37.B209 R4.F37.B181 R4.F37.B167 R4.F37.B153 R4.F37.B139 R4.F37.B121 R4.F37.B107 R4.F37.B93 R4.F37.B79 R4.F37.B51 R4.F37.B37 R4.F37.B23 R4.F37.B9 R4.F37.B244 R4.F37.B230 R4.F37.B216 R4.F37.B202 R4.F37.B174 R4.F37.B160 R4.F37.B146 R4.F37.B132 R4.F37.B114 R4.F37.B100 R4.F37.B86 R4.F37.B72 R4.F37.B44 R4.F37.B30 R4.F37.B16 R4.F37.B2 R4.F36.B251 R4.F36.B237 R4.F36.B223 R4.F36.B209 R4.F36.B181 R4.F36.B167 R4.F36.B153 R4.F36.B139 R4.F36.B121 R4.F36.B107 R4.F36.B93 R4.F36.B79 R4.F36.B51 R4.F36.B37 R4.F36.B23 R4.F36.B9 R4.F36.B244 R4.F36.B230 R4.F36.B216 R4.F36.B202 R4.F36.B174 R4.F36.B160 R4.F36.B146 R4.F36.B132 R4.F36.B114 R4.F36.B100 R4.F36.B86 R4.F36.B72 R4.F36.B44 R4.F36.B30 R4.F36.B16 R4.F36.B2 R4.F39.B252 R4.F39.B238 R4.F39.B224 R4.F39.B210 R4.F39.B182 R4.F39.B168 R4.F39.B154 R4.F39.B140 R4.F39.B122 R4.F39.B108 R4.F39.B94 R4.F39.B80 R4.F39.B52 R4.F39.B38 R4.F39.B24 R4.F39.B10 R4.F39.B245 R4.F39.B231 R4.F39.B217 R4.F39.B203 R4.F39.B175 R4.F39.B161 R4.F39.B147 R4.F39.B133 R4.F39.B115 R4.F39.B101 R4.F39.B87 R4.F39.B73 R4.F39.B45 R4.F39.B31 R4.F39.B17 R4.F39.B3 R4.F38.B252 R4.F38.B238 R4.F38.B224 R4.F38.B210 R4.F38.B182 R4.F38.B168 R4.F38.B154 R4.F38.B140 R4.F38.B122 R4.F38.B108 R4.F38.B94 R4.F38.B80 R4.F38.B52 R4.F38.B38 R4.F38.B24 R4.F38.B10 R4.F38.B245 R4.F38.B231 R4.F38.B217 R4.F38.B203 R4.F38.B175 R4.F38.B161 R4.F38.B147 R4.F38.B133 R4.F38.B115 R4.F38.B101 R4.F38.B87 R4.F38.B73 R4.F38.B45 R4.F38.B31 R4.F38.B17 R4.F38.B3 R4.F37.B252 R4.F37.B238 R4.F37.B224 R4.F37.B210 R4.F37.B182 R4.F37.B168 R4.F37.B154 R4.F37.B140 R4.F37.B122 R4.F37.B108 R4.F37.B94 R4.F37.B80 R4.F37.B52 R4.F37.B38 R4.F37.B24 R4.F37.B10 R4.F37.B245 R4.F37.B231 R4.F37.B217 R4.F37.B203 R4.F37.B175 R4.F37.B161 R4.F37.B147 R4.F37.B133 R4.F37.B115 R4.F37.B101 R4.F37.B87 R4.F37.B73 R4.F37.B45 R4.F37.B31 R4.F37.B17 R4.F37.B3 R4.F36.B252 R4.F36.B238 R4.F36.B224 R4.F36.B210 R4.F36.B182 R4.F36.B168 R4.F36.B154 R4.F36.B140 R4.F36.B122 R4.F36.B108 R4.F36.B94 R4.F36.B80 R4.F36.B52 R4.F36.B38 R4.F36.B24 R4.F36.B10 R4.F36.B245 R4.F36.B231 R4.F36.B217 R4.F36.B203 R4.F36.B175 R4.F36.B161 R4.F36.B147 R4.F36.B133 R4.F36.B115 R4.F36.B101 R4.F36.B87 R4.F36.B73 R4.F36.B45 R4.F36.B31 R4.F36.B17 R4.F36.B3 R4.F39.B253 R4.F39.B239 R4.F39.B225 R4.F39.B211 R4.F39.B183 R4.F39.B169 R4.F39.B155 R4.F39.B141 R4.F39.B123 R4.F39.B109 R4.F39.B95 R4.F39.B81 R4.F39.B53 R4.F39.B39 R4.F39.B25 R4.F39.B11 R4.F39.B246 R4.F39.B232 R4.F39.B218 R4.F39.B204 R4.F39.B176 R4.F39.B162 R4.F39.B148 R4.F39.B134 R4.F39.B116 R4.F39.B102 R4.F39.B88 R4.F39.B74 R4.F39.B46 R4.F39.B32 R4.F39.B18 R4.F39.B4 R4.F38.B253 R4.F38.B239 R4.F38.B225 R4.F38.B211 R4.F38.B183 R4.F38.B169 R4.F38.B155 R4.F38.B141 R4.F38.B123 R4.F38.B109 R4.F38.B95 R4.F38.B81 R4.F38.B53 R4.F38.B39 R4.F38.B25 R4.F38.B11 R4.F38.B246 R4.F38.B232 R4.F38.B218 R4.F38.B204 R4.F38.B176 R4.F38.B162 R4.F38.B148 R4.F38.B134 R4.F38.B116 R4.F38.B102 R4.F38.B88 R4.F38.B74 R4.F38.B46 R4.F38.B32 R4.F38.B18 R4.F38.B4 R4.F37.B253 R4.F37.B239 R4.F37.B225 R4.F37.B211 R4.F37.B183 R4.F37.B169 R4.F37.B155 R4.F37.B141 R4.F37.B123 R4.F37.B109 R4.F37.B95 R4.F37.B81 R4.F37.B53 R4.F37.B39 R4.F37.B25 R4.F37.B11 R4.F37.B246 R4.F37.B232 R4.F37.B218 R4.F37.B204 R4.F37.B176 R4.F37.B162 R4.F37.B148 R4.F37.B134 R4.F37.B116 R4.F37.B102 R4.F37.B88 R4.F37.B74 R4.F37.B46 R4.F37.B32 R4.F37.B18 R4.F37.B4 R4.F36.B253 R4.F36.B239 R4.F36.B225 R4.F36.B211 R4.F36.B183 R4.F36.B169 R4.F36.B155 R4.F36.B141 R4.F36.B123 R4.F36.B109 R4.F36.B95 R4.F36.B81 R4.F36.B53 R4.F36.B39 R4.F36.B25 R4.F36.B11 R4.F36.B246 R4.F36.B232 R4.F36.B218 R4.F36.B204 R4.F36.B176 R4.F36.B162 R4.F36.B148 R4.F36.B134 R4.F36.B116 R4.F36.B102 R4.F36.B88 R4.F36.B74 R4.F36.B46 R4.F36.B32 R4.F36.B18 R4.F36.B4 R4.F39.B254 R4.F39.B240 R4.F39.B226 R4.F39.B212 R4.F39.B184 R4.F39.B170 R4.F39.B156 R4.F39.B142 R4.F39.B124 R4.F39.B110 R4.F39.B96 R4.F39.B82 R4.F39.B54 R4.F39.B40 R4.F39.B26 R4.F39.B12 R4.F39.B247 R4.F39.B233 R4.F39.B219 R4.F39.B205 R4.F39.B177 R4.F39.B163 R4.F39.B149 R4.F39.B135 R4.F39.B117 R4.F39.B103 R4.F39.B89 R4.F39.B75 R4.F39.B47 R4.F39.B33 R4.F39.B19 R4.F39.B5 R4.F38.B254 R4.F38.B240 R4.F38.B226 R4.F38.B212 R4.F38.B184 R4.F38.B170 R4.F38.B156 R4.F38.B142 R4.F38.B124 R4.F38.B110 R4.F38.B96 R4.F38.B82 R4.F38.B54 R4.F38.B40 R4.F38.B26 R4.F38.B12 R4.F38.B247 R4.F38.B233 R4.F38.B219 R4.F38.B205 R4.F38.B177 R4.F38.B163 R4.F38.B149 R4.F38.B135 R4.F38.B117 R4.F38.B103 R4.F38.B89 R4.F38.B75 R4.F38.B47 R4.F38.B33 R4.F38.B19 R4.F38.B5 R4.F37.B254 R4.F37.B240 R4.F37.B226 R4.F37.B212 R4.F37.B184 R4.F37.B170 R4.F37.B156 R4.F37.B142 R4.F37.B124 R4.F37.B110 R4.F37.B96 R4.F37.B82 R4.F37.B54 R4.F37.B40 R4.F37.B26 R4.F37.B12 R4.F37.B247 R4.F37.B233 R4.F37.B219 R4.F37.B205 R4.F37.B177 R4.F37.B163 R4.F37.B149 R4.F37.B135 R4.F37.B117 R4.F37.B103 R4.F37.B89 R4.F37.B75 R4.F37.B47 R4.F37.B33 R4.F37.B19 R4.F37.B5 R4.F36.B254 R4.F36.B240 R4.F36.B226 R4.F36.B212 R4.F36.B184 R4.F36.B170 R4.F36.B156 R4.F36.B142 R4.F36.B124 R4.F36.B110 R4.F36.B96 R4.F36.B82 R4.F36.B54 R4.F36.B40 R4.F36.B26 R4.F36.B12 R4.F36.B247 R4.F36.B233 R4.F36.B219 R4.F36.B205 R4.F36.B177 R4.F36.B163 R4.F36.B149 R4.F36.B135 R4.F36.B117 R4.F36.B103 R4.F36.B89 R4.F36.B75 R4.F36.B47 R4.F36.B33 R4.F36.B19 R4.F36.B5 R4.F39.B255 R4.F39.B241 R4.F39.B227 R4.F39.B213 R4.F39.B185 R4.F39.B171 R4.F39.B157 R4.F39.B143 R4.F39.B125 R4.F39.B111 R4.F39.B97 R4.F39.B83 R4.F39.B55 R4.F39.B41 R4.F39.B27 R4.F39.B13 R4.F39.B248 R4.F39.B234 R4.F39.B220 R4.F39.B206 R4.F39.B178 R4.F39.B164 R4.F39.B150 R4.F39.B136 R4.F39.B118 R4.F39.B104 R4.F39.B90 R4.F39.B76 R4.F39.B48 R4.F39.B34 R4.F39.B20 R4.F39.B6 R4.F38.B255 R4.F38.B241 R4.F38.B227 R4.F38.B213 R4.F38.B185 R4.F38.B171 R4.F38.B157 R4.F38.B143 R4.F38.B125 R4.F38.B111 R4.F38.B97 R4.F38.B83 R4.F38.B55 R4.F38.B41 R4.F38.B27 R4.F38.B13 R4.F38.B248 R4.F38.B234 R4.F38.B220 R4.F38.B206 R4.F38.B178 R4.F38.B164 R4.F38.B150 R4.F38.B136 R4.F38.B118 R4.F38.B104 R4.F38.B90 R4.F38.B76 R4.F38.B48 R4.F38.B34 R4.F38.B20 R4.F38.B6 R4.F37.B255 R4.F37.B241 R4.F37.B227 R4.F37.B213 R4.F37.B185 R4.F37.B171 R4.F37.B157 R4.F37.B143 R4.F37.B125 R4.F37.B111 R4.F37.B97 R4.F37.B83 R4.F37.B55 R4.F37.B41 R4.F37.B27 R4.F37.B13 R4.F37.B248 R4.F37.B234 R4.F37.B220 R4.F37.B206 R4.F37.B178 R4.F37.B164 R4.F37.B150 R4.F37.B136 R4.F37.B118 R4.F37.B104 R4.F37.B90 R4.F37.B76 R4.F37.B48 R4.F37.B34 R4.F37.B20 R4.F37.B6 R4.F36.B255 R4.F36.B241 R4.F36.B227 R4.F36.B213 R4.F36.B185 R4.F36.B171 R4.F36.B157 R4.F36.B143 R4.F36.B125 R4.F36.B111 R4.F36.B97 R4.F36.B83 R4.F36.B55 R4.F36.B41 R4.F36.B27 R4.F36.B13 R4.F36.B248 R4.F36.B234 R4.F36.B220 R4.F36.B206 R4.F36.B178 R4.F36.B164 R4.F36.B150 R4.F36.B136 R4.F36.B118 R4.F36.B104 R4.F36.B90 R4.F36.B76 R4.F36.B48 R4.F36.B34 R4.F36.B20 R4.F36.B6 R4.F35.B249 R4.F35.B235 R4.F35.B221 R4.F35.B207 R4.F35.B179 R4.F35.B165 R4.F35.B151 R4.F35.B137 R4.F35.B119 R4.F35.B105 R4.F35.B91 R4.F35.B77 R4.F35.B49 R4.F35.B35 R4.F35.B21 R4.F35.B7 R4.F35.B242 R4.F35.B228 R4.F35.B214 R4.F35.B200 R4.F35.B172 R4.F35.B158 R4.F35.B144 R4.F35.B130 R4.F35.B112 R4.F35.B98 R4.F35.B84 R4.F35.B70 R4.F35.B42 R4.F35.B28 R4.F35.B14 R4.F35.B0 R4.F34.B249 R4.F34.B235 R4.F34.B221 R4.F34.B207 R4.F34.B179 R4.F34.B165 R4.F34.B151 R4.F34.B137 R4.F34.B119 R4.F34.B105 R4.F34.B91 R4.F34.B77 R4.F34.B49 R4.F34.B35 R4.F34.B21 R4.F34.B7 R4.F34.B242 R4.F34.B228 R4.F34.B214 R4.F34.B200 R4.F34.B172 R4.F34.B158 R4.F34.B144 R4.F34.B130 R4.F34.B112 R4.F34.B98 R4.F34.B84 R4.F34.B70 R4.F34.B42 R4.F34.B28 R4.F34.B14 R4.F34.B0 R4.F33.B249 R4.F33.B235 R4.F33.B221 R4.F33.B207 R4.F33.B179 R4.F33.B165 R4.F33.B151 R4.F33.B137 R4.F33.B119 R4.F33.B105 R4.F33.B91 R4.F33.B77 R4.F33.B49 R4.F33.B35 R4.F33.B21 R4.F33.B7 R4.F33.B242 R4.F33.B228 R4.F33.B214 R4.F33.B200 R4.F33.B172 R4.F33.B158 R4.F33.B144 R4.F33.B130 R4.F33.B112 R4.F33.B98 R4.F33.B84 R4.F33.B70 R4.F33.B42 R4.F33.B28 R4.F33.B14 R4.F33.B0 R4.F32.B249 R4.F32.B235 R4.F32.B221 R4.F32.B207 R4.F32.B179 R4.F32.B165 R4.F32.B151 R4.F32.B137 R4.F32.B119 R4.F32.B105 R4.F32.B91 R4.F32.B77 R4.F32.B49 R4.F32.B35 R4.F32.B21 R4.F32.B7 R4.F32.B242 R4.F32.B228 R4.F32.B214 R4.F32.B200 R4.F32.B172 R4.F32.B158 R4.F32.B144 R4.F32.B130 R4.F32.B112 R4.F32.B98 R4.F32.B84 R4.F32.B70 R4.F32.B42 R4.F32.B28 R4.F32.B14 R4.F32.B0 R4.F35.B250 R4.F35.B236 R4.F35.B222 R4.F35.B208 R4.F35.B180 R4.F35.B166 R4.F35.B152 R4.F35.B138 R4.F35.B120 R4.F35.B106 R4.F35.B92 R4.F35.B78 R4.F35.B50 R4.F35.B36 R4.F35.B22 R4.F35.B8 R4.F35.B243 R4.F35.B229 R4.F35.B215 R4.F35.B201 R4.F35.B173 R4.F35.B159 R4.F35.B145 R4.F35.B131 R4.F35.B113 R4.F35.B99 R4.F35.B85 R4.F35.B71 R4.F35.B43 R4.F35.B29 R4.F35.B15 R4.F35.B1 R4.F34.B250 R4.F34.B236 R4.F34.B222 R4.F34.B208 R4.F34.B180 R4.F34.B166 R4.F34.B152 R4.F34.B138 R4.F34.B120 R4.F34.B106 R4.F34.B92 R4.F34.B78 R4.F34.B50 R4.F34.B36 R4.F34.B22 R4.F34.B8 R4.F34.B243 R4.F34.B229 R4.F34.B215 R4.F34.B201 R4.F34.B173 R4.F34.B159 R4.F34.B145 R4.F34.B131 R4.F34.B113 R4.F34.B99 R4.F34.B85 R4.F34.B71 R4.F34.B43 R4.F34.B29 R4.F34.B15 R4.F34.B1 R4.F33.B250 R4.F33.B236 R4.F33.B222 R4.F33.B208 R4.F33.B180 R4.F33.B166 R4.F33.B152 R4.F33.B138 R4.F33.B120 R4.F33.B106 R4.F33.B92 R4.F33.B78 R4.F33.B50 R4.F33.B36 R4.F33.B22 R4.F33.B8 R4.F33.B243 R4.F33.B229 R4.F33.B215 R4.F33.B201 R4.F33.B173 R4.F33.B159 R4.F33.B145 R4.F33.B131 R4.F33.B113 R4.F33.B99 R4.F33.B85 R4.F33.B71 R4.F33.B43 R4.F33.B29 R4.F33.B15 R4.F33.B1 R4.F32.B250 R4.F32.B236 R4.F32.B222 R4.F32.B208 R4.F32.B180 R4.F32.B166 R4.F32.B152 R4.F32.B138 R4.F32.B120 R4.F32.B106 R4.F32.B92 R4.F32.B78 R4.F32.B50 R4.F32.B36 R4.F32.B22 R4.F32.B8 R4.F32.B243 R4.F32.B229 R4.F32.B215 R4.F32.B201 R4.F32.B173 R4.F32.B159 R4.F32.B145 R4.F32.B131 R4.F32.B113 R4.F32.B99 R4.F32.B85 R4.F32.B71 R4.F32.B43 R4.F32.B29 R4.F32.B15 R4.F32.B1 R4.F35.B251 R4.F35.B237 R4.F35.B223 R4.F35.B209 R4.F35.B181 R4.F35.B167 R4.F35.B153 R4.F35.B139 R4.F35.B121 R4.F35.B107 R4.F35.B93 R4.F35.B79 R4.F35.B51 R4.F35.B37 R4.F35.B23 R4.F35.B9 R4.F35.B244 R4.F35.B230 R4.F35.B216 R4.F35.B202 R4.F35.B174 R4.F35.B160 R4.F35.B146 R4.F35.B132 R4.F35.B114 R4.F35.B100 R4.F35.B86 R4.F35.B72 R4.F35.B44 R4.F35.B30 R4.F35.B16 R4.F35.B2 R4.F34.B251 R4.F34.B237 R4.F34.B223 R4.F34.B209 R4.F34.B181 R4.F34.B167 R4.F34.B153 R4.F34.B139 R4.F34.B121 R4.F34.B107 R4.F34.B93 R4.F34.B79 R4.F34.B51 R4.F34.B37 R4.F34.B23 R4.F34.B9 R4.F34.B244 R4.F34.B230 R4.F34.B216 R4.F34.B202 R4.F34.B174 R4.F34.B160 R4.F34.B146 R4.F34.B132 R4.F34.B114 R4.F34.B100 R4.F34.B86 R4.F34.B72 R4.F34.B44 R4.F34.B30 R4.F34.B16 R4.F34.B2 R4.F33.B251 R4.F33.B237 R4.F33.B223 R4.F33.B209 R4.F33.B181 R4.F33.B167 R4.F33.B153 R4.F33.B139 R4.F33.B121 R4.F33.B107 R4.F33.B93 R4.F33.B79 R4.F33.B51 R4.F33.B37 R4.F33.B23 R4.F33.B9 R4.F33.B244 R4.F33.B230 R4.F33.B216 R4.F33.B202 R4.F33.B174 R4.F33.B160 R4.F33.B146 R4.F33.B132 R4.F33.B114 R4.F33.B100 R4.F33.B86 R4.F33.B72 R4.F33.B44 R4.F33.B30 R4.F33.B16 R4.F33.B2 R4.F32.B251 R4.F32.B237 R4.F32.B223 R4.F32.B209 R4.F32.B181 R4.F32.B167 R4.F32.B153 R4.F32.B139 R4.F32.B121 R4.F32.B107 R4.F32.B93 R4.F32.B79 R4.F32.B51 R4.F32.B37 R4.F32.B23 R4.F32.B9 R4.F32.B244 R4.F32.B230 R4.F32.B216 R4.F32.B202 R4.F32.B174 R4.F32.B160 R4.F32.B146 R4.F32.B132 R4.F32.B114 R4.F32.B100 R4.F32.B86 R4.F32.B72 R4.F32.B44 R4.F32.B30 R4.F32.B16 R4.F32.B2 R4.F35.B252 R4.F35.B238 R4.F35.B224 R4.F35.B210 R4.F35.B182 R4.F35.B168 R4.F35.B154 R4.F35.B140 R4.F35.B122 R4.F35.B108 R4.F35.B94 R4.F35.B80 R4.F35.B52 R4.F35.B38 R4.F35.B24 R4.F35.B10 R4.F35.B245 R4.F35.B231 R4.F35.B217 R4.F35.B203 R4.F35.B175 R4.F35.B161 R4.F35.B147 R4.F35.B133 R4.F35.B115 R4.F35.B101 R4.F35.B87 R4.F35.B73 R4.F35.B45 R4.F35.B31 R4.F35.B17 R4.F35.B3 R4.F34.B252 R4.F34.B238 R4.F34.B224 R4.F34.B210 R4.F34.B182 R4.F34.B168 R4.F34.B154 R4.F34.B140 R4.F34.B122 R4.F34.B108 R4.F34.B94 R4.F34.B80 R4.F34.B52 R4.F34.B38 R4.F34.B24 R4.F34.B10 R4.F34.B245 R4.F34.B231 R4.F34.B217 R4.F34.B203 R4.F34.B175 R4.F34.B161 R4.F34.B147 R4.F34.B133 R4.F34.B115 R4.F34.B101 R4.F34.B87 R4.F34.B73 R4.F34.B45 R4.F34.B31 R4.F34.B17 R4.F34.B3 R4.F33.B252 R4.F33.B238 R4.F33.B224 R4.F33.B210 R4.F33.B182 R4.F33.B168 R4.F33.B154 R4.F33.B140 R4.F33.B122 R4.F33.B108 R4.F33.B94 R4.F33.B80 R4.F33.B52 R4.F33.B38 R4.F33.B24 R4.F33.B10 R4.F33.B245 R4.F33.B231 R4.F33.B217 R4.F33.B203 R4.F33.B175 R4.F33.B161 R4.F33.B147 R4.F33.B133 R4.F33.B115 R4.F33.B101 R4.F33.B87 R4.F33.B73 R4.F33.B45 R4.F33.B31 R4.F33.B17 R4.F33.B3 R4.F32.B252 R4.F32.B238 R4.F32.B224 R4.F32.B210 R4.F32.B182 R4.F32.B168 R4.F32.B154 R4.F32.B140 R4.F32.B122 R4.F32.B108 R4.F32.B94 R4.F32.B80 R4.F32.B52 R4.F32.B38 R4.F32.B24 R4.F32.B10 R4.F32.B245 R4.F32.B231 R4.F32.B217 R4.F32.B203 R4.F32.B175 R4.F32.B161 R4.F32.B147 R4.F32.B133 R4.F32.B115 R4.F32.B101 R4.F32.B87 R4.F32.B73 R4.F32.B45 R4.F32.B31 R4.F32.B17 R4.F32.B3 R4.F35.B253 R4.F35.B239 R4.F35.B225 R4.F35.B211 R4.F35.B183 R4.F35.B169 R4.F35.B155 R4.F35.B141 R4.F35.B123 R4.F35.B109 R4.F35.B95 R4.F35.B81 R4.F35.B53 R4.F35.B39 R4.F35.B25 R4.F35.B11 R4.F35.B246 R4.F35.B232 R4.F35.B218 R4.F35.B204 R4.F35.B176 R4.F35.B162 R4.F35.B148 R4.F35.B134 R4.F35.B116 R4.F35.B102 R4.F35.B88 R4.F35.B74 R4.F35.B46 R4.F35.B32 R4.F35.B18 R4.F35.B4 R4.F34.B253 R4.F34.B239 R4.F34.B225 R4.F34.B211 R4.F34.B183 R4.F34.B169 R4.F34.B155 R4.F34.B141 R4.F34.B123 R4.F34.B109 R4.F34.B95 R4.F34.B81 R4.F34.B53 R4.F34.B39 R4.F34.B25 R4.F34.B11 R4.F34.B246 R4.F34.B232 R4.F34.B218 R4.F34.B204 R4.F34.B176 R4.F34.B162 R4.F34.B148 R4.F34.B134 R4.F34.B116 R4.F34.B102 R4.F34.B88 R4.F34.B74 R4.F34.B46 R4.F34.B32 R4.F34.B18 R4.F34.B4 R4.F33.B253 R4.F33.B239 R4.F33.B225 R4.F33.B211 R4.F33.B183 R4.F33.B169 R4.F33.B155 R4.F33.B141 R4.F33.B123 R4.F33.B109 R4.F33.B95 R4.F33.B81 R4.F33.B53 R4.F33.B39 R4.F33.B25 R4.F33.B11 R4.F33.B246 R4.F33.B232 R4.F33.B218 R4.F33.B204 R4.F33.B176 R4.F33.B162 R4.F33.B148 R4.F33.B134 R4.F33.B116 R4.F33.B102 R4.F33.B88 R4.F33.B74 R4.F33.B46 R4.F33.B32 R4.F33.B18 R4.F33.B4 R4.F32.B253 R4.F32.B239 R4.F32.B225 R4.F32.B211 R4.F32.B183 R4.F32.B169 R4.F32.B155 R4.F32.B141 R4.F32.B123 R4.F32.B109 R4.F32.B95 R4.F32.B81 R4.F32.B53 R4.F32.B39 R4.F32.B25 R4.F32.B11 R4.F32.B246 R4.F32.B232 R4.F32.B218 R4.F32.B204 R4.F32.B176 R4.F32.B162 R4.F32.B148 R4.F32.B134 R4.F32.B116 R4.F32.B102 R4.F32.B88 R4.F32.B74 R4.F32.B46 R4.F32.B32 R4.F32.B18 R4.F32.B4 R4.F35.B254 R4.F35.B240 R4.F35.B226 R4.F35.B212 R4.F35.B184 R4.F35.B170 R4.F35.B156 R4.F35.B142 R4.F35.B124 R4.F35.B110 R4.F35.B96 R4.F35.B82 R4.F35.B54 R4.F35.B40 R4.F35.B26 R4.F35.B12 R4.F35.B247 R4.F35.B233 R4.F35.B219 R4.F35.B205 R4.F35.B177 R4.F35.B163 R4.F35.B149 R4.F35.B135 R4.F35.B117 R4.F35.B103 R4.F35.B89 R4.F35.B75 R4.F35.B47 R4.F35.B33 R4.F35.B19 R4.F35.B5 R4.F34.B254 R4.F34.B240 R4.F34.B226 R4.F34.B212 R4.F34.B184 R4.F34.B170 R4.F34.B156 R4.F34.B142 R4.F34.B124 R4.F34.B110 R4.F34.B96 R4.F34.B82 R4.F34.B54 R4.F34.B40 R4.F34.B26 R4.F34.B12 R4.F34.B247 R4.F34.B233 R4.F34.B219 R4.F34.B205 R4.F34.B177 R4.F34.B163 R4.F34.B149 R4.F34.B135 R4.F34.B117 R4.F34.B103 R4.F34.B89 R4.F34.B75 R4.F34.B47 R4.F34.B33 R4.F34.B19 R4.F34.B5 R4.F33.B254 R4.F33.B240 R4.F33.B226 R4.F33.B212 R4.F33.B184 R4.F33.B170 R4.F33.B156 R4.F33.B142 R4.F33.B124 R4.F33.B110 R4.F33.B96 R4.F33.B82 R4.F33.B54 R4.F33.B40 R4.F33.B26 R4.F33.B12 R4.F33.B247 R4.F33.B233 R4.F33.B219 R4.F33.B205 R4.F33.B177 R4.F33.B163 R4.F33.B149 R4.F33.B135 R4.F33.B117 R4.F33.B103 R4.F33.B89 R4.F33.B75 R4.F33.B47 R4.F33.B33 R4.F33.B19 R4.F33.B5 R4.F32.B254 R4.F32.B240 R4.F32.B226 R4.F32.B212 R4.F32.B184 R4.F32.B170 R4.F32.B156 R4.F32.B142 R4.F32.B124 R4.F32.B110 R4.F32.B96 R4.F32.B82 R4.F32.B54 R4.F32.B40 R4.F32.B26 R4.F32.B12 R4.F32.B247 R4.F32.B233 R4.F32.B219 R4.F32.B205 R4.F32.B177 R4.F32.B163 R4.F32.B149 R4.F32.B135 R4.F32.B117 R4.F32.B103 R4.F32.B89 R4.F32.B75 R4.F32.B47 R4.F32.B33 R4.F32.B19 R4.F32.B5 R4.F35.B255 R4.F35.B241 R4.F35.B227 R4.F35.B213 R4.F35.B185 R4.F35.B171 R4.F35.B157 R4.F35.B143 R4.F35.B125 R4.F35.B111 R4.F35.B97 R4.F35.B83 R4.F35.B55 R4.F35.B41 R4.F35.B27 R4.F35.B13 R4.F35.B248 R4.F35.B234 R4.F35.B220 R4.F35.B206 R4.F35.B178 R4.F35.B164 R4.F35.B150 R4.F35.B136 R4.F35.B118 R4.F35.B104 R4.F35.B90 R4.F35.B76 R4.F35.B48 R4.F35.B34 R4.F35.B20 R4.F35.B6 R4.F34.B255 R4.F34.B241 R4.F34.B227 R4.F34.B213 R4.F34.B185 R4.F34.B171 R4.F34.B157 R4.F34.B143 R4.F34.B125 R4.F34.B111 R4.F34.B97 R4.F34.B83 R4.F34.B55 R4.F34.B41 R4.F34.B27 R4.F34.B13 R4.F34.B248 R4.F34.B234 R4.F34.B220 R4.F34.B206 R4.F34.B178 R4.F34.B164 R4.F34.B150 R4.F34.B136 R4.F34.B118 R4.F34.B104 R4.F34.B90 R4.F34.B76 R4.F34.B48 R4.F34.B34 R4.F34.B20 R4.F34.B6 R4.F33.B255 R4.F33.B241 R4.F33.B227 R4.F33.B213 R4.F33.B185 R4.F33.B171 R4.F33.B157 R4.F33.B143 R4.F33.B125 R4.F33.B111 R4.F33.B97 R4.F33.B83 R4.F33.B55 R4.F33.B41 R4.F33.B27 R4.F33.B13 R4.F33.B248 R4.F33.B234 R4.F33.B220 R4.F33.B206 R4.F33.B178 R4.F33.B164 R4.F33.B150 R4.F33.B136 R4.F33.B118 R4.F33.B104 R4.F33.B90 R4.F33.B76 R4.F33.B48 R4.F33.B34 R4.F33.B20 R4.F33.B6 R4.F32.B255 R4.F32.B241 R4.F32.B227 R4.F32.B213 R4.F32.B185 R4.F32.B171 R4.F32.B157 R4.F32.B143 R4.F32.B125 R4.F32.B111 R4.F32.B97 R4.F32.B83 R4.F32.B55 R4.F32.B41 R4.F32.B27 R4.F32.B13 R4.F32.B248 R4.F32.B234 R4.F32.B220 R4.F32.B206 R4.F32.B178 R4.F32.B164 R4.F32.B150 R4.F32.B136 R4.F32.B118 R4.F32.B104 R4.F32.B90 R4.F32.B76 R4.F32.B48 R4.F32.B34 R4.F32.B20 R4.F32.B6 R4.F31.B249 R4.F31.B235 R4.F31.B221 R4.F31.B207 R4.F31.B179 R4.F31.B165 R4.F31.B151 R4.F31.B137 R4.F31.B119 R4.F31.B105 R4.F31.B91 R4.F31.B77 R4.F31.B49 R4.F31.B35 R4.F31.B21 R4.F31.B7 R4.F31.B242 R4.F31.B228 R4.F31.B214 R4.F31.B200 R4.F31.B172 R4.F31.B158 R4.F31.B144 R4.F31.B130 R4.F31.B112 R4.F31.B98 R4.F31.B84 R4.F31.B70 R4.F31.B42 R4.F31.B28 R4.F31.B14 R4.F31.B0 R4.F30.B249 R4.F30.B235 R4.F30.B221 R4.F30.B207 R4.F30.B179 R4.F30.B165 R4.F30.B151 R4.F30.B137 R4.F30.B119 R4.F30.B105 R4.F30.B91 R4.F30.B77 R4.F30.B49 R4.F30.B35 R4.F30.B21 R4.F30.B7 R4.F30.B242 R4.F30.B228 R4.F30.B214 R4.F30.B200 R4.F30.B172 R4.F30.B158 R4.F30.B144 R4.F30.B130 R4.F30.B112 R4.F30.B98 R4.F30.B84 R4.F30.B70 R4.F30.B42 R4.F30.B28 R4.F30.B14 R4.F30.B0 R4.F29.B249 R4.F29.B235 R4.F29.B221 R4.F29.B207 R4.F29.B179 R4.F29.B165 R4.F29.B151 R4.F29.B137 R4.F29.B119 R4.F29.B105 R4.F29.B91 R4.F29.B77 R4.F29.B49 R4.F29.B35 R4.F29.B21 R4.F29.B7 R4.F29.B242 R4.F29.B228 R4.F29.B214 R4.F29.B200 R4.F29.B172 R4.F29.B158 R4.F29.B144 R4.F29.B130 R4.F29.B112 R4.F29.B98 R4.F29.B84 R4.F29.B70 R4.F29.B42 R4.F29.B28 R4.F29.B14 R4.F29.B0 R4.F28.B249 R4.F28.B235 R4.F28.B221 R4.F28.B207 R4.F28.B179 R4.F28.B165 R4.F28.B151 R4.F28.B137 R4.F28.B119 R4.F28.B105 R4.F28.B91 R4.F28.B77 R4.F28.B49 R4.F28.B35 R4.F28.B21 R4.F28.B7 R4.F28.B242 R4.F28.B228 R4.F28.B214 R4.F28.B200 R4.F28.B172 R4.F28.B158 R4.F28.B144 R4.F28.B130 R4.F28.B112 R4.F28.B98 R4.F28.B84 R4.F28.B70 R4.F28.B42 R4.F28.B28 R4.F28.B14 R4.F28.B0 R4.F31.B250 R4.F31.B236 R4.F31.B222 R4.F31.B208 R4.F31.B180 R4.F31.B166 R4.F31.B152 R4.F31.B138 R4.F31.B120 R4.F31.B106 R4.F31.B92 R4.F31.B78 R4.F31.B50 R4.F31.B36 R4.F31.B22 R4.F31.B8 R4.F31.B243 R4.F31.B229 R4.F31.B215 R4.F31.B201 R4.F31.B173 R4.F31.B159 R4.F31.B145 R4.F31.B131 R4.F31.B113 R4.F31.B99 R4.F31.B85 R4.F31.B71 R4.F31.B43 R4.F31.B29 R4.F31.B15 R4.F31.B1 R4.F30.B250 R4.F30.B236 R4.F30.B222 R4.F30.B208 R4.F30.B180 R4.F30.B166 R4.F30.B152 R4.F30.B138 R4.F30.B120 R4.F30.B106 R4.F30.B92 R4.F30.B78 R4.F30.B50 R4.F30.B36 R4.F30.B22 R4.F30.B8 R4.F30.B243 R4.F30.B229 R4.F30.B215 R4.F30.B201 R4.F30.B173 R4.F30.B159 R4.F30.B145 R4.F30.B131 R4.F30.B113 R4.F30.B99 R4.F30.B85 R4.F30.B71 R4.F30.B43 R4.F30.B29 R4.F30.B15 R4.F30.B1 R4.F29.B250 R4.F29.B236 R4.F29.B222 R4.F29.B208 R4.F29.B180 R4.F29.B166 R4.F29.B152 R4.F29.B138 R4.F29.B120 R4.F29.B106 R4.F29.B92 R4.F29.B78 R4.F29.B50 R4.F29.B36 R4.F29.B22 R4.F29.B8 R4.F29.B243 R4.F29.B229 R4.F29.B215 R4.F29.B201 R4.F29.B173 R4.F29.B159 R4.F29.B145 R4.F29.B131 R4.F29.B113 R4.F29.B99 R4.F29.B85 R4.F29.B71 R4.F29.B43 R4.F29.B29 R4.F29.B15 R4.F29.B1 R4.F28.B250 R4.F28.B236 R4.F28.B222 R4.F28.B208 R4.F28.B180 R4.F28.B166 R4.F28.B152 R4.F28.B138 R4.F28.B120 R4.F28.B106 R4.F28.B92 R4.F28.B78 R4.F28.B50 R4.F28.B36 R4.F28.B22 R4.F28.B8 R4.F28.B243 R4.F28.B229 R4.F28.B215 R4.F28.B201 R4.F28.B173 R4.F28.B159 R4.F28.B145 R4.F28.B131 R4.F28.B113 R4.F28.B99 R4.F28.B85 R4.F28.B71 R4.F28.B43 R4.F28.B29 R4.F28.B15 R4.F28.B1 R4.F31.B251 R4.F31.B237 R4.F31.B223 R4.F31.B209 R4.F31.B181 R4.F31.B167 R4.F31.B153 R4.F31.B139 R4.F31.B121 R4.F31.B107 R4.F31.B93 R4.F31.B79 R4.F31.B51 R4.F31.B37 R4.F31.B23 R4.F31.B9 R4.F31.B244 R4.F31.B230 R4.F31.B216 R4.F31.B202 R4.F31.B174 R4.F31.B160 R4.F31.B146 R4.F31.B132 R4.F31.B114 R4.F31.B100 R4.F31.B86 R4.F31.B72 R4.F31.B44 R4.F31.B30 R4.F31.B16 R4.F31.B2 R4.F30.B251 R4.F30.B237 R4.F30.B223 R4.F30.B209 R4.F30.B181 R4.F30.B167 R4.F30.B153 R4.F30.B139 R4.F30.B121 R4.F30.B107 R4.F30.B93 R4.F30.B79 R4.F30.B51 R4.F30.B37 R4.F30.B23 R4.F30.B9 R4.F30.B244 R4.F30.B230 R4.F30.B216 R4.F30.B202 R4.F30.B174 R4.F30.B160 R4.F30.B146 R4.F30.B132 R4.F30.B114 R4.F30.B100 R4.F30.B86 R4.F30.B72 R4.F30.B44 R4.F30.B30 R4.F30.B16 R4.F30.B2 R4.F29.B251 R4.F29.B237 R4.F29.B223 R4.F29.B209 R4.F29.B181 R4.F29.B167 R4.F29.B153 R4.F29.B139 R4.F29.B121 R4.F29.B107 R4.F29.B93 R4.F29.B79 R4.F29.B51 R4.F29.B37 R4.F29.B23 R4.F29.B9 R4.F29.B244 R4.F29.B230 R4.F29.B216 R4.F29.B202 R4.F29.B174 R4.F29.B160 R4.F29.B146 R4.F29.B132 R4.F29.B114 R4.F29.B100 R4.F29.B86 R4.F29.B72 R4.F29.B44 R4.F29.B30 R4.F29.B16 R4.F29.B2 R4.F28.B251 R4.F28.B237 R4.F28.B223 R4.F28.B209 R4.F28.B181 R4.F28.B167 R4.F28.B153 R4.F28.B139 R4.F28.B121 R4.F28.B107 R4.F28.B93 R4.F28.B79 R4.F28.B51 R4.F28.B37 R4.F28.B23 R4.F28.B9 R4.F28.B244 R4.F28.B230 R4.F28.B216 R4.F28.B202 R4.F28.B174 R4.F28.B160 R4.F28.B146 R4.F28.B132 R4.F28.B114 R4.F28.B100 R4.F28.B86 R4.F28.B72 R4.F28.B44 R4.F28.B30 R4.F28.B16 R4.F28.B2 R4.F31.B252 R4.F31.B238 R4.F31.B224 R4.F31.B210 R4.F31.B182 R4.F31.B168 R4.F31.B154 R4.F31.B140 R4.F31.B122 R4.F31.B108 R4.F31.B94 R4.F31.B80 R4.F31.B52 R4.F31.B38 R4.F31.B24 R4.F31.B10 R4.F31.B245 R4.F31.B231 R4.F31.B217 R4.F31.B203 R4.F31.B175 R4.F31.B161 R4.F31.B147 R4.F31.B133 R4.F31.B115 R4.F31.B101 R4.F31.B87 R4.F31.B73 R4.F31.B45 R4.F31.B31 R4.F31.B17 R4.F31.B3 R4.F30.B252 R4.F30.B238 R4.F30.B224 R4.F30.B210 R4.F30.B182 R4.F30.B168 R4.F30.B154 R4.F30.B140 R4.F30.B122 R4.F30.B108 R4.F30.B94 R4.F30.B80 R4.F30.B52 R4.F30.B38 R4.F30.B24 R4.F30.B10 R4.F30.B245 R4.F30.B231 R4.F30.B217 R4.F30.B203 R4.F30.B175 R4.F30.B161 R4.F30.B147 R4.F30.B133 R4.F30.B115 R4.F30.B101 R4.F30.B87 R4.F30.B73 R4.F30.B45 R4.F30.B31 R4.F30.B17 R4.F30.B3 R4.F29.B252 R4.F29.B238 R4.F29.B224 R4.F29.B210 R4.F29.B182 R4.F29.B168 R4.F29.B154 R4.F29.B140 R4.F29.B122 R4.F29.B108 R4.F29.B94 R4.F29.B80 R4.F29.B52 R4.F29.B38 R4.F29.B24 R4.F29.B10 R4.F29.B245 R4.F29.B231 R4.F29.B217 R4.F29.B203 R4.F29.B175 R4.F29.B161 R4.F29.B147 R4.F29.B133 R4.F29.B115 R4.F29.B101 R4.F29.B87 R4.F29.B73 R4.F29.B45 R4.F29.B31 R4.F29.B17 R4.F29.B3 R4.F28.B252 R4.F28.B238 R4.F28.B224 R4.F28.B210 R4.F28.B182 R4.F28.B168 R4.F28.B154 R4.F28.B140 R4.F28.B122 R4.F28.B108 R4.F28.B94 R4.F28.B80 R4.F28.B52 R4.F28.B38 R4.F28.B24 R4.F28.B10 R4.F28.B245 R4.F28.B231 R4.F28.B217 R4.F28.B203 R4.F28.B175 R4.F28.B161 R4.F28.B147 R4.F28.B133 R4.F28.B115 R4.F28.B101 R4.F28.B87 R4.F28.B73 R4.F28.B45 R4.F28.B31 R4.F28.B17 R4.F28.B3 R4.F31.B253 R4.F31.B239 R4.F31.B225 R4.F31.B211 R4.F31.B183 R4.F31.B169 R4.F31.B155 R4.F31.B141 R4.F31.B123 R4.F31.B109 R4.F31.B95 R4.F31.B81 R4.F31.B53 R4.F31.B39 R4.F31.B25 R4.F31.B11 R4.F31.B246 R4.F31.B232 R4.F31.B218 R4.F31.B204 R4.F31.B176 R4.F31.B162 R4.F31.B148 R4.F31.B134 R4.F31.B116 R4.F31.B102 R4.F31.B88 R4.F31.B74 R4.F31.B46 R4.F31.B32 R4.F31.B18 R4.F31.B4 R4.F30.B253 R4.F30.B239 R4.F30.B225 R4.F30.B211 R4.F30.B183 R4.F30.B169 R4.F30.B155 R4.F30.B141 R4.F30.B123 R4.F30.B109 R4.F30.B95 R4.F30.B81 R4.F30.B53 R4.F30.B39 R4.F30.B25 R4.F30.B11 R4.F30.B246 R4.F30.B232 R4.F30.B218 R4.F30.B204 R4.F30.B176 R4.F30.B162 R4.F30.B148 R4.F30.B134 R4.F30.B116 R4.F30.B102 R4.F30.B88 R4.F30.B74 R4.F30.B46 R4.F30.B32 R4.F30.B18 R4.F30.B4 R4.F29.B253 R4.F29.B239 R4.F29.B225 R4.F29.B211 R4.F29.B183 R4.F29.B169 R4.F29.B155 R4.F29.B141 R4.F29.B123 R4.F29.B109 R4.F29.B95 R4.F29.B81 R4.F29.B53 R4.F29.B39 R4.F29.B25 R4.F29.B11 R4.F29.B246 R4.F29.B232 R4.F29.B218 R4.F29.B204 R4.F29.B176 R4.F29.B162 R4.F29.B148 R4.F29.B134 R4.F29.B116 R4.F29.B102 R4.F29.B88 R4.F29.B74 R4.F29.B46 R4.F29.B32 R4.F29.B18 R4.F29.B4 R4.F28.B253 R4.F28.B239 R4.F28.B225 R4.F28.B211 R4.F28.B183 R4.F28.B169 R4.F28.B155 R4.F28.B141 R4.F28.B123 R4.F28.B109 R4.F28.B95 R4.F28.B81 R4.F28.B53 R4.F28.B39 R4.F28.B25 R4.F28.B11 R4.F28.B246 R4.F28.B232 R4.F28.B218 R4.F28.B204 R4.F28.B176 R4.F28.B162 R4.F28.B148 R4.F28.B134 R4.F28.B116 R4.F28.B102 R4.F28.B88 R4.F28.B74 R4.F28.B46 R4.F28.B32 R4.F28.B18 R4.F28.B4 R4.F31.B254 R4.F31.B240 R4.F31.B226 R4.F31.B212 R4.F31.B184 R4.F31.B170 R4.F31.B156 R4.F31.B142 R4.F31.B124 R4.F31.B110 R4.F31.B96 R4.F31.B82 R4.F31.B54 R4.F31.B40 R4.F31.B26 R4.F31.B12 R4.F31.B247 R4.F31.B233 R4.F31.B219 R4.F31.B205 R4.F31.B177 R4.F31.B163 R4.F31.B149 R4.F31.B135 R4.F31.B117 R4.F31.B103 R4.F31.B89 R4.F31.B75 R4.F31.B47 R4.F31.B33 R4.F31.B19 R4.F31.B5 R4.F30.B254 R4.F30.B240 R4.F30.B226 R4.F30.B212 R4.F30.B184 R4.F30.B170 R4.F30.B156 R4.F30.B142 R4.F30.B124 R4.F30.B110 R4.F30.B96 R4.F30.B82 R4.F30.B54 R4.F30.B40 R4.F30.B26 R4.F30.B12 R4.F30.B247 R4.F30.B233 R4.F30.B219 R4.F30.B205 R4.F30.B177 R4.F30.B163 R4.F30.B149 R4.F30.B135 R4.F30.B117 R4.F30.B103 R4.F30.B89 R4.F30.B75 R4.F30.B47 R4.F30.B33 R4.F30.B19 R4.F30.B5 R4.F29.B254 R4.F29.B240 R4.F29.B226 R4.F29.B212 R4.F29.B184 R4.F29.B170 R4.F29.B156 R4.F29.B142 R4.F29.B124 R4.F29.B110 R4.F29.B96 R4.F29.B82 R4.F29.B54 R4.F29.B40 R4.F29.B26 R4.F29.B12 R4.F29.B247 R4.F29.B233 R4.F29.B219 R4.F29.B205 R4.F29.B177 R4.F29.B163 R4.F29.B149 R4.F29.B135 R4.F29.B117 R4.F29.B103 R4.F29.B89 R4.F29.B75 R4.F29.B47 R4.F29.B33 R4.F29.B19 R4.F29.B5 R4.F28.B254 R4.F28.B240 R4.F28.B226 R4.F28.B212 R4.F28.B184 R4.F28.B170 R4.F28.B156 R4.F28.B142 R4.F28.B124 R4.F28.B110 R4.F28.B96 R4.F28.B82 R4.F28.B54 R4.F28.B40 R4.F28.B26 R4.F28.B12 R4.F28.B247 R4.F28.B233 R4.F28.B219 R4.F28.B205 R4.F28.B177 R4.F28.B163 R4.F28.B149 R4.F28.B135 R4.F28.B117 R4.F28.B103 R4.F28.B89 R4.F28.B75 R4.F28.B47 R4.F28.B33 R4.F28.B19 R4.F28.B5 R4.F31.B255 R4.F31.B241 R4.F31.B227 R4.F31.B213 R4.F31.B185 R4.F31.B171 R4.F31.B157 R4.F31.B143 R4.F31.B125 R4.F31.B111 R4.F31.B97 R4.F31.B83 R4.F31.B55 R4.F31.B41 R4.F31.B27 R4.F31.B13 R4.F31.B248 R4.F31.B234 R4.F31.B220 R4.F31.B206 R4.F31.B178 R4.F31.B164 R4.F31.B150 R4.F31.B136 R4.F31.B118 R4.F31.B104 R4.F31.B90 R4.F31.B76 R4.F31.B48 R4.F31.B34 R4.F31.B20 R4.F31.B6 R4.F30.B255 R4.F30.B241 R4.F30.B227 R4.F30.B213 R4.F30.B185 R4.F30.B171 R4.F30.B157 R4.F30.B143 R4.F30.B125 R4.F30.B111 R4.F30.B97 R4.F30.B83 R4.F30.B55 R4.F30.B41 R4.F30.B27 R4.F30.B13 R4.F30.B248 R4.F30.B234 R4.F30.B220 R4.F30.B206 R4.F30.B178 R4.F30.B164 R4.F30.B150 R4.F30.B136 R4.F30.B118 R4.F30.B104 R4.F30.B90 R4.F30.B76 R4.F30.B48 R4.F30.B34 R4.F30.B20 R4.F30.B6 R4.F29.B255 R4.F29.B241 R4.F29.B227 R4.F29.B213 R4.F29.B185 R4.F29.B171 R4.F29.B157 R4.F29.B143 R4.F29.B125 R4.F29.B111 R4.F29.B97 R4.F29.B83 R4.F29.B55 R4.F29.B41 R4.F29.B27 R4.F29.B13 R4.F29.B248 R4.F29.B234 R4.F29.B220 R4.F29.B206 R4.F29.B178 R4.F29.B164 R4.F29.B150 R4.F29.B136 R4.F29.B118 R4.F29.B104 R4.F29.B90 R4.F29.B76 R4.F29.B48 R4.F29.B34 R4.F29.B20 R4.F29.B6 R4.F28.B255 R4.F28.B241 R4.F28.B227 R4.F28.B213 R4.F28.B185 R4.F28.B171 R4.F28.B157 R4.F28.B143 R4.F28.B125 R4.F28.B111 R4.F28.B97 R4.F28.B83 R4.F28.B55 R4.F28.B41 R4.F28.B27 R4.F28.B13 R4.F28.B248 R4.F28.B234 R4.F28.B220 R4.F28.B206 R4.F28.B178 R4.F28.B164 R4.F28.B150 R4.F28.B136 R4.F28.B118 R4.F28.B104 R4.F28.B90 R4.F28.B76 R4.F28.B48 R4.F28.B34 R4.F28.B20 R4.F28.B6 R4.F27.B249 R4.F27.B235 R4.F27.B221 R4.F27.B207 R4.F27.B179 R4.F27.B165 R4.F27.B151 R4.F27.B137 R4.F27.B119 R4.F27.B105 R4.F27.B91 R4.F27.B77 R4.F27.B49 R4.F27.B35 R4.F27.B21 R4.F27.B7 R4.F27.B242 R4.F27.B228 R4.F27.B214 R4.F27.B200 R4.F27.B172 R4.F27.B158 R4.F27.B144 R4.F27.B130 R4.F27.B112 R4.F27.B98 R4.F27.B84 R4.F27.B70 R4.F27.B42 R4.F27.B28 R4.F27.B14 R4.F27.B0 R4.F26.B249 R4.F26.B235 R4.F26.B221 R4.F26.B207 R4.F26.B179 R4.F26.B165 R4.F26.B151 R4.F26.B137 R4.F26.B119 R4.F26.B105 R4.F26.B91 R4.F26.B77 R4.F26.B49 R4.F26.B35 R4.F26.B21 R4.F26.B7 R4.F26.B242 R4.F26.B228 R4.F26.B214 R4.F26.B200 R4.F26.B172 R4.F26.B158 R4.F26.B144 R4.F26.B130 R4.F26.B112 R4.F26.B98 R4.F26.B84 R4.F26.B70 R4.F26.B42 R4.F26.B28 R4.F26.B14 R4.F26.B0 R4.F25.B249 R4.F25.B235 R4.F25.B221 R4.F25.B207 R4.F25.B179 R4.F25.B165 R4.F25.B151 R4.F25.B137 R4.F25.B119 R4.F25.B105 R4.F25.B91 R4.F25.B77 R4.F25.B49 R4.F25.B35 R4.F25.B21 R4.F25.B7 R4.F25.B242 R4.F25.B228 R4.F25.B214 R4.F25.B200 R4.F25.B172 R4.F25.B158 R4.F25.B144 R4.F25.B130 R4.F25.B112 R4.F25.B98 R4.F25.B84 R4.F25.B70 R4.F25.B42 R4.F25.B28 R4.F25.B14 R4.F25.B0 R4.F24.B249 R4.F24.B235 R4.F24.B221 R4.F24.B207 R4.F24.B179 R4.F24.B165 R4.F24.B151 R4.F24.B137 R4.F24.B119 R4.F24.B105 R4.F24.B91 R4.F24.B77 R4.F24.B49 R4.F24.B35 R4.F24.B21 R4.F24.B7 R4.F24.B242 R4.F24.B228 R4.F24.B214 R4.F24.B200 R4.F24.B172 R4.F24.B158 R4.F24.B144 R4.F24.B130 R4.F24.B112 R4.F24.B98 R4.F24.B84 R4.F24.B70 R4.F24.B42 R4.F24.B28 R4.F24.B14 R4.F24.B0 R4.F27.B250 R4.F27.B236 R4.F27.B222 R4.F27.B208 R4.F27.B180 R4.F27.B166 R4.F27.B152 R4.F27.B138 R4.F27.B120 R4.F27.B106 R4.F27.B92 R4.F27.B78 R4.F27.B50 R4.F27.B36 R4.F27.B22 R4.F27.B8 R4.F27.B243 R4.F27.B229 R4.F27.B215 R4.F27.B201 R4.F27.B173 R4.F27.B159 R4.F27.B145 R4.F27.B131 R4.F27.B113 R4.F27.B99 R4.F27.B85 R4.F27.B71 R4.F27.B43 R4.F27.B29 R4.F27.B15 R4.F27.B1 R4.F26.B250 R4.F26.B236 R4.F26.B222 R4.F26.B208 R4.F26.B180 R4.F26.B166 R4.F26.B152 R4.F26.B138 R4.F26.B120 R4.F26.B106 R4.F26.B92 R4.F26.B78 R4.F26.B50 R4.F26.B36 R4.F26.B22 R4.F26.B8 R4.F26.B243 R4.F26.B229 R4.F26.B215 R4.F26.B201 R4.F26.B173 R4.F26.B159 R4.F26.B145 R4.F26.B131 R4.F26.B113 R4.F26.B99 R4.F26.B85 R4.F26.B71 R4.F26.B43 R4.F26.B29 R4.F26.B15 R4.F26.B1 R4.F25.B250 R4.F25.B236 R4.F25.B222 R4.F25.B208 R4.F25.B180 R4.F25.B166 R4.F25.B152 R4.F25.B138 R4.F25.B120 R4.F25.B106 R4.F25.B92 R4.F25.B78 R4.F25.B50 R4.F25.B36 R4.F25.B22 R4.F25.B8 R4.F25.B243 R4.F25.B229 R4.F25.B215 R4.F25.B201 R4.F25.B173 R4.F25.B159 R4.F25.B145 R4.F25.B131 R4.F25.B113 R4.F25.B99 R4.F25.B85 R4.F25.B71 R4.F25.B43 R4.F25.B29 R4.F25.B15 R4.F25.B1 R4.F24.B250 R4.F24.B236 R4.F24.B222 R4.F24.B208 R4.F24.B180 R4.F24.B166 R4.F24.B152 R4.F24.B138 R4.F24.B120 R4.F24.B106 R4.F24.B92 R4.F24.B78 R4.F24.B50 R4.F24.B36 R4.F24.B22 R4.F24.B8 R4.F24.B243 R4.F24.B229 R4.F24.B215 R4.F24.B201 R4.F24.B173 R4.F24.B159 R4.F24.B145 R4.F24.B131 R4.F24.B113 R4.F24.B99 R4.F24.B85 R4.F24.B71 R4.F24.B43 R4.F24.B29 R4.F24.B15 R4.F24.B1 R4.F27.B251 R4.F27.B237 R4.F27.B223 R4.F27.B209 R4.F27.B181 R4.F27.B167 R4.F27.B153 R4.F27.B139 R4.F27.B121 R4.F27.B107 R4.F27.B93 R4.F27.B79 R4.F27.B51 R4.F27.B37 R4.F27.B23 R4.F27.B9 R4.F27.B244 R4.F27.B230 R4.F27.B216 R4.F27.B202 R4.F27.B174 R4.F27.B160 R4.F27.B146 R4.F27.B132 R4.F27.B114 R4.F27.B100 R4.F27.B86 R4.F27.B72 R4.F27.B44 R4.F27.B30 R4.F27.B16 R4.F27.B2 R4.F26.B251 R4.F26.B237 R4.F26.B223 R4.F26.B209 R4.F26.B181 R4.F26.B167 R4.F26.B153 R4.F26.B139 R4.F26.B121 R4.F26.B107 R4.F26.B93 R4.F26.B79 R4.F26.B51 R4.F26.B37 R4.F26.B23 R4.F26.B9 R4.F26.B244 R4.F26.B230 R4.F26.B216 R4.F26.B202 R4.F26.B174 R4.F26.B160 R4.F26.B146 R4.F26.B132 R4.F26.B114 R4.F26.B100 R4.F26.B86 R4.F26.B72 R4.F26.B44 R4.F26.B30 R4.F26.B16 R4.F26.B2 R4.F25.B251 R4.F25.B237 R4.F25.B223 R4.F25.B209 R4.F25.B181 R4.F25.B167 R4.F25.B153 R4.F25.B139 R4.F25.B121 R4.F25.B107 R4.F25.B93 R4.F25.B79 R4.F25.B51 R4.F25.B37 R4.F25.B23 R4.F25.B9 R4.F25.B244 R4.F25.B230 R4.F25.B216 R4.F25.B202 R4.F25.B174 R4.F25.B160 R4.F25.B146 R4.F25.B132 R4.F25.B114 R4.F25.B100 R4.F25.B86 R4.F25.B72 R4.F25.B44 R4.F25.B30 R4.F25.B16 R4.F25.B2 R4.F24.B251 R4.F24.B237 R4.F24.B223 R4.F24.B209 R4.F24.B181 R4.F24.B167 R4.F24.B153 R4.F24.B139 R4.F24.B121 R4.F24.B107 R4.F24.B93 R4.F24.B79 R4.F24.B51 R4.F24.B37 R4.F24.B23 R4.F24.B9 R4.F24.B244 R4.F24.B230 R4.F24.B216 R4.F24.B202 R4.F24.B174 R4.F24.B160 R4.F24.B146 R4.F24.B132 R4.F24.B114 R4.F24.B100 R4.F24.B86 R4.F24.B72 R4.F24.B44 R4.F24.B30 R4.F24.B16 R4.F24.B2 R4.F27.B252 R4.F27.B238 R4.F27.B224 R4.F27.B210 R4.F27.B182 R4.F27.B168 R4.F27.B154 R4.F27.B140 R4.F27.B122 R4.F27.B108 R4.F27.B94 R4.F27.B80 R4.F27.B52 R4.F27.B38 R4.F27.B24 R4.F27.B10 R4.F27.B245 R4.F27.B231 R4.F27.B217 R4.F27.B203 R4.F27.B175 R4.F27.B161 R4.F27.B147 R4.F27.B133 R4.F27.B115 R4.F27.B101 R4.F27.B87 R4.F27.B73 R4.F27.B45 R4.F27.B31 R4.F27.B17 R4.F27.B3 R4.F26.B252 R4.F26.B238 R4.F26.B224 R4.F26.B210 R4.F26.B182 R4.F26.B168 R4.F26.B154 R4.F26.B140 R4.F26.B122 R4.F26.B108 R4.F26.B94 R4.F26.B80 R4.F26.B52 R4.F26.B38 R4.F26.B24 R4.F26.B10 R4.F26.B245 R4.F26.B231 R4.F26.B217 R4.F26.B203 R4.F26.B175 R4.F26.B161 R4.F26.B147 R4.F26.B133 R4.F26.B115 R4.F26.B101 R4.F26.B87 R4.F26.B73 R4.F26.B45 R4.F26.B31 R4.F26.B17 R4.F26.B3 R4.F25.B252 R4.F25.B238 R4.F25.B224 R4.F25.B210 R4.F25.B182 R4.F25.B168 R4.F25.B154 R4.F25.B140 R4.F25.B122 R4.F25.B108 R4.F25.B94 R4.F25.B80 R4.F25.B52 R4.F25.B38 R4.F25.B24 R4.F25.B10 R4.F25.B245 R4.F25.B231 R4.F25.B217 R4.F25.B203 R4.F25.B175 R4.F25.B161 R4.F25.B147 R4.F25.B133 R4.F25.B115 R4.F25.B101 R4.F25.B87 R4.F25.B73 R4.F25.B45 R4.F25.B31 R4.F25.B17 R4.F25.B3 R4.F24.B252 R4.F24.B238 R4.F24.B224 R4.F24.B210 R4.F24.B182 R4.F24.B168 R4.F24.B154 R4.F24.B140 R4.F24.B122 R4.F24.B108 R4.F24.B94 R4.F24.B80 R4.F24.B52 R4.F24.B38 R4.F24.B24 R4.F24.B10 R4.F24.B245 R4.F24.B231 R4.F24.B217 R4.F24.B203 R4.F24.B175 R4.F24.B161 R4.F24.B147 R4.F24.B133 R4.F24.B115 R4.F24.B101 R4.F24.B87 R4.F24.B73 R4.F24.B45 R4.F24.B31 R4.F24.B17 R4.F24.B3 R4.F27.B253 R4.F27.B239 R4.F27.B225 R4.F27.B211 R4.F27.B183 R4.F27.B169 R4.F27.B155 R4.F27.B141 R4.F27.B123 R4.F27.B109 R4.F27.B95 R4.F27.B81 R4.F27.B53 R4.F27.B39 R4.F27.B25 R4.F27.B11 R4.F27.B246 R4.F27.B232 R4.F27.B218 R4.F27.B204 R4.F27.B176 R4.F27.B162 R4.F27.B148 R4.F27.B134 R4.F27.B116 R4.F27.B102 R4.F27.B88 R4.F27.B74 R4.F27.B46 R4.F27.B32 R4.F27.B18 R4.F27.B4 R4.F26.B253 R4.F26.B239 R4.F26.B225 R4.F26.B211 R4.F26.B183 R4.F26.B169 R4.F26.B155 R4.F26.B141 R4.F26.B123 R4.F26.B109 R4.F26.B95 R4.F26.B81 R4.F26.B53 R4.F26.B39 R4.F26.B25 R4.F26.B11 R4.F26.B246 R4.F26.B232 R4.F26.B218 R4.F26.B204 R4.F26.B176 R4.F26.B162 R4.F26.B148 R4.F26.B134 R4.F26.B116 R4.F26.B102 R4.F26.B88 R4.F26.B74 R4.F26.B46 R4.F26.B32 R4.F26.B18 R4.F26.B4 R4.F25.B253 R4.F25.B239 R4.F25.B225 R4.F25.B211 R4.F25.B183 R4.F25.B169 R4.F25.B155 R4.F25.B141 R4.F25.B123 R4.F25.B109 R4.F25.B95 R4.F25.B81 R4.F25.B53 R4.F25.B39 R4.F25.B25 R4.F25.B11 R4.F25.B246 R4.F25.B232 R4.F25.B218 R4.F25.B204 R4.F25.B176 R4.F25.B162 R4.F25.B148 R4.F25.B134 R4.F25.B116 R4.F25.B102 R4.F25.B88 R4.F25.B74 R4.F25.B46 R4.F25.B32 R4.F25.B18 R4.F25.B4 R4.F24.B253 R4.F24.B239 R4.F24.B225 R4.F24.B211 R4.F24.B183 R4.F24.B169 R4.F24.B155 R4.F24.B141 R4.F24.B123 R4.F24.B109 R4.F24.B95 R4.F24.B81 R4.F24.B53 R4.F24.B39 R4.F24.B25 R4.F24.B11 R4.F24.B246 R4.F24.B232 R4.F24.B218 R4.F24.B204 R4.F24.B176 R4.F24.B162 R4.F24.B148 R4.F24.B134 R4.F24.B116 R4.F24.B102 R4.F24.B88 R4.F24.B74 R4.F24.B46 R4.F24.B32 R4.F24.B18 R4.F24.B4 R4.F27.B254 R4.F27.B240 R4.F27.B226 R4.F27.B212 R4.F27.B184 R4.F27.B170 R4.F27.B156 R4.F27.B142 R4.F27.B124 R4.F27.B110 R4.F27.B96 R4.F27.B82 R4.F27.B54 R4.F27.B40 R4.F27.B26 R4.F27.B12 R4.F27.B247 R4.F27.B233 R4.F27.B219 R4.F27.B205 R4.F27.B177 R4.F27.B163 R4.F27.B149 R4.F27.B135 R4.F27.B117 R4.F27.B103 R4.F27.B89 R4.F27.B75 R4.F27.B47 R4.F27.B33 R4.F27.B19 R4.F27.B5 R4.F26.B254 R4.F26.B240 R4.F26.B226 R4.F26.B212 R4.F26.B184 R4.F26.B170 R4.F26.B156 R4.F26.B142 R4.F26.B124 R4.F26.B110 R4.F26.B96 R4.F26.B82 R4.F26.B54 R4.F26.B40 R4.F26.B26 R4.F26.B12 R4.F26.B247 R4.F26.B233 R4.F26.B219 R4.F26.B205 R4.F26.B177 R4.F26.B163 R4.F26.B149 R4.F26.B135 R4.F26.B117 R4.F26.B103 R4.F26.B89 R4.F26.B75 R4.F26.B47 R4.F26.B33 R4.F26.B19 R4.F26.B5 R4.F25.B254 R4.F25.B240 R4.F25.B226 R4.F25.B212 R4.F25.B184 R4.F25.B170 R4.F25.B156 R4.F25.B142 R4.F25.B124 R4.F25.B110 R4.F25.B96 R4.F25.B82 R4.F25.B54 R4.F25.B40 R4.F25.B26 R4.F25.B12 R4.F25.B247 R4.F25.B233 R4.F25.B219 R4.F25.B205 R4.F25.B177 R4.F25.B163 R4.F25.B149 R4.F25.B135 R4.F25.B117 R4.F25.B103 R4.F25.B89 R4.F25.B75 R4.F25.B47 R4.F25.B33 R4.F25.B19 R4.F25.B5 R4.F24.B254 R4.F24.B240 R4.F24.B226 R4.F24.B212 R4.F24.B184 R4.F24.B170 R4.F24.B156 R4.F24.B142 R4.F24.B124 R4.F24.B110 R4.F24.B96 R4.F24.B82 R4.F24.B54 R4.F24.B40 R4.F24.B26 R4.F24.B12 R4.F24.B247 R4.F24.B233 R4.F24.B219 R4.F24.B205 R4.F24.B177 R4.F24.B163 R4.F24.B149 R4.F24.B135 R4.F24.B117 R4.F24.B103 R4.F24.B89 R4.F24.B75 R4.F24.B47 R4.F24.B33 R4.F24.B19 R4.F24.B5 R4.F27.B255 R4.F27.B241 R4.F27.B227 R4.F27.B213 R4.F27.B185 R4.F27.B171 R4.F27.B157 R4.F27.B143 R4.F27.B125 R4.F27.B111 R4.F27.B97 R4.F27.B83 R4.F27.B55 R4.F27.B41 R4.F27.B27 R4.F27.B13 R4.F27.B248 R4.F27.B234 R4.F27.B220 R4.F27.B206 R4.F27.B178 R4.F27.B164 R4.F27.B150 R4.F27.B136 R4.F27.B118 R4.F27.B104 R4.F27.B90 R4.F27.B76 R4.F27.B48 R4.F27.B34 R4.F27.B20 R4.F27.B6 R4.F26.B255 R4.F26.B241 R4.F26.B227 R4.F26.B213 R4.F26.B185 R4.F26.B171 R4.F26.B157 R4.F26.B143 R4.F26.B125 R4.F26.B111 R4.F26.B97 R4.F26.B83 R4.F26.B55 R4.F26.B41 R4.F26.B27 R4.F26.B13 R4.F26.B248 R4.F26.B234 R4.F26.B220 R4.F26.B206 R4.F26.B178 R4.F26.B164 R4.F26.B150 R4.F26.B136 R4.F26.B118 R4.F26.B104 R4.F26.B90 R4.F26.B76 R4.F26.B48 R4.F26.B34 R4.F26.B20 R4.F26.B6 R4.F25.B255 R4.F25.B241 R4.F25.B227 R4.F25.B213 R4.F25.B185 R4.F25.B171 R4.F25.B157 R4.F25.B143 R4.F25.B125 R4.F25.B111 R4.F25.B97 R4.F25.B83 R4.F25.B55 R4.F25.B41 R4.F25.B27 R4.F25.B13 R4.F25.B248 R4.F25.B234 R4.F25.B220 R4.F25.B206 R4.F25.B178 R4.F25.B164 R4.F25.B150 R4.F25.B136 R4.F25.B118 R4.F25.B104 R4.F25.B90 R4.F25.B76 R4.F25.B48 R4.F25.B34 R4.F25.B20 R4.F25.B6 R4.F24.B255 R4.F24.B241 R4.F24.B227 R4.F24.B213 R4.F24.B185 R4.F24.B171 R4.F24.B157 R4.F24.B143 R4.F24.B125 R4.F24.B111 R4.F24.B97 R4.F24.B83 R4.F24.B55 R4.F24.B41 R4.F24.B27 R4.F24.B13 R4.F24.B248 R4.F24.B234 R4.F24.B220 R4.F24.B206 R4.F24.B178 R4.F24.B164 R4.F24.B150 R4.F24.B136 R4.F24.B118 R4.F24.B104 R4.F24.B90 R4.F24.B76 R4.F24.B48 R4.F24.B34 R4.F24.B20 R4.F24.B6 R4.F23.B249 R4.F23.B235 R4.F23.B221 R4.F23.B207 R4.F23.B179 R4.F23.B165 R4.F23.B151 R4.F23.B137 R4.F23.B119 R4.F23.B105 R4.F23.B91 R4.F23.B77 R4.F23.B49 R4.F23.B35 R4.F23.B21 R4.F23.B7 R4.F23.B242 R4.F23.B228 R4.F23.B214 R4.F23.B200 R4.F23.B172 R4.F23.B158 R4.F23.B144 R4.F23.B130 R4.F23.B112 R4.F23.B98 R4.F23.B84 R4.F23.B70 R4.F23.B42 R4.F23.B28 R4.F23.B14 R4.F23.B0 R4.F22.B249 R4.F22.B235 R4.F22.B221 R4.F22.B207 R4.F22.B179 R4.F22.B165 R4.F22.B151 R4.F22.B137 R4.F22.B119 R4.F22.B105 R4.F22.B91 R4.F22.B77 R4.F22.B49 R4.F22.B35 R4.F22.B21 R4.F22.B7 R4.F22.B242 R4.F22.B228 R4.F22.B214 R4.F22.B200 R4.F22.B172 R4.F22.B158 R4.F22.B144 R4.F22.B130 R4.F22.B112 R4.F22.B98 R4.F22.B84 R4.F22.B70 R4.F22.B42 R4.F22.B28 R4.F22.B14 R4.F22.B0 R4.F21.B249 R4.F21.B235 R4.F21.B221 R4.F21.B207 R4.F21.B179 R4.F21.B165 R4.F21.B151 R4.F21.B137 R4.F21.B119 R4.F21.B105 R4.F21.B91 R4.F21.B77 R4.F21.B49 R4.F21.B35 R4.F21.B21 R4.F21.B7 R4.F21.B242 R4.F21.B228 R4.F21.B214 R4.F21.B200 R4.F21.B172 R4.F21.B158 R4.F21.B144 R4.F21.B130 R4.F21.B112 R4.F21.B98 R4.F21.B84 R4.F21.B70 R4.F21.B42 R4.F21.B28 R4.F21.B14 R4.F21.B0 R4.F20.B249 R4.F20.B235 R4.F20.B221 R4.F20.B207 R4.F20.B179 R4.F20.B165 R4.F20.B151 R4.F20.B137 R4.F20.B119 R4.F20.B105 R4.F20.B91 R4.F20.B77 R4.F20.B49 R4.F20.B35 R4.F20.B21 R4.F20.B7 R4.F20.B242 R4.F20.B228 R4.F20.B214 R4.F20.B200 R4.F20.B172 R4.F20.B158 R4.F20.B144 R4.F20.B130 R4.F20.B112 R4.F20.B98 R4.F20.B84 R4.F20.B70 R4.F20.B42 R4.F20.B28 R4.F20.B14 R4.F20.B0 R4.F23.B250 R4.F23.B236 R4.F23.B222 R4.F23.B208 R4.F23.B180 R4.F23.B166 R4.F23.B152 R4.F23.B138 R4.F23.B120 R4.F23.B106 R4.F23.B92 R4.F23.B78 R4.F23.B50 R4.F23.B36 R4.F23.B22 R4.F23.B8 R4.F23.B243 R4.F23.B229 R4.F23.B215 R4.F23.B201 R4.F23.B173 R4.F23.B159 R4.F23.B145 R4.F23.B131 R4.F23.B113 R4.F23.B99 R4.F23.B85 R4.F23.B71 R4.F23.B43 R4.F23.B29 R4.F23.B15 R4.F23.B1 R4.F22.B250 R4.F22.B236 R4.F22.B222 R4.F22.B208 R4.F22.B180 R4.F22.B166 R4.F22.B152 R4.F22.B138 R4.F22.B120 R4.F22.B106 R4.F22.B92 R4.F22.B78 R4.F22.B50 R4.F22.B36 R4.F22.B22 R4.F22.B8 R4.F22.B243 R4.F22.B229 R4.F22.B215 R4.F22.B201 R4.F22.B173 R4.F22.B159 R4.F22.B145 R4.F22.B131 R4.F22.B113 R4.F22.B99 R4.F22.B85 R4.F22.B71 R4.F22.B43 R4.F22.B29 R4.F22.B15 R4.F22.B1 R4.F21.B250 R4.F21.B236 R4.F21.B222 R4.F21.B208 R4.F21.B180 R4.F21.B166 R4.F21.B152 R4.F21.B138 R4.F21.B120 R4.F21.B106 R4.F21.B92 R4.F21.B78 R4.F21.B50 R4.F21.B36 R4.F21.B22 R4.F21.B8 R4.F21.B243 R4.F21.B229 R4.F21.B215 R4.F21.B201 R4.F21.B173 R4.F21.B159 R4.F21.B145 R4.F21.B131 R4.F21.B113 R4.F21.B99 R4.F21.B85 R4.F21.B71 R4.F21.B43 R4.F21.B29 R4.F21.B15 R4.F21.B1 R4.F20.B250 R4.F20.B236 R4.F20.B222 R4.F20.B208 R4.F20.B180 R4.F20.B166 R4.F20.B152 R4.F20.B138 R4.F20.B120 R4.F20.B106 R4.F20.B92 R4.F20.B78 R4.F20.B50 R4.F20.B36 R4.F20.B22 R4.F20.B8 R4.F20.B243 R4.F20.B229 R4.F20.B215 R4.F20.B201 R4.F20.B173 R4.F20.B159 R4.F20.B145 R4.F20.B131 R4.F20.B113 R4.F20.B99 R4.F20.B85 R4.F20.B71 R4.F20.B43 R4.F20.B29 R4.F20.B15 R4.F20.B1 R4.F23.B251 R4.F23.B237 R4.F23.B223 R4.F23.B209 R4.F23.B181 R4.F23.B167 R4.F23.B153 R4.F23.B139 R4.F23.B121 R4.F23.B107 R4.F23.B93 R4.F23.B79 R4.F23.B51 R4.F23.B37 R4.F23.B23 R4.F23.B9 R4.F23.B244 R4.F23.B230 R4.F23.B216 R4.F23.B202 R4.F23.B174 R4.F23.B160 R4.F23.B146 R4.F23.B132 R4.F23.B114 R4.F23.B100 R4.F23.B86 R4.F23.B72 R4.F23.B44 R4.F23.B30 R4.F23.B16 R4.F23.B2 R4.F22.B251 R4.F22.B237 R4.F22.B223 R4.F22.B209 R4.F22.B181 R4.F22.B167 R4.F22.B153 R4.F22.B139 R4.F22.B121 R4.F22.B107 R4.F22.B93 R4.F22.B79 R4.F22.B51 R4.F22.B37 R4.F22.B23 R4.F22.B9 R4.F22.B244 R4.F22.B230 R4.F22.B216 R4.F22.B202 R4.F22.B174 R4.F22.B160 R4.F22.B146 R4.F22.B132 R4.F22.B114 R4.F22.B100 R4.F22.B86 R4.F22.B72 R4.F22.B44 R4.F22.B30 R4.F22.B16 R4.F22.B2 R4.F21.B251 R4.F21.B237 R4.F21.B223 R4.F21.B209 R4.F21.B181 R4.F21.B167 R4.F21.B153 R4.F21.B139 R4.F21.B121 R4.F21.B107 R4.F21.B93 R4.F21.B79 R4.F21.B51 R4.F21.B37 R4.F21.B23 R4.F21.B9 R4.F21.B244 R4.F21.B230 R4.F21.B216 R4.F21.B202 R4.F21.B174 R4.F21.B160 R4.F21.B146 R4.F21.B132 R4.F21.B114 R4.F21.B100 R4.F21.B86 R4.F21.B72 R4.F21.B44 R4.F21.B30 R4.F21.B16 R4.F21.B2 R4.F20.B251 R4.F20.B237 R4.F20.B223 R4.F20.B209 R4.F20.B181 R4.F20.B167 R4.F20.B153 R4.F20.B139 R4.F20.B121 R4.F20.B107 R4.F20.B93 R4.F20.B79 R4.F20.B51 R4.F20.B37 R4.F20.B23 R4.F20.B9 R4.F20.B244 R4.F20.B230 R4.F20.B216 R4.F20.B202 R4.F20.B174 R4.F20.B160 R4.F20.B146 R4.F20.B132 R4.F20.B114 R4.F20.B100 R4.F20.B86 R4.F20.B72 R4.F20.B44 R4.F20.B30 R4.F20.B16 R4.F20.B2 R4.F23.B252 R4.F23.B238 R4.F23.B224 R4.F23.B210 R4.F23.B182 R4.F23.B168 R4.F23.B154 R4.F23.B140 R4.F23.B122 R4.F23.B108 R4.F23.B94 R4.F23.B80 R4.F23.B52 R4.F23.B38 R4.F23.B24 R4.F23.B10 R4.F23.B245 R4.F23.B231 R4.F23.B217 R4.F23.B203 R4.F23.B175 R4.F23.B161 R4.F23.B147 R4.F23.B133 R4.F23.B115 R4.F23.B101 R4.F23.B87 R4.F23.B73 R4.F23.B45 R4.F23.B31 R4.F23.B17 R4.F23.B3 R4.F22.B252 R4.F22.B238 R4.F22.B224 R4.F22.B210 R4.F22.B182 R4.F22.B168 R4.F22.B154 R4.F22.B140 R4.F22.B122 R4.F22.B108 R4.F22.B94 R4.F22.B80 R4.F22.B52 R4.F22.B38 R4.F22.B24 R4.F22.B10 R4.F22.B245 R4.F22.B231 R4.F22.B217 R4.F22.B203 R4.F22.B175 R4.F22.B161 R4.F22.B147 R4.F22.B133 R4.F22.B115 R4.F22.B101 R4.F22.B87 R4.F22.B73 R4.F22.B45 R4.F22.B31 R4.F22.B17 R4.F22.B3 R4.F21.B252 R4.F21.B238 R4.F21.B224 R4.F21.B210 R4.F21.B182 R4.F21.B168 R4.F21.B154 R4.F21.B140 R4.F21.B122 R4.F21.B108 R4.F21.B94 R4.F21.B80 R4.F21.B52 R4.F21.B38 R4.F21.B24 R4.F21.B10 R4.F21.B245 R4.F21.B231 R4.F21.B217 R4.F21.B203 R4.F21.B175 R4.F21.B161 R4.F21.B147 R4.F21.B133 R4.F21.B115 R4.F21.B101 R4.F21.B87 R4.F21.B73 R4.F21.B45 R4.F21.B31 R4.F21.B17 R4.F21.B3 R4.F20.B252 R4.F20.B238 R4.F20.B224 R4.F20.B210 R4.F20.B182 R4.F20.B168 R4.F20.B154 R4.F20.B140 R4.F20.B122 R4.F20.B108 R4.F20.B94 R4.F20.B80 R4.F20.B52 R4.F20.B38 R4.F20.B24 R4.F20.B10 R4.F20.B245 R4.F20.B231 R4.F20.B217 R4.F20.B203 R4.F20.B175 R4.F20.B161 R4.F20.B147 R4.F20.B133 R4.F20.B115 R4.F20.B101 R4.F20.B87 R4.F20.B73 R4.F20.B45 R4.F20.B31 R4.F20.B17 R4.F20.B3 R4.F23.B253 R4.F23.B239 R4.F23.B225 R4.F23.B211 R4.F23.B183 R4.F23.B169 R4.F23.B155 R4.F23.B141 R4.F23.B123 R4.F23.B109 R4.F23.B95 R4.F23.B81 R4.F23.B53 R4.F23.B39 R4.F23.B25 R4.F23.B11 R4.F23.B246 R4.F23.B232 R4.F23.B218 R4.F23.B204 R4.F23.B176 R4.F23.B162 R4.F23.B148 R4.F23.B134 R4.F23.B116 R4.F23.B102 R4.F23.B88 R4.F23.B74 R4.F23.B46 R4.F23.B32 R4.F23.B18 R4.F23.B4 R4.F22.B253 R4.F22.B239 R4.F22.B225 R4.F22.B211 R4.F22.B183 R4.F22.B169 R4.F22.B155 R4.F22.B141 R4.F22.B123 R4.F22.B109 R4.F22.B95 R4.F22.B81 R4.F22.B53 R4.F22.B39 R4.F22.B25 R4.F22.B11 R4.F22.B246 R4.F22.B232 R4.F22.B218 R4.F22.B204 R4.F22.B176 R4.F22.B162 R4.F22.B148 R4.F22.B134 R4.F22.B116 R4.F22.B102 R4.F22.B88 R4.F22.B74 R4.F22.B46 R4.F22.B32 R4.F22.B18 R4.F22.B4 R4.F21.B253 R4.F21.B239 R4.F21.B225 R4.F21.B211 R4.F21.B183 R4.F21.B169 R4.F21.B155 R4.F21.B141 R4.F21.B123 R4.F21.B109 R4.F21.B95 R4.F21.B81 R4.F21.B53 R4.F21.B39 R4.F21.B25 R4.F21.B11 R4.F21.B246 R4.F21.B232 R4.F21.B218 R4.F21.B204 R4.F21.B176 R4.F21.B162 R4.F21.B148 R4.F21.B134 R4.F21.B116 R4.F21.B102 R4.F21.B88 R4.F21.B74 R4.F21.B46 R4.F21.B32 R4.F21.B18 R4.F21.B4 R4.F20.B253 R4.F20.B239 R4.F20.B225 R4.F20.B211 R4.F20.B183 R4.F20.B169 R4.F20.B155 R4.F20.B141 R4.F20.B123 R4.F20.B109 R4.F20.B95 R4.F20.B81 R4.F20.B53 R4.F20.B39 R4.F20.B25 R4.F20.B11 R4.F20.B246 R4.F20.B232 R4.F20.B218 R4.F20.B204 R4.F20.B176 R4.F20.B162 R4.F20.B148 R4.F20.B134 R4.F20.B116 R4.F20.B102 R4.F20.B88 R4.F20.B74 R4.F20.B46 R4.F20.B32 R4.F20.B18 R4.F20.B4 R4.F23.B254 R4.F23.B240 R4.F23.B226 R4.F23.B212 R4.F23.B184 R4.F23.B170 R4.F23.B156 R4.F23.B142 R4.F23.B124 R4.F23.B110 R4.F23.B96 R4.F23.B82 R4.F23.B54 R4.F23.B40 R4.F23.B26 R4.F23.B12 R4.F23.B247 R4.F23.B233 R4.F23.B219 R4.F23.B205 R4.F23.B177 R4.F23.B163 R4.F23.B149 R4.F23.B135 R4.F23.B117 R4.F23.B103 R4.F23.B89 R4.F23.B75 R4.F23.B47 R4.F23.B33 R4.F23.B19 R4.F23.B5 R4.F22.B254 R4.F22.B240 R4.F22.B226 R4.F22.B212 R4.F22.B184 R4.F22.B170 R4.F22.B156 R4.F22.B142 R4.F22.B124 R4.F22.B110 R4.F22.B96 R4.F22.B82 R4.F22.B54 R4.F22.B40 R4.F22.B26 R4.F22.B12 R4.F22.B247 R4.F22.B233 R4.F22.B219 R4.F22.B205 R4.F22.B177 R4.F22.B163 R4.F22.B149 R4.F22.B135 R4.F22.B117 R4.F22.B103 R4.F22.B89 R4.F22.B75 R4.F22.B47 R4.F22.B33 R4.F22.B19 R4.F22.B5 R4.F21.B254 R4.F21.B240 R4.F21.B226 R4.F21.B212 R4.F21.B184 R4.F21.B170 R4.F21.B156 R4.F21.B142 R4.F21.B124 R4.F21.B110 R4.F21.B96 R4.F21.B82 R4.F21.B54 R4.F21.B40 R4.F21.B26 R4.F21.B12 R4.F21.B247 R4.F21.B233 R4.F21.B219 R4.F21.B205 R4.F21.B177 R4.F21.B163 R4.F21.B149 R4.F21.B135 R4.F21.B117 R4.F21.B103 R4.F21.B89 R4.F21.B75 R4.F21.B47 R4.F21.B33 R4.F21.B19 R4.F21.B5 R4.F20.B254 R4.F20.B240 R4.F20.B226 R4.F20.B212 R4.F20.B184 R4.F20.B170 R4.F20.B156 R4.F20.B142 R4.F20.B124 R4.F20.B110 R4.F20.B96 R4.F20.B82 R4.F20.B54 R4.F20.B40 R4.F20.B26 R4.F20.B12 R4.F20.B247 R4.F20.B233 R4.F20.B219 R4.F20.B205 R4.F20.B177 R4.F20.B163 R4.F20.B149 R4.F20.B135 R4.F20.B117 R4.F20.B103 R4.F20.B89 R4.F20.B75 R4.F20.B47 R4.F20.B33 R4.F20.B19 R4.F20.B5 R4.F23.B255 R4.F23.B241 R4.F23.B227 R4.F23.B213 R4.F23.B185 R4.F23.B171 R4.F23.B157 R4.F23.B143 R4.F23.B125 R4.F23.B111 R4.F23.B97 R4.F23.B83 R4.F23.B55 R4.F23.B41 R4.F23.B27 R4.F23.B13 R4.F23.B248 R4.F23.B234 R4.F23.B220 R4.F23.B206 R4.F23.B178 R4.F23.B164 R4.F23.B150 R4.F23.B136 R4.F23.B118 R4.F23.B104 R4.F23.B90 R4.F23.B76 R4.F23.B48 R4.F23.B34 R4.F23.B20 R4.F23.B6 R4.F22.B255 R4.F22.B241 R4.F22.B227 R4.F22.B213 R4.F22.B185 R4.F22.B171 R4.F22.B157 R4.F22.B143 R4.F22.B125 R4.F22.B111 R4.F22.B97 R4.F22.B83 R4.F22.B55 R4.F22.B41 R4.F22.B27 R4.F22.B13 R4.F22.B248 R4.F22.B234 R4.F22.B220 R4.F22.B206 R4.F22.B178 R4.F22.B164 R4.F22.B150 R4.F22.B136 R4.F22.B118 R4.F22.B104 R4.F22.B90 R4.F22.B76 R4.F22.B48 R4.F22.B34 R4.F22.B20 R4.F22.B6 R4.F21.B255 R4.F21.B241 R4.F21.B227 R4.F21.B213 R4.F21.B185 R4.F21.B171 R4.F21.B157 R4.F21.B143 R4.F21.B125 R4.F21.B111 R4.F21.B97 R4.F21.B83 R4.F21.B55 R4.F21.B41 R4.F21.B27 R4.F21.B13 R4.F21.B248 R4.F21.B234 R4.F21.B220 R4.F21.B206 R4.F21.B178 R4.F21.B164 R4.F21.B150 R4.F21.B136 R4.F21.B118 R4.F21.B104 R4.F21.B90 R4.F21.B76 R4.F21.B48 R4.F21.B34 R4.F21.B20 R4.F21.B6 R4.F20.B255 R4.F20.B241 R4.F20.B227 R4.F20.B213 R4.F20.B185 R4.F20.B171 R4.F20.B157 R4.F20.B143 R4.F20.B125 R4.F20.B111 R4.F20.B97 R4.F20.B83 R4.F20.B55 R4.F20.B41 R4.F20.B27 R4.F20.B13 R4.F20.B248 R4.F20.B234 R4.F20.B220 R4.F20.B206 R4.F20.B178 R4.F20.B164 R4.F20.B150 R4.F20.B136 R4.F20.B118 R4.F20.B104 R4.F20.B90 R4.F20.B76 R4.F20.B48 R4.F20.B34 R4.F20.B20 R4.F20.B6 R4.F19.B249 R4.F19.B235 R4.F19.B221 R4.F19.B207 R4.F19.B179 R4.F19.B165 R4.F19.B151 R4.F19.B137 R4.F19.B119 R4.F19.B105 R4.F19.B91 R4.F19.B77 R4.F19.B49 R4.F19.B35 R4.F19.B21 R4.F19.B7 R4.F19.B242 R4.F19.B228 R4.F19.B214 R4.F19.B200 R4.F19.B172 R4.F19.B158 R4.F19.B144 R4.F19.B130 R4.F19.B112 R4.F19.B98 R4.F19.B84 R4.F19.B70 R4.F19.B42 R4.F19.B28 R4.F19.B14 R4.F19.B0 R4.F18.B249 R4.F18.B235 R4.F18.B221 R4.F18.B207 R4.F18.B179 R4.F18.B165 R4.F18.B151 R4.F18.B137 R4.F18.B119 R4.F18.B105 R4.F18.B91 R4.F18.B77 R4.F18.B49 R4.F18.B35 R4.F18.B21 R4.F18.B7 R4.F18.B242 R4.F18.B228 R4.F18.B214 R4.F18.B200 R4.F18.B172 R4.F18.B158 R4.F18.B144 R4.F18.B130 R4.F18.B112 R4.F18.B98 R4.F18.B84 R4.F18.B70 R4.F18.B42 R4.F18.B28 R4.F18.B14 R4.F18.B0 R4.F17.B249 R4.F17.B235 R4.F17.B221 R4.F17.B207 R4.F17.B179 R4.F17.B165 R4.F17.B151 R4.F17.B137 R4.F17.B119 R4.F17.B105 R4.F17.B91 R4.F17.B77 R4.F17.B49 R4.F17.B35 R4.F17.B21 R4.F17.B7 R4.F17.B242 R4.F17.B228 R4.F17.B214 R4.F17.B200 R4.F17.B172 R4.F17.B158 R4.F17.B144 R4.F17.B130 R4.F17.B112 R4.F17.B98 R4.F17.B84 R4.F17.B70 R4.F17.B42 R4.F17.B28 R4.F17.B14 R4.F17.B0 R4.F16.B249 R4.F16.B235 R4.F16.B221 R4.F16.B207 R4.F16.B179 R4.F16.B165 R4.F16.B151 R4.F16.B137 R4.F16.B119 R4.F16.B105 R4.F16.B91 R4.F16.B77 R4.F16.B49 R4.F16.B35 R4.F16.B21 R4.F16.B7 R4.F16.B242 R4.F16.B228 R4.F16.B214 R4.F16.B200 R4.F16.B172 R4.F16.B158 R4.F16.B144 R4.F16.B130 R4.F16.B112 R4.F16.B98 R4.F16.B84 R4.F16.B70 R4.F16.B42 R4.F16.B28 R4.F16.B14 R4.F16.B0 R4.F19.B250 R4.F19.B236 R4.F19.B222 R4.F19.B208 R4.F19.B180 R4.F19.B166 R4.F19.B152 R4.F19.B138 R4.F19.B120 R4.F19.B106 R4.F19.B92 R4.F19.B78 R4.F19.B50 R4.F19.B36 R4.F19.B22 R4.F19.B8 R4.F19.B243 R4.F19.B229 R4.F19.B215 R4.F19.B201 R4.F19.B173 R4.F19.B159 R4.F19.B145 R4.F19.B131 R4.F19.B113 R4.F19.B99 R4.F19.B85 R4.F19.B71 R4.F19.B43 R4.F19.B29 R4.F19.B15 R4.F19.B1 R4.F18.B250 R4.F18.B236 R4.F18.B222 R4.F18.B208 R4.F18.B180 R4.F18.B166 R4.F18.B152 R4.F18.B138 R4.F18.B120 R4.F18.B106 R4.F18.B92 R4.F18.B78 R4.F18.B50 R4.F18.B36 R4.F18.B22 R4.F18.B8 R4.F18.B243 R4.F18.B229 R4.F18.B215 R4.F18.B201 R4.F18.B173 R4.F18.B159 R4.F18.B145 R4.F18.B131 R4.F18.B113 R4.F18.B99 R4.F18.B85 R4.F18.B71 R4.F18.B43 R4.F18.B29 R4.F18.B15 R4.F18.B1 R4.F17.B250 R4.F17.B236 R4.F17.B222 R4.F17.B208 R4.F17.B180 R4.F17.B166 R4.F17.B152 R4.F17.B138 R4.F17.B120 R4.F17.B106 R4.F17.B92 R4.F17.B78 R4.F17.B50 R4.F17.B36 R4.F17.B22 R4.F17.B8 R4.F17.B243 R4.F17.B229 R4.F17.B215 R4.F17.B201 R4.F17.B173 R4.F17.B159 R4.F17.B145 R4.F17.B131 R4.F17.B113 R4.F17.B99 R4.F17.B85 R4.F17.B71 R4.F17.B43 R4.F17.B29 R4.F17.B15 R4.F17.B1 R4.F16.B250 R4.F16.B236 R4.F16.B222 R4.F16.B208 R4.F16.B180 R4.F16.B166 R4.F16.B152 R4.F16.B138 R4.F16.B120 R4.F16.B106 R4.F16.B92 R4.F16.B78 R4.F16.B50 R4.F16.B36 R4.F16.B22 R4.F16.B8 R4.F16.B243 R4.F16.B229 R4.F16.B215 R4.F16.B201 R4.F16.B173 R4.F16.B159 R4.F16.B145 R4.F16.B131 R4.F16.B113 R4.F16.B99 R4.F16.B85 R4.F16.B71 R4.F16.B43 R4.F16.B29 R4.F16.B15 R4.F16.B1 R4.F19.B251 R4.F19.B237 R4.F19.B223 R4.F19.B209 R4.F19.B181 R4.F19.B167 R4.F19.B153 R4.F19.B139 R4.F19.B121 R4.F19.B107 R4.F19.B93 R4.F19.B79 R4.F19.B51 R4.F19.B37 R4.F19.B23 R4.F19.B9 R4.F19.B244 R4.F19.B230 R4.F19.B216 R4.F19.B202 R4.F19.B174 R4.F19.B160 R4.F19.B146 R4.F19.B132 R4.F19.B114 R4.F19.B100 R4.F19.B86 R4.F19.B72 R4.F19.B44 R4.F19.B30 R4.F19.B16 R4.F19.B2 R4.F18.B251 R4.F18.B237 R4.F18.B223 R4.F18.B209 R4.F18.B181 R4.F18.B167 R4.F18.B153 R4.F18.B139 R4.F18.B121 R4.F18.B107 R4.F18.B93 R4.F18.B79 R4.F18.B51 R4.F18.B37 R4.F18.B23 R4.F18.B9 R4.F18.B244 R4.F18.B230 R4.F18.B216 R4.F18.B202 R4.F18.B174 R4.F18.B160 R4.F18.B146 R4.F18.B132 R4.F18.B114 R4.F18.B100 R4.F18.B86 R4.F18.B72 R4.F18.B44 R4.F18.B30 R4.F18.B16 R4.F18.B2 R4.F17.B251 R4.F17.B237 R4.F17.B223 R4.F17.B209 R4.F17.B181 R4.F17.B167 R4.F17.B153 R4.F17.B139 R4.F17.B121 R4.F17.B107 R4.F17.B93 R4.F17.B79 R4.F17.B51 R4.F17.B37 R4.F17.B23 R4.F17.B9 R4.F17.B244 R4.F17.B230 R4.F17.B216 R4.F17.B202 R4.F17.B174 R4.F17.B160 R4.F17.B146 R4.F17.B132 R4.F17.B114 R4.F17.B100 R4.F17.B86 R4.F17.B72 R4.F17.B44 R4.F17.B30 R4.F17.B16 R4.F17.B2 R4.F16.B251 R4.F16.B237 R4.F16.B223 R4.F16.B209 R4.F16.B181 R4.F16.B167 R4.F16.B153 R4.F16.B139 R4.F16.B121 R4.F16.B107 R4.F16.B93 R4.F16.B79 R4.F16.B51 R4.F16.B37 R4.F16.B23 R4.F16.B9 R4.F16.B244 R4.F16.B230 R4.F16.B216 R4.F16.B202 R4.F16.B174 R4.F16.B160 R4.F16.B146 R4.F16.B132 R4.F16.B114 R4.F16.B100 R4.F16.B86 R4.F16.B72 R4.F16.B44 R4.F16.B30 R4.F16.B16 R4.F16.B2 R4.F19.B252 R4.F19.B238 R4.F19.B224 R4.F19.B210 R4.F19.B182 R4.F19.B168 R4.F19.B154 R4.F19.B140 R4.F19.B122 R4.F19.B108 R4.F19.B94 R4.F19.B80 R4.F19.B52 R4.F19.B38 R4.F19.B24 R4.F19.B10 R4.F19.B245 R4.F19.B231 R4.F19.B217 R4.F19.B203 R4.F19.B175 R4.F19.B161 R4.F19.B147 R4.F19.B133 R4.F19.B115 R4.F19.B101 R4.F19.B87 R4.F19.B73 R4.F19.B45 R4.F19.B31 R4.F19.B17 R4.F19.B3 R4.F18.B252 R4.F18.B238 R4.F18.B224 R4.F18.B210 R4.F18.B182 R4.F18.B168 R4.F18.B154 R4.F18.B140 R4.F18.B122 R4.F18.B108 R4.F18.B94 R4.F18.B80 R4.F18.B52 R4.F18.B38 R4.F18.B24 R4.F18.B10 R4.F18.B245 R4.F18.B231 R4.F18.B217 R4.F18.B203 R4.F18.B175 R4.F18.B161 R4.F18.B147 R4.F18.B133 R4.F18.B115 R4.F18.B101 R4.F18.B87 R4.F18.B73 R4.F18.B45 R4.F18.B31 R4.F18.B17 R4.F18.B3 R4.F17.B252 R4.F17.B238 R4.F17.B224 R4.F17.B210 R4.F17.B182 R4.F17.B168 R4.F17.B154 R4.F17.B140 R4.F17.B122 R4.F17.B108 R4.F17.B94 R4.F17.B80 R4.F17.B52 R4.F17.B38 R4.F17.B24 R4.F17.B10 R4.F17.B245 R4.F17.B231 R4.F17.B217 R4.F17.B203 R4.F17.B175 R4.F17.B161 R4.F17.B147 R4.F17.B133 R4.F17.B115 R4.F17.B101 R4.F17.B87 R4.F17.B73 R4.F17.B45 R4.F17.B31 R4.F17.B17 R4.F17.B3 R4.F16.B252 R4.F16.B238 R4.F16.B224 R4.F16.B210 R4.F16.B182 R4.F16.B168 R4.F16.B154 R4.F16.B140 R4.F16.B122 R4.F16.B108 R4.F16.B94 R4.F16.B80 R4.F16.B52 R4.F16.B38 R4.F16.B24 R4.F16.B10 R4.F16.B245 R4.F16.B231 R4.F16.B217 R4.F16.B203 R4.F16.B175 R4.F16.B161 R4.F16.B147 R4.F16.B133 R4.F16.B115 R4.F16.B101 R4.F16.B87 R4.F16.B73 R4.F16.B45 R4.F16.B31 R4.F16.B17 R4.F16.B3 R4.F19.B253 R4.F19.B239 R4.F19.B225 R4.F19.B211 R4.F19.B183 R4.F19.B169 R4.F19.B155 R4.F19.B141 R4.F19.B123 R4.F19.B109 R4.F19.B95 R4.F19.B81 R4.F19.B53 R4.F19.B39 R4.F19.B25 R4.F19.B11 R4.F19.B246 R4.F19.B232 R4.F19.B218 R4.F19.B204 R4.F19.B176 R4.F19.B162 R4.F19.B148 R4.F19.B134 R4.F19.B116 R4.F19.B102 R4.F19.B88 R4.F19.B74 R4.F19.B46 R4.F19.B32 R4.F19.B18 R4.F19.B4 R4.F18.B253 R4.F18.B239 R4.F18.B225 R4.F18.B211 R4.F18.B183 R4.F18.B169 R4.F18.B155 R4.F18.B141 R4.F18.B123 R4.F18.B109 R4.F18.B95 R4.F18.B81 R4.F18.B53 R4.F18.B39 R4.F18.B25 R4.F18.B11 R4.F18.B246 R4.F18.B232 R4.F18.B218 R4.F18.B204 R4.F18.B176 R4.F18.B162 R4.F18.B148 R4.F18.B134 R4.F18.B116 R4.F18.B102 R4.F18.B88 R4.F18.B74 R4.F18.B46 R4.F18.B32 R4.F18.B18 R4.F18.B4 R4.F17.B253 R4.F17.B239 R4.F17.B225 R4.F17.B211 R4.F17.B183 R4.F17.B169 R4.F17.B155 R4.F17.B141 R4.F17.B123 R4.F17.B109 R4.F17.B95 R4.F17.B81 R4.F17.B53 R4.F17.B39 R4.F17.B25 R4.F17.B11 R4.F17.B246 R4.F17.B232 R4.F17.B218 R4.F17.B204 R4.F17.B176 R4.F17.B162 R4.F17.B148 R4.F17.B134 R4.F17.B116 R4.F17.B102 R4.F17.B88 R4.F17.B74 R4.F17.B46 R4.F17.B32 R4.F17.B18 R4.F17.B4 R4.F16.B253 R4.F16.B239 R4.F16.B225 R4.F16.B211 R4.F16.B183 R4.F16.B169 R4.F16.B155 R4.F16.B141 R4.F16.B123 R4.F16.B109 R4.F16.B95 R4.F16.B81 R4.F16.B53 R4.F16.B39 R4.F16.B25 R4.F16.B11 R4.F16.B246 R4.F16.B232 R4.F16.B218 R4.F16.B204 R4.F16.B176 R4.F16.B162 R4.F16.B148 R4.F16.B134 R4.F16.B116 R4.F16.B102 R4.F16.B88 R4.F16.B74 R4.F16.B46 R4.F16.B32 R4.F16.B18 R4.F16.B4 R4.F19.B254 R4.F19.B240 R4.F19.B226 R4.F19.B212 R4.F19.B184 R4.F19.B170 R4.F19.B156 R4.F19.B142 R4.F19.B124 R4.F19.B110 R4.F19.B96 R4.F19.B82 R4.F19.B54 R4.F19.B40 R4.F19.B26 R4.F19.B12 R4.F19.B247 R4.F19.B233 R4.F19.B219 R4.F19.B205 R4.F19.B177 R4.F19.B163 R4.F19.B149 R4.F19.B135 R4.F19.B117 R4.F19.B103 R4.F19.B89 R4.F19.B75 R4.F19.B47 R4.F19.B33 R4.F19.B19 R4.F19.B5 R4.F18.B254 R4.F18.B240 R4.F18.B226 R4.F18.B212 R4.F18.B184 R4.F18.B170 R4.F18.B156 R4.F18.B142 R4.F18.B124 R4.F18.B110 R4.F18.B96 R4.F18.B82 R4.F18.B54 R4.F18.B40 R4.F18.B26 R4.F18.B12 R4.F18.B247 R4.F18.B233 R4.F18.B219 R4.F18.B205 R4.F18.B177 R4.F18.B163 R4.F18.B149 R4.F18.B135 R4.F18.B117 R4.F18.B103 R4.F18.B89 R4.F18.B75 R4.F18.B47 R4.F18.B33 R4.F18.B19 R4.F18.B5 R4.F17.B254 R4.F17.B240 R4.F17.B226 R4.F17.B212 R4.F17.B184 R4.F17.B170 R4.F17.B156 R4.F17.B142 R4.F17.B124 R4.F17.B110 R4.F17.B96 R4.F17.B82 R4.F17.B54 R4.F17.B40 R4.F17.B26 R4.F17.B12 R4.F17.B247 R4.F17.B233 R4.F17.B219 R4.F17.B205 R4.F17.B177 R4.F17.B163 R4.F17.B149 R4.F17.B135 R4.F17.B117 R4.F17.B103 R4.F17.B89 R4.F17.B75 R4.F17.B47 R4.F17.B33 R4.F17.B19 R4.F17.B5 R4.F16.B254 R4.F16.B240 R4.F16.B226 R4.F16.B212 R4.F16.B184 R4.F16.B170 R4.F16.B156 R4.F16.B142 R4.F16.B124 R4.F16.B110 R4.F16.B96 R4.F16.B82 R4.F16.B54 R4.F16.B40 R4.F16.B26 R4.F16.B12 R4.F16.B247 R4.F16.B233 R4.F16.B219 R4.F16.B205 R4.F16.B177 R4.F16.B163 R4.F16.B149 R4.F16.B135 R4.F16.B117 R4.F16.B103 R4.F16.B89 R4.F16.B75 R4.F16.B47 R4.F16.B33 R4.F16.B19 R4.F16.B5 R4.F19.B255 R4.F19.B241 R4.F19.B227 R4.F19.B213 R4.F19.B185 R4.F19.B171 R4.F19.B157 R4.F19.B143 R4.F19.B125 R4.F19.B111 R4.F19.B97 R4.F19.B83 R4.F19.B55 R4.F19.B41 R4.F19.B27 R4.F19.B13 R4.F19.B248 R4.F19.B234 R4.F19.B220 R4.F19.B206 R4.F19.B178 R4.F19.B164 R4.F19.B150 R4.F19.B136 R4.F19.B118 R4.F19.B104 R4.F19.B90 R4.F19.B76 R4.F19.B48 R4.F19.B34 R4.F19.B20 R4.F19.B6 R4.F18.B255 R4.F18.B241 R4.F18.B227 R4.F18.B213 R4.F18.B185 R4.F18.B171 R4.F18.B157 R4.F18.B143 R4.F18.B125 R4.F18.B111 R4.F18.B97 R4.F18.B83 R4.F18.B55 R4.F18.B41 R4.F18.B27 R4.F18.B13 R4.F18.B248 R4.F18.B234 R4.F18.B220 R4.F18.B206 R4.F18.B178 R4.F18.B164 R4.F18.B150 R4.F18.B136 R4.F18.B118 R4.F18.B104 R4.F18.B90 R4.F18.B76 R4.F18.B48 R4.F18.B34 R4.F18.B20 R4.F18.B6 R4.F17.B255 R4.F17.B241 R4.F17.B227 R4.F17.B213 R4.F17.B185 R4.F17.B171 R4.F17.B157 R4.F17.B143 R4.F17.B125 R4.F17.B111 R4.F17.B97 R4.F17.B83 R4.F17.B55 R4.F17.B41 R4.F17.B27 R4.F17.B13 R4.F17.B248 R4.F17.B234 R4.F17.B220 R4.F17.B206 R4.F17.B178 R4.F17.B164 R4.F17.B150 R4.F17.B136 R4.F17.B118 R4.F17.B104 R4.F17.B90 R4.F17.B76 R4.F17.B48 R4.F17.B34 R4.F17.B20 R4.F17.B6 R4.F16.B255 R4.F16.B241 R4.F16.B227 R4.F16.B213 R4.F16.B185 R4.F16.B171 R4.F16.B157 R4.F16.B143 R4.F16.B125 R4.F16.B111 R4.F16.B97 R4.F16.B83 R4.F16.B55 R4.F16.B41 R4.F16.B27 R4.F16.B13 R4.F16.B248 R4.F16.B234 R4.F16.B220 R4.F16.B206 R4.F16.B178 R4.F16.B164 R4.F16.B150 R4.F16.B136 R4.F16.B118 R4.F16.B104 R4.F16.B90 R4.F16.B76 R4.F16.B48 R4.F16.B34 R4.F16.B20 R4.F16.B6 R4.F15.B249 R4.F15.B235 R4.F15.B221 R4.F15.B207 R4.F15.B179 R4.F15.B165 R4.F15.B151 R4.F15.B137 R4.F15.B119 R4.F15.B105 R4.F15.B91 R4.F15.B77 R4.F15.B49 R4.F15.B35 R4.F15.B21 R4.F15.B7 R4.F15.B242 R4.F15.B228 R4.F15.B214 R4.F15.B200 R4.F15.B172 R4.F15.B158 R4.F15.B144 R4.F15.B130 R4.F15.B112 R4.F15.B98 R4.F15.B84 R4.F15.B70 R4.F15.B42 R4.F15.B28 R4.F15.B14 R4.F15.B0 R4.F14.B249 R4.F14.B235 R4.F14.B221 R4.F14.B207 R4.F14.B179 R4.F14.B165 R4.F14.B151 R4.F14.B137 R4.F14.B119 R4.F14.B105 R4.F14.B91 R4.F14.B77 R4.F14.B49 R4.F14.B35 R4.F14.B21 R4.F14.B7 R4.F14.B242 R4.F14.B228 R4.F14.B214 R4.F14.B200 R4.F14.B172 R4.F14.B158 R4.F14.B144 R4.F14.B130 R4.F14.B112 R4.F14.B98 R4.F14.B84 R4.F14.B70 R4.F14.B42 R4.F14.B28 R4.F14.B14 R4.F14.B0 R4.F13.B249 R4.F13.B235 R4.F13.B221 R4.F13.B207 R4.F13.B179 R4.F13.B165 R4.F13.B151 R4.F13.B137 R4.F13.B119 R4.F13.B105 R4.F13.B91 R4.F13.B77 R4.F13.B49 R4.F13.B35 R4.F13.B21 R4.F13.B7 R4.F13.B242 R4.F13.B228 R4.F13.B214 R4.F13.B200 R4.F13.B172 R4.F13.B158 R4.F13.B144 R4.F13.B130 R4.F13.B112 R4.F13.B98 R4.F13.B84 R4.F13.B70 R4.F13.B42 R4.F13.B28 R4.F13.B14 R4.F13.B0 R4.F12.B249 R4.F12.B235 R4.F12.B221 R4.F12.B207 R4.F12.B179 R4.F12.B165 R4.F12.B151 R4.F12.B137 R4.F12.B119 R4.F12.B105 R4.F12.B91 R4.F12.B77 R4.F12.B49 R4.F12.B35 R4.F12.B21 R4.F12.B7 R4.F12.B242 R4.F12.B228 R4.F12.B214 R4.F12.B200 R4.F12.B172 R4.F12.B158 R4.F12.B144 R4.F12.B130 R4.F12.B112 R4.F12.B98 R4.F12.B84 R4.F12.B70 R4.F12.B42 R4.F12.B28 R4.F12.B14 R4.F12.B0 R4.F15.B250 R4.F15.B236 R4.F15.B222 R4.F15.B208 R4.F15.B180 R4.F15.B166 R4.F15.B152 R4.F15.B138 R4.F15.B120 R4.F15.B106 R4.F15.B92 R4.F15.B78 R4.F15.B50 R4.F15.B36 R4.F15.B22 R4.F15.B8 R4.F15.B243 R4.F15.B229 R4.F15.B215 R4.F15.B201 R4.F15.B173 R4.F15.B159 R4.F15.B145 R4.F15.B131 R4.F15.B113 R4.F15.B99 R4.F15.B85 R4.F15.B71 R4.F15.B43 R4.F15.B29 R4.F15.B15 R4.F15.B1 R4.F14.B250 R4.F14.B236 R4.F14.B222 R4.F14.B208 R4.F14.B180 R4.F14.B166 R4.F14.B152 R4.F14.B138 R4.F14.B120 R4.F14.B106 R4.F14.B92 R4.F14.B78 R4.F14.B50 R4.F14.B36 R4.F14.B22 R4.F14.B8 R4.F14.B243 R4.F14.B229 R4.F14.B215 R4.F14.B201 R4.F14.B173 R4.F14.B159 R4.F14.B145 R4.F14.B131 R4.F14.B113 R4.F14.B99 R4.F14.B85 R4.F14.B71 R4.F14.B43 R4.F14.B29 R4.F14.B15 R4.F14.B1 R4.F13.B250 R4.F13.B236 R4.F13.B222 R4.F13.B208 R4.F13.B180 R4.F13.B166 R4.F13.B152 R4.F13.B138 R4.F13.B120 R4.F13.B106 R4.F13.B92 R4.F13.B78 R4.F13.B50 R4.F13.B36 R4.F13.B22 R4.F13.B8 R4.F13.B243 R4.F13.B229 R4.F13.B215 R4.F13.B201 R4.F13.B173 R4.F13.B159 R4.F13.B145 R4.F13.B131 R4.F13.B113 R4.F13.B99 R4.F13.B85 R4.F13.B71 R4.F13.B43 R4.F13.B29 R4.F13.B15 R4.F13.B1 R4.F12.B250 R4.F12.B236 R4.F12.B222 R4.F12.B208 R4.F12.B180 R4.F12.B166 R4.F12.B152 R4.F12.B138 R4.F12.B120 R4.F12.B106 R4.F12.B92 R4.F12.B78 R4.F12.B50 R4.F12.B36 R4.F12.B22 R4.F12.B8 R4.F12.B243 R4.F12.B229 R4.F12.B215 R4.F12.B201 R4.F12.B173 R4.F12.B159 R4.F12.B145 R4.F12.B131 R4.F12.B113 R4.F12.B99 R4.F12.B85 R4.F12.B71 R4.F12.B43 R4.F12.B29 R4.F12.B15 R4.F12.B1 R4.F15.B251 R4.F15.B237 R4.F15.B223 R4.F15.B209 R4.F15.B181 R4.F15.B167 R4.F15.B153 R4.F15.B139 R4.F15.B121 R4.F15.B107 R4.F15.B93 R4.F15.B79 R4.F15.B51 R4.F15.B37 R4.F15.B23 R4.F15.B9 R4.F15.B244 R4.F15.B230 R4.F15.B216 R4.F15.B202 R4.F15.B174 R4.F15.B160 R4.F15.B146 R4.F15.B132 R4.F15.B114 R4.F15.B100 R4.F15.B86 R4.F15.B72 R4.F15.B44 R4.F15.B30 R4.F15.B16 R4.F15.B2 R4.F14.B251 R4.F14.B237 R4.F14.B223 R4.F14.B209 R4.F14.B181 R4.F14.B167 R4.F14.B153 R4.F14.B139 R4.F14.B121 R4.F14.B107 R4.F14.B93 R4.F14.B79 R4.F14.B51 R4.F14.B37 R4.F14.B23 R4.F14.B9 R4.F14.B244 R4.F14.B230 R4.F14.B216 R4.F14.B202 R4.F14.B174 R4.F14.B160 R4.F14.B146 R4.F14.B132 R4.F14.B114 R4.F14.B100 R4.F14.B86 R4.F14.B72 R4.F14.B44 R4.F14.B30 R4.F14.B16 R4.F14.B2 R4.F13.B251 R4.F13.B237 R4.F13.B223 R4.F13.B209 R4.F13.B181 R4.F13.B167 R4.F13.B153 R4.F13.B139 R4.F13.B121 R4.F13.B107 R4.F13.B93 R4.F13.B79 R4.F13.B51 R4.F13.B37 R4.F13.B23 R4.F13.B9 R4.F13.B244 R4.F13.B230 R4.F13.B216 R4.F13.B202 R4.F13.B174 R4.F13.B160 R4.F13.B146 R4.F13.B132 R4.F13.B114 R4.F13.B100 R4.F13.B86 R4.F13.B72 R4.F13.B44 R4.F13.B30 R4.F13.B16 R4.F13.B2 R4.F12.B251 R4.F12.B237 R4.F12.B223 R4.F12.B209 R4.F12.B181 R4.F12.B167 R4.F12.B153 R4.F12.B139 R4.F12.B121 R4.F12.B107 R4.F12.B93 R4.F12.B79 R4.F12.B51 R4.F12.B37 R4.F12.B23 R4.F12.B9 R4.F12.B244 R4.F12.B230 R4.F12.B216 R4.F12.B202 R4.F12.B174 R4.F12.B160 R4.F12.B146 R4.F12.B132 R4.F12.B114 R4.F12.B100 R4.F12.B86 R4.F12.B72 R4.F12.B44 R4.F12.B30 R4.F12.B16 R4.F12.B2 R4.F15.B252 R4.F15.B238 R4.F15.B224 R4.F15.B210 R4.F15.B182 R4.F15.B168 R4.F15.B154 R4.F15.B140 R4.F15.B122 R4.F15.B108 R4.F15.B94 R4.F15.B80 R4.F15.B52 R4.F15.B38 R4.F15.B24 R4.F15.B10 R4.F15.B245 R4.F15.B231 R4.F15.B217 R4.F15.B203 R4.F15.B175 R4.F15.B161 R4.F15.B147 R4.F15.B133 R4.F15.B115 R4.F15.B101 R4.F15.B87 R4.F15.B73 R4.F15.B45 R4.F15.B31 R4.F15.B17 R4.F15.B3 R4.F14.B252 R4.F14.B238 R4.F14.B224 R4.F14.B210 R4.F14.B182 R4.F14.B168 R4.F14.B154 R4.F14.B140 R4.F14.B122 R4.F14.B108 R4.F14.B94 R4.F14.B80 R4.F14.B52 R4.F14.B38 R4.F14.B24 R4.F14.B10 R4.F14.B245 R4.F14.B231 R4.F14.B217 R4.F14.B203 R4.F14.B175 R4.F14.B161 R4.F14.B147 R4.F14.B133 R4.F14.B115 R4.F14.B101 R4.F14.B87 R4.F14.B73 R4.F14.B45 R4.F14.B31 R4.F14.B17 R4.F14.B3 R4.F13.B252 R4.F13.B238 R4.F13.B224 R4.F13.B210 R4.F13.B182 R4.F13.B168 R4.F13.B154 R4.F13.B140 R4.F13.B122 R4.F13.B108 R4.F13.B94 R4.F13.B80 R4.F13.B52 R4.F13.B38 R4.F13.B24 R4.F13.B10 R4.F13.B245 R4.F13.B231 R4.F13.B217 R4.F13.B203 R4.F13.B175 R4.F13.B161 R4.F13.B147 R4.F13.B133 R4.F13.B115 R4.F13.B101 R4.F13.B87 R4.F13.B73 R4.F13.B45 R4.F13.B31 R4.F13.B17 R4.F13.B3 R4.F12.B252 R4.F12.B238 R4.F12.B224 R4.F12.B210 R4.F12.B182 R4.F12.B168 R4.F12.B154 R4.F12.B140 R4.F12.B122 R4.F12.B108 R4.F12.B94 R4.F12.B80 R4.F12.B52 R4.F12.B38 R4.F12.B24 R4.F12.B10 R4.F12.B245 R4.F12.B231 R4.F12.B217 R4.F12.B203 R4.F12.B175 R4.F12.B161 R4.F12.B147 R4.F12.B133 R4.F12.B115 R4.F12.B101 R4.F12.B87 R4.F12.B73 R4.F12.B45 R4.F12.B31 R4.F12.B17 R4.F12.B3 R4.F15.B253 R4.F15.B239 R4.F15.B225 R4.F15.B211 R4.F15.B183 R4.F15.B169 R4.F15.B155 R4.F15.B141 R4.F15.B123 R4.F15.B109 R4.F15.B95 R4.F15.B81 R4.F15.B53 R4.F15.B39 R4.F15.B25 R4.F15.B11 R4.F15.B246 R4.F15.B232 R4.F15.B218 R4.F15.B204 R4.F15.B176 R4.F15.B162 R4.F15.B148 R4.F15.B134 R4.F15.B116 R4.F15.B102 R4.F15.B88 R4.F15.B74 R4.F15.B46 R4.F15.B32 R4.F15.B18 R4.F15.B4 R4.F14.B253 R4.F14.B239 R4.F14.B225 R4.F14.B211 R4.F14.B183 R4.F14.B169 R4.F14.B155 R4.F14.B141 R4.F14.B123 R4.F14.B109 R4.F14.B95 R4.F14.B81 R4.F14.B53 R4.F14.B39 R4.F14.B25 R4.F14.B11 R4.F14.B246 R4.F14.B232 R4.F14.B218 R4.F14.B204 R4.F14.B176 R4.F14.B162 R4.F14.B148 R4.F14.B134 R4.F14.B116 R4.F14.B102 R4.F14.B88 R4.F14.B74 R4.F14.B46 R4.F14.B32 R4.F14.B18 R4.F14.B4 R4.F13.B253 R4.F13.B239 R4.F13.B225 R4.F13.B211 R4.F13.B183 R4.F13.B169 R4.F13.B155 R4.F13.B141 R4.F13.B123 R4.F13.B109 R4.F13.B95 R4.F13.B81 R4.F13.B53 R4.F13.B39 R4.F13.B25 R4.F13.B11 R4.F13.B246 R4.F13.B232 R4.F13.B218 R4.F13.B204 R4.F13.B176 R4.F13.B162 R4.F13.B148 R4.F13.B134 R4.F13.B116 R4.F13.B102 R4.F13.B88 R4.F13.B74 R4.F13.B46 R4.F13.B32 R4.F13.B18 R4.F13.B4 R4.F12.B253 R4.F12.B239 R4.F12.B225 R4.F12.B211 R4.F12.B183 R4.F12.B169 R4.F12.B155 R4.F12.B141 R4.F12.B123 R4.F12.B109 R4.F12.B95 R4.F12.B81 R4.F12.B53 R4.F12.B39 R4.F12.B25 R4.F12.B11 R4.F12.B246 R4.F12.B232 R4.F12.B218 R4.F12.B204 R4.F12.B176 R4.F12.B162 R4.F12.B148 R4.F12.B134 R4.F12.B116 R4.F12.B102 R4.F12.B88 R4.F12.B74 R4.F12.B46 R4.F12.B32 R4.F12.B18 R4.F12.B4 R4.F15.B254 R4.F15.B240 R4.F15.B226 R4.F15.B212 R4.F15.B184 R4.F15.B170 R4.F15.B156 R4.F15.B142 R4.F15.B124 R4.F15.B110 R4.F15.B96 R4.F15.B82 R4.F15.B54 R4.F15.B40 R4.F15.B26 R4.F15.B12 R4.F15.B247 R4.F15.B233 R4.F15.B219 R4.F15.B205 R4.F15.B177 R4.F15.B163 R4.F15.B149 R4.F15.B135 R4.F15.B117 R4.F15.B103 R4.F15.B89 R4.F15.B75 R4.F15.B47 R4.F15.B33 R4.F15.B19 R4.F15.B5 R4.F14.B254 R4.F14.B240 R4.F14.B226 R4.F14.B212 R4.F14.B184 R4.F14.B170 R4.F14.B156 R4.F14.B142 R4.F14.B124 R4.F14.B110 R4.F14.B96 R4.F14.B82 R4.F14.B54 R4.F14.B40 R4.F14.B26 R4.F14.B12 R4.F14.B247 R4.F14.B233 R4.F14.B219 R4.F14.B205 R4.F14.B177 R4.F14.B163 R4.F14.B149 R4.F14.B135 R4.F14.B117 R4.F14.B103 R4.F14.B89 R4.F14.B75 R4.F14.B47 R4.F14.B33 R4.F14.B19 R4.F14.B5 R4.F13.B254 R4.F13.B240 R4.F13.B226 R4.F13.B212 R4.F13.B184 R4.F13.B170 R4.F13.B156 R4.F13.B142 R4.F13.B124 R4.F13.B110 R4.F13.B96 R4.F13.B82 R4.F13.B54 R4.F13.B40 R4.F13.B26 R4.F13.B12 R4.F13.B247 R4.F13.B233 R4.F13.B219 R4.F13.B205 R4.F13.B177 R4.F13.B163 R4.F13.B149 R4.F13.B135 R4.F13.B117 R4.F13.B103 R4.F13.B89 R4.F13.B75 R4.F13.B47 R4.F13.B33 R4.F13.B19 R4.F13.B5 R4.F12.B254 R4.F12.B240 R4.F12.B226 R4.F12.B212 R4.F12.B184 R4.F12.B170 R4.F12.B156 R4.F12.B142 R4.F12.B124 R4.F12.B110 R4.F12.B96 R4.F12.B82 R4.F12.B54 R4.F12.B40 R4.F12.B26 R4.F12.B12 R4.F12.B247 R4.F12.B233 R4.F12.B219 R4.F12.B205 R4.F12.B177 R4.F12.B163 R4.F12.B149 R4.F12.B135 R4.F12.B117 R4.F12.B103 R4.F12.B89 R4.F12.B75 R4.F12.B47 R4.F12.B33 R4.F12.B19 R4.F12.B5 R4.F15.B255 R4.F15.B241 R4.F15.B227 R4.F15.B213 R4.F15.B185 R4.F15.B171 R4.F15.B157 R4.F15.B143 R4.F15.B125 R4.F15.B111 R4.F15.B97 R4.F15.B83 R4.F15.B55 R4.F15.B41 R4.F15.B27 R4.F15.B13 R4.F15.B248 R4.F15.B234 R4.F15.B220 R4.F15.B206 R4.F15.B178 R4.F15.B164 R4.F15.B150 R4.F15.B136 R4.F15.B118 R4.F15.B104 R4.F15.B90 R4.F15.B76 R4.F15.B48 R4.F15.B34 R4.F15.B20 R4.F15.B6 R4.F14.B255 R4.F14.B241 R4.F14.B227 R4.F14.B213 R4.F14.B185 R4.F14.B171 R4.F14.B157 R4.F14.B143 R4.F14.B125 R4.F14.B111 R4.F14.B97 R4.F14.B83 R4.F14.B55 R4.F14.B41 R4.F14.B27 R4.F14.B13 R4.F14.B248 R4.F14.B234 R4.F14.B220 R4.F14.B206 R4.F14.B178 R4.F14.B164 R4.F14.B150 R4.F14.B136 R4.F14.B118 R4.F14.B104 R4.F14.B90 R4.F14.B76 R4.F14.B48 R4.F14.B34 R4.F14.B20 R4.F14.B6 R4.F13.B255 R4.F13.B241 R4.F13.B227 R4.F13.B213 R4.F13.B185 R4.F13.B171 R4.F13.B157 R4.F13.B143 R4.F13.B125 R4.F13.B111 R4.F13.B97 R4.F13.B83 R4.F13.B55 R4.F13.B41 R4.F13.B27 R4.F13.B13 R4.F13.B248 R4.F13.B234 R4.F13.B220 R4.F13.B206 R4.F13.B178 R4.F13.B164 R4.F13.B150 R4.F13.B136 R4.F13.B118 R4.F13.B104 R4.F13.B90 R4.F13.B76 R4.F13.B48 R4.F13.B34 R4.F13.B20 R4.F13.B6 R4.F12.B255 R4.F12.B241 R4.F12.B227 R4.F12.B213 R4.F12.B185 R4.F12.B171 R4.F12.B157 R4.F12.B143 R4.F12.B125 R4.F12.B111 R4.F12.B97 R4.F12.B83 R4.F12.B55 R4.F12.B41 R4.F12.B27 R4.F12.B13 R4.F12.B248 R4.F12.B234 R4.F12.B220 R4.F12.B206 R4.F12.B178 R4.F12.B164 R4.F12.B150 R4.F12.B136 R4.F12.B118 R4.F12.B104 R4.F12.B90 R4.F12.B76 R4.F12.B48 R4.F12.B34 R4.F12.B20 R4.F12.B6 R4.F11.B249 R4.F11.B235 R4.F11.B221 R4.F11.B207 R4.F11.B179 R4.F11.B165 R4.F11.B151 R4.F11.B137 R4.F11.B119 R4.F11.B105 R4.F11.B91 R4.F11.B77 R4.F11.B49 R4.F11.B35 R4.F11.B21 R4.F11.B7 R4.F11.B242 R4.F11.B228 R4.F11.B214 R4.F11.B200 R4.F11.B172 R4.F11.B158 R4.F11.B144 R4.F11.B130 R4.F11.B112 R4.F11.B98 R4.F11.B84 R4.F11.B70 R4.F11.B42 R4.F11.B28 R4.F11.B14 R4.F11.B0 R4.F10.B249 R4.F10.B235 R4.F10.B221 R4.F10.B207 R4.F10.B179 R4.F10.B165 R4.F10.B151 R4.F10.B137 R4.F10.B119 R4.F10.B105 R4.F10.B91 R4.F10.B77 R4.F10.B49 R4.F10.B35 R4.F10.B21 R4.F10.B7 R4.F10.B242 R4.F10.B228 R4.F10.B214 R4.F10.B200 R4.F10.B172 R4.F10.B158 R4.F10.B144 R4.F10.B130 R4.F10.B112 R4.F10.B98 R4.F10.B84 R4.F10.B70 R4.F10.B42 R4.F10.B28 R4.F10.B14 R4.F10.B0 R4.F9.B249 R4.F9.B235 R4.F9.B221 R4.F9.B207 R4.F9.B179 R4.F9.B165 R4.F9.B151 R4.F9.B137 R4.F9.B119 R4.F9.B105 R4.F9.B91 R4.F9.B77 R4.F9.B49 R4.F9.B35 R4.F9.B21 R4.F9.B7 R4.F9.B242 R4.F9.B228 R4.F9.B214 R4.F9.B200 R4.F9.B172 R4.F9.B158 R4.F9.B144 R4.F9.B130 R4.F9.B112 R4.F9.B98 R4.F9.B84 R4.F9.B70 R4.F9.B42 R4.F9.B28 R4.F9.B14 R4.F9.B0 R4.F8.B249 R4.F8.B235 R4.F8.B221 R4.F8.B207 R4.F8.B179 R4.F8.B165 R4.F8.B151 R4.F8.B137 R4.F8.B119 R4.F8.B105 R4.F8.B91 R4.F8.B77 R4.F8.B49 R4.F8.B35 R4.F8.B21 R4.F8.B7 R4.F8.B242 R4.F8.B228 R4.F8.B214 R4.F8.B200 R4.F8.B172 R4.F8.B158 R4.F8.B144 R4.F8.B130 R4.F8.B112 R4.F8.B98 R4.F8.B84 R4.F8.B70 R4.F8.B42 R4.F8.B28 R4.F8.B14 R4.F8.B0 R4.F11.B250 R4.F11.B236 R4.F11.B222 R4.F11.B208 R4.F11.B180 R4.F11.B166 R4.F11.B152 R4.F11.B138 R4.F11.B120 R4.F11.B106 R4.F11.B92 R4.F11.B78 R4.F11.B50 R4.F11.B36 R4.F11.B22 R4.F11.B8 R4.F11.B243 R4.F11.B229 R4.F11.B215 R4.F11.B201 R4.F11.B173 R4.F11.B159 R4.F11.B145 R4.F11.B131 R4.F11.B113 R4.F11.B99 R4.F11.B85 R4.F11.B71 R4.F11.B43 R4.F11.B29 R4.F11.B15 R4.F11.B1 R4.F10.B250 R4.F10.B236 R4.F10.B222 R4.F10.B208 R4.F10.B180 R4.F10.B166 R4.F10.B152 R4.F10.B138 R4.F10.B120 R4.F10.B106 R4.F10.B92 R4.F10.B78 R4.F10.B50 R4.F10.B36 R4.F10.B22 R4.F10.B8 R4.F10.B243 R4.F10.B229 R4.F10.B215 R4.F10.B201 R4.F10.B173 R4.F10.B159 R4.F10.B145 R4.F10.B131 R4.F10.B113 R4.F10.B99 R4.F10.B85 R4.F10.B71 R4.F10.B43 R4.F10.B29 R4.F10.B15 R4.F10.B1 R4.F9.B250 R4.F9.B236 R4.F9.B222 R4.F9.B208 R4.F9.B180 R4.F9.B166 R4.F9.B152 R4.F9.B138 R4.F9.B120 R4.F9.B106 R4.F9.B92 R4.F9.B78 R4.F9.B50 R4.F9.B36 R4.F9.B22 R4.F9.B8 R4.F9.B243 R4.F9.B229 R4.F9.B215 R4.F9.B201 R4.F9.B173 R4.F9.B159 R4.F9.B145 R4.F9.B131 R4.F9.B113 R4.F9.B99 R4.F9.B85 R4.F9.B71 R4.F9.B43 R4.F9.B29 R4.F9.B15 R4.F9.B1 R4.F8.B250 R4.F8.B236 R4.F8.B222 R4.F8.B208 R4.F8.B180 R4.F8.B166 R4.F8.B152 R4.F8.B138 R4.F8.B120 R4.F8.B106 R4.F8.B92 R4.F8.B78 R4.F8.B50 R4.F8.B36 R4.F8.B22 R4.F8.B8 R4.F8.B243 R4.F8.B229 R4.F8.B215 R4.F8.B201 R4.F8.B173 R4.F8.B159 R4.F8.B145 R4.F8.B131 R4.F8.B113 R4.F8.B99 R4.F8.B85 R4.F8.B71 R4.F8.B43 R4.F8.B29 R4.F8.B15 R4.F8.B1 R4.F11.B251 R4.F11.B237 R4.F11.B223 R4.F11.B209 R4.F11.B181 R4.F11.B167 R4.F11.B153 R4.F11.B139 R4.F11.B121 R4.F11.B107 R4.F11.B93 R4.F11.B79 R4.F11.B51 R4.F11.B37 R4.F11.B23 R4.F11.B9 R4.F11.B244 R4.F11.B230 R4.F11.B216 R4.F11.B202 R4.F11.B174 R4.F11.B160 R4.F11.B146 R4.F11.B132 R4.F11.B114 R4.F11.B100 R4.F11.B86 R4.F11.B72 R4.F11.B44 R4.F11.B30 R4.F11.B16 R4.F11.B2 R4.F10.B251 R4.F10.B237 R4.F10.B223 R4.F10.B209 R4.F10.B181 R4.F10.B167 R4.F10.B153 R4.F10.B139 R4.F10.B121 R4.F10.B107 R4.F10.B93 R4.F10.B79 R4.F10.B51 R4.F10.B37 R4.F10.B23 R4.F10.B9 R4.F10.B244 R4.F10.B230 R4.F10.B216 R4.F10.B202 R4.F10.B174 R4.F10.B160 R4.F10.B146 R4.F10.B132 R4.F10.B114 R4.F10.B100 R4.F10.B86 R4.F10.B72 R4.F10.B44 R4.F10.B30 R4.F10.B16 R4.F10.B2 R4.F9.B251 R4.F9.B237 R4.F9.B223 R4.F9.B209 R4.F9.B181 R4.F9.B167 R4.F9.B153 R4.F9.B139 R4.F9.B121 R4.F9.B107 R4.F9.B93 R4.F9.B79 R4.F9.B51 R4.F9.B37 R4.F9.B23 R4.F9.B9 R4.F9.B244 R4.F9.B230 R4.F9.B216 R4.F9.B202 R4.F9.B174 R4.F9.B160 R4.F9.B146 R4.F9.B132 R4.F9.B114 R4.F9.B100 R4.F9.B86 R4.F9.B72 R4.F9.B44 R4.F9.B30 R4.F9.B16 R4.F9.B2 R4.F8.B251 R4.F8.B237 R4.F8.B223 R4.F8.B209 R4.F8.B181 R4.F8.B167 R4.F8.B153 R4.F8.B139 R4.F8.B121 R4.F8.B107 R4.F8.B93 R4.F8.B79 R4.F8.B51 R4.F8.B37 R4.F8.B23 R4.F8.B9 R4.F8.B244 R4.F8.B230 R4.F8.B216 R4.F8.B202 R4.F8.B174 R4.F8.B160 R4.F8.B146 R4.F8.B132 R4.F8.B114 R4.F8.B100 R4.F8.B86 R4.F8.B72 R4.F8.B44 R4.F8.B30 R4.F8.B16 R4.F8.B2 R4.F11.B252 R4.F11.B238 R4.F11.B224 R4.F11.B210 R4.F11.B182 R4.F11.B168 R4.F11.B154 R4.F11.B140 R4.F11.B122 R4.F11.B108 R4.F11.B94 R4.F11.B80 R4.F11.B52 R4.F11.B38 R4.F11.B24 R4.F11.B10 R4.F11.B245 R4.F11.B231 R4.F11.B217 R4.F11.B203 R4.F11.B175 R4.F11.B161 R4.F11.B147 R4.F11.B133 R4.F11.B115 R4.F11.B101 R4.F11.B87 R4.F11.B73 R4.F11.B45 R4.F11.B31 R4.F11.B17 R4.F11.B3 R4.F10.B252 R4.F10.B238 R4.F10.B224 R4.F10.B210 R4.F10.B182 R4.F10.B168 R4.F10.B154 R4.F10.B140 R4.F10.B122 R4.F10.B108 R4.F10.B94 R4.F10.B80 R4.F10.B52 R4.F10.B38 R4.F10.B24 R4.F10.B10 R4.F10.B245 R4.F10.B231 R4.F10.B217 R4.F10.B203 R4.F10.B175 R4.F10.B161 R4.F10.B147 R4.F10.B133 R4.F10.B115 R4.F10.B101 R4.F10.B87 R4.F10.B73 R4.F10.B45 R4.F10.B31 R4.F10.B17 R4.F10.B3 R4.F9.B252 R4.F9.B238 R4.F9.B224 R4.F9.B210 R4.F9.B182 R4.F9.B168 R4.F9.B154 R4.F9.B140 R4.F9.B122 R4.F9.B108 R4.F9.B94 R4.F9.B80 R4.F9.B52 R4.F9.B38 R4.F9.B24 R4.F9.B10 R4.F9.B245 R4.F9.B231 R4.F9.B217 R4.F9.B203 R4.F9.B175 R4.F9.B161 R4.F9.B147 R4.F9.B133 R4.F9.B115 R4.F9.B101 R4.F9.B87 R4.F9.B73 R4.F9.B45 R4.F9.B31 R4.F9.B17 R4.F9.B3 R4.F8.B252 R4.F8.B238 R4.F8.B224 R4.F8.B210 R4.F8.B182 R4.F8.B168 R4.F8.B154 R4.F8.B140 R4.F8.B122 R4.F8.B108 R4.F8.B94 R4.F8.B80 R4.F8.B52 R4.F8.B38 R4.F8.B24 R4.F8.B10 R4.F8.B245 R4.F8.B231 R4.F8.B217 R4.F8.B203 R4.F8.B175 R4.F8.B161 R4.F8.B147 R4.F8.B133 R4.F8.B115 R4.F8.B101 R4.F8.B87 R4.F8.B73 R4.F8.B45 R4.F8.B31 R4.F8.B17 R4.F8.B3 R4.F11.B253 R4.F11.B239 R4.F11.B225 R4.F11.B211 R4.F11.B183 R4.F11.B169 R4.F11.B155 R4.F11.B141 R4.F11.B123 R4.F11.B109 R4.F11.B95 R4.F11.B81 R4.F11.B53 R4.F11.B39 R4.F11.B25 R4.F11.B11 R4.F11.B246 R4.F11.B232 R4.F11.B218 R4.F11.B204 R4.F11.B176 R4.F11.B162 R4.F11.B148 R4.F11.B134 R4.F11.B116 R4.F11.B102 R4.F11.B88 R4.F11.B74 R4.F11.B46 R4.F11.B32 R4.F11.B18 R4.F11.B4 R4.F10.B253 R4.F10.B239 R4.F10.B225 R4.F10.B211 R4.F10.B183 R4.F10.B169 R4.F10.B155 R4.F10.B141 R4.F10.B123 R4.F10.B109 R4.F10.B95 R4.F10.B81 R4.F10.B53 R4.F10.B39 R4.F10.B25 R4.F10.B11 R4.F10.B246 R4.F10.B232 R4.F10.B218 R4.F10.B204 R4.F10.B176 R4.F10.B162 R4.F10.B148 R4.F10.B134 R4.F10.B116 R4.F10.B102 R4.F10.B88 R4.F10.B74 R4.F10.B46 R4.F10.B32 R4.F10.B18 R4.F10.B4 R4.F9.B253 R4.F9.B239 R4.F9.B225 R4.F9.B211 R4.F9.B183 R4.F9.B169 R4.F9.B155 R4.F9.B141 R4.F9.B123 R4.F9.B109 R4.F9.B95 R4.F9.B81 R4.F9.B53 R4.F9.B39 R4.F9.B25 R4.F9.B11 R4.F9.B246 R4.F9.B232 R4.F9.B218 R4.F9.B204 R4.F9.B176 R4.F9.B162 R4.F9.B148 R4.F9.B134 R4.F9.B116 R4.F9.B102 R4.F9.B88 R4.F9.B74 R4.F9.B46 R4.F9.B32 R4.F9.B18 R4.F9.B4 R4.F8.B253 R4.F8.B239 R4.F8.B225 R4.F8.B211 R4.F8.B183 R4.F8.B169 R4.F8.B155 R4.F8.B141 R4.F8.B123 R4.F8.B109 R4.F8.B95 R4.F8.B81 R4.F8.B53 R4.F8.B39 R4.F8.B25 R4.F8.B11 R4.F8.B246 R4.F8.B232 R4.F8.B218 R4.F8.B204 R4.F8.B176 R4.F8.B162 R4.F8.B148 R4.F8.B134 R4.F8.B116 R4.F8.B102 R4.F8.B88 R4.F8.B74 R4.F8.B46 R4.F8.B32 R4.F8.B18 R4.F8.B4 R4.F11.B254 R4.F11.B240 R4.F11.B226 R4.F11.B212 R4.F11.B184 R4.F11.B170 R4.F11.B156 R4.F11.B142 R4.F11.B124 R4.F11.B110 R4.F11.B96 R4.F11.B82 R4.F11.B54 R4.F11.B40 R4.F11.B26 R4.F11.B12 R4.F11.B247 R4.F11.B233 R4.F11.B219 R4.F11.B205 R4.F11.B177 R4.F11.B163 R4.F11.B149 R4.F11.B135 R4.F11.B117 R4.F11.B103 R4.F11.B89 R4.F11.B75 R4.F11.B47 R4.F11.B33 R4.F11.B19 R4.F11.B5 R4.F10.B254 R4.F10.B240 R4.F10.B226 R4.F10.B212 R4.F10.B184 R4.F10.B170 R4.F10.B156 R4.F10.B142 R4.F10.B124 R4.F10.B110 R4.F10.B96 R4.F10.B82 R4.F10.B54 R4.F10.B40 R4.F10.B26 R4.F10.B12 R4.F10.B247 R4.F10.B233 R4.F10.B219 R4.F10.B205 R4.F10.B177 R4.F10.B163 R4.F10.B149 R4.F10.B135 R4.F10.B117 R4.F10.B103 R4.F10.B89 R4.F10.B75 R4.F10.B47 R4.F10.B33 R4.F10.B19 R4.F10.B5 R4.F9.B254 R4.F9.B240 R4.F9.B226 R4.F9.B212 R4.F9.B184 R4.F9.B170 R4.F9.B156 R4.F9.B142 R4.F9.B124 R4.F9.B110 R4.F9.B96 R4.F9.B82 R4.F9.B54 R4.F9.B40 R4.F9.B26 R4.F9.B12 R4.F9.B247 R4.F9.B233 R4.F9.B219 R4.F9.B205 R4.F9.B177 R4.F9.B163 R4.F9.B149 R4.F9.B135 R4.F9.B117 R4.F9.B103 R4.F9.B89 R4.F9.B75 R4.F9.B47 R4.F9.B33 R4.F9.B19 R4.F9.B5 R4.F8.B254 R4.F8.B240 R4.F8.B226 R4.F8.B212 R4.F8.B184 R4.F8.B170 R4.F8.B156 R4.F8.B142 R4.F8.B124 R4.F8.B110 R4.F8.B96 R4.F8.B82 R4.F8.B54 R4.F8.B40 R4.F8.B26 R4.F8.B12 R4.F8.B247 R4.F8.B233 R4.F8.B219 R4.F8.B205 R4.F8.B177 R4.F8.B163 R4.F8.B149 R4.F8.B135 R4.F8.B117 R4.F8.B103 R4.F8.B89 R4.F8.B75 R4.F8.B47 R4.F8.B33 R4.F8.B19 R4.F8.B5 R4.F11.B255 R4.F11.B241 R4.F11.B227 R4.F11.B213 R4.F11.B185 R4.F11.B171 R4.F11.B157 R4.F11.B143 R4.F11.B125 R4.F11.B111 R4.F11.B97 R4.F11.B83 R4.F11.B55 R4.F11.B41 R4.F11.B27 R4.F11.B13 R4.F11.B248 R4.F11.B234 R4.F11.B220 R4.F11.B206 R4.F11.B178 R4.F11.B164 R4.F11.B150 R4.F11.B136 R4.F11.B118 R4.F11.B104 R4.F11.B90 R4.F11.B76 R4.F11.B48 R4.F11.B34 R4.F11.B20 R4.F11.B6 R4.F10.B255 R4.F10.B241 R4.F10.B227 R4.F10.B213 R4.F10.B185 R4.F10.B171 R4.F10.B157 R4.F10.B143 R4.F10.B125 R4.F10.B111 R4.F10.B97 R4.F10.B83 R4.F10.B55 R4.F10.B41 R4.F10.B27 R4.F10.B13 R4.F10.B248 R4.F10.B234 R4.F10.B220 R4.F10.B206 R4.F10.B178 R4.F10.B164 R4.F10.B150 R4.F10.B136 R4.F10.B118 R4.F10.B104 R4.F10.B90 R4.F10.B76 R4.F10.B48 R4.F10.B34 R4.F10.B20 R4.F10.B6 R4.F9.B255 R4.F9.B241 R4.F9.B227 R4.F9.B213 R4.F9.B185 R4.F9.B171 R4.F9.B157 R4.F9.B143 R4.F9.B125 R4.F9.B111 R4.F9.B97 R4.F9.B83 R4.F9.B55 R4.F9.B41 R4.F9.B27 R4.F9.B13 R4.F9.B248 R4.F9.B234 R4.F9.B220 R4.F9.B206 R4.F9.B178 R4.F9.B164 R4.F9.B150 R4.F9.B136 R4.F9.B118 R4.F9.B104 R4.F9.B90 R4.F9.B76 R4.F9.B48 R4.F9.B34 R4.F9.B20 R4.F9.B6 R4.F8.B255 R4.F8.B241 R4.F8.B227 R4.F8.B213 R4.F8.B185 R4.F8.B171 R4.F8.B157 R4.F8.B143 R4.F8.B125 R4.F8.B111 R4.F8.B97 R4.F8.B83 R4.F8.B55 R4.F8.B41 R4.F8.B27 R4.F8.B13 R4.F8.B248 R4.F8.B234 R4.F8.B220 R4.F8.B206 R4.F8.B178 R4.F8.B164 R4.F8.B150 R4.F8.B136 R4.F8.B118 R4.F8.B104 R4.F8.B90 R4.F8.B76 R4.F8.B48 R4.F8.B34 R4.F8.B20 R4.F8.B6 R4.F7.B249 R4.F7.B235 R4.F7.B221 R4.F7.B207 R4.F7.B179 R4.F7.B165 R4.F7.B151 R4.F7.B137 R4.F7.B119 R4.F7.B105 R4.F7.B91 R4.F7.B77 R4.F7.B49 R4.F7.B35 R4.F7.B21 R4.F7.B7 R4.F7.B242 R4.F7.B228 R4.F7.B214 R4.F7.B200 R4.F7.B172 R4.F7.B158 R4.F7.B144 R4.F7.B130 R4.F7.B112 R4.F7.B98 R4.F7.B84 R4.F7.B70 R4.F7.B42 R4.F7.B28 R4.F7.B14 R4.F7.B0 R4.F6.B249 R4.F6.B235 R4.F6.B221 R4.F6.B207 R4.F6.B179 R4.F6.B165 R4.F6.B151 R4.F6.B137 R4.F6.B119 R4.F6.B105 R4.F6.B91 R4.F6.B77 R4.F6.B49 R4.F6.B35 R4.F6.B21 R4.F6.B7 R4.F6.B242 R4.F6.B228 R4.F6.B214 R4.F6.B200 R4.F6.B172 R4.F6.B158 R4.F6.B144 R4.F6.B130 R4.F6.B112 R4.F6.B98 R4.F6.B84 R4.F6.B70 R4.F6.B42 R4.F6.B28 R4.F6.B14 R4.F6.B0 R4.F5.B249 R4.F5.B235 R4.F5.B221 R4.F5.B207 R4.F5.B179 R4.F5.B165 R4.F5.B151 R4.F5.B137 R4.F5.B119 R4.F5.B105 R4.F5.B91 R4.F5.B77 R4.F5.B49 R4.F5.B35 R4.F5.B21 R4.F5.B7 R4.F5.B242 R4.F5.B228 R4.F5.B214 R4.F5.B200 R4.F5.B172 R4.F5.B158 R4.F5.B144 R4.F5.B130 R4.F5.B112 R4.F5.B98 R4.F5.B84 R4.F5.B70 R4.F5.B42 R4.F5.B28 R4.F5.B14 R4.F5.B0 R4.F4.B249 R4.F4.B235 R4.F4.B221 R4.F4.B207 R4.F4.B179 R4.F4.B165 R4.F4.B151 R4.F4.B137 R4.F4.B119 R4.F4.B105 R4.F4.B91 R4.F4.B77 R4.F4.B49 R4.F4.B35 R4.F4.B21 R4.F4.B7 R4.F4.B242 R4.F4.B228 R4.F4.B214 R4.F4.B200 R4.F4.B172 R4.F4.B158 R4.F4.B144 R4.F4.B130 R4.F4.B112 R4.F4.B98 R4.F4.B84 R4.F4.B70 R4.F4.B42 R4.F4.B28 R4.F4.B14 R4.F4.B0 R4.F7.B250 R4.F7.B236 R4.F7.B222 R4.F7.B208 R4.F7.B180 R4.F7.B166 R4.F7.B152 R4.F7.B138 R4.F7.B120 R4.F7.B106 R4.F7.B92 R4.F7.B78 R4.F7.B50 R4.F7.B36 R4.F7.B22 R4.F7.B8 R4.F7.B243 R4.F7.B229 R4.F7.B215 R4.F7.B201 R4.F7.B173 R4.F7.B159 R4.F7.B145 R4.F7.B131 R4.F7.B113 R4.F7.B99 R4.F7.B85 R4.F7.B71 R4.F7.B43 R4.F7.B29 R4.F7.B15 R4.F7.B1 R4.F6.B250 R4.F6.B236 R4.F6.B222 R4.F6.B208 R4.F6.B180 R4.F6.B166 R4.F6.B152 R4.F6.B138 R4.F6.B120 R4.F6.B106 R4.F6.B92 R4.F6.B78 R4.F6.B50 R4.F6.B36 R4.F6.B22 R4.F6.B8 R4.F6.B243 R4.F6.B229 R4.F6.B215 R4.F6.B201 R4.F6.B173 R4.F6.B159 R4.F6.B145 R4.F6.B131 R4.F6.B113 R4.F6.B99 R4.F6.B85 R4.F6.B71 R4.F6.B43 R4.F6.B29 R4.F6.B15 R4.F6.B1 R4.F5.B250 R4.F5.B236 R4.F5.B222 R4.F5.B208 R4.F5.B180 R4.F5.B166 R4.F5.B152 R4.F5.B138 R4.F5.B120 R4.F5.B106 R4.F5.B92 R4.F5.B78 R4.F5.B50 R4.F5.B36 R4.F5.B22 R4.F5.B8 R4.F5.B243 R4.F5.B229 R4.F5.B215 R4.F5.B201 R4.F5.B173 R4.F5.B159 R4.F5.B145 R4.F5.B131 R4.F5.B113 R4.F5.B99 R4.F5.B85 R4.F5.B71 R4.F5.B43 R4.F5.B29 R4.F5.B15 R4.F5.B1 R4.F4.B250 R4.F4.B236 R4.F4.B222 R4.F4.B208 R4.F4.B180 R4.F4.B166 R4.F4.B152 R4.F4.B138 R4.F4.B120 R4.F4.B106 R4.F4.B92 R4.F4.B78 R4.F4.B50 R4.F4.B36 R4.F4.B22 R4.F4.B8 R4.F4.B243 R4.F4.B229 R4.F4.B215 R4.F4.B201 R4.F4.B173 R4.F4.B159 R4.F4.B145 R4.F4.B131 R4.F4.B113 R4.F4.B99 R4.F4.B85 R4.F4.B71 R4.F4.B43 R4.F4.B29 R4.F4.B15 R4.F4.B1 R4.F7.B251 R4.F7.B237 R4.F7.B223 R4.F7.B209 R4.F7.B181 R4.F7.B167 R4.F7.B153 R4.F7.B139 R4.F7.B121 R4.F7.B107 R4.F7.B93 R4.F7.B79 R4.F7.B51 R4.F7.B37 R4.F7.B23 R4.F7.B9 R4.F7.B244 R4.F7.B230 R4.F7.B216 R4.F7.B202 R4.F7.B174 R4.F7.B160 R4.F7.B146 R4.F7.B132 R4.F7.B114 R4.F7.B100 R4.F7.B86 R4.F7.B72 R4.F7.B44 R4.F7.B30 R4.F7.B16 R4.F7.B2 R4.F6.B251 R4.F6.B237 R4.F6.B223 R4.F6.B209 R4.F6.B181 R4.F6.B167 R4.F6.B153 R4.F6.B139 R4.F6.B121 R4.F6.B107 R4.F6.B93 R4.F6.B79 R4.F6.B51 R4.F6.B37 R4.F6.B23 R4.F6.B9 R4.F6.B244 R4.F6.B230 R4.F6.B216 R4.F6.B202 R4.F6.B174 R4.F6.B160 R4.F6.B146 R4.F6.B132 R4.F6.B114 R4.F6.B100 R4.F6.B86 R4.F6.B72 R4.F6.B44 R4.F6.B30 R4.F6.B16 R4.F6.B2 R4.F5.B251 R4.F5.B237 R4.F5.B223 R4.F5.B209 R4.F5.B181 R4.F5.B167 R4.F5.B153 R4.F5.B139 R4.F5.B121 R4.F5.B107 R4.F5.B93 R4.F5.B79 R4.F5.B51 R4.F5.B37 R4.F5.B23 R4.F5.B9 R4.F5.B244 R4.F5.B230 R4.F5.B216 R4.F5.B202 R4.F5.B174 R4.F5.B160 R4.F5.B146 R4.F5.B132 R4.F5.B114 R4.F5.B100 R4.F5.B86 R4.F5.B72 R4.F5.B44 R4.F5.B30 R4.F5.B16 R4.F5.B2 R4.F4.B251 R4.F4.B237 R4.F4.B223 R4.F4.B209 R4.F4.B181 R4.F4.B167 R4.F4.B153 R4.F4.B139 R4.F4.B121 R4.F4.B107 R4.F4.B93 R4.F4.B79 R4.F4.B51 R4.F4.B37 R4.F4.B23 R4.F4.B9 R4.F4.B244 R4.F4.B230 R4.F4.B216 R4.F4.B202 R4.F4.B174 R4.F4.B160 R4.F4.B146 R4.F4.B132 R4.F4.B114 R4.F4.B100 R4.F4.B86 R4.F4.B72 R4.F4.B44 R4.F4.B30 R4.F4.B16 R4.F4.B2 R4.F7.B252 R4.F7.B238 R4.F7.B224 R4.F7.B210 R4.F7.B182 R4.F7.B168 R4.F7.B154 R4.F7.B140 R4.F7.B122 R4.F7.B108 R4.F7.B94 R4.F7.B80 R4.F7.B52 R4.F7.B38 R4.F7.B24 R4.F7.B10 R4.F7.B245 R4.F7.B231 R4.F7.B217 R4.F7.B203 R4.F7.B175 R4.F7.B161 R4.F7.B147 R4.F7.B133 R4.F7.B115 R4.F7.B101 R4.F7.B87 R4.F7.B73 R4.F7.B45 R4.F7.B31 R4.F7.B17 R4.F7.B3 R4.F6.B252 R4.F6.B238 R4.F6.B224 R4.F6.B210 R4.F6.B182 R4.F6.B168 R4.F6.B154 R4.F6.B140 R4.F6.B122 R4.F6.B108 R4.F6.B94 R4.F6.B80 R4.F6.B52 R4.F6.B38 R4.F6.B24 R4.F6.B10 R4.F6.B245 R4.F6.B231 R4.F6.B217 R4.F6.B203 R4.F6.B175 R4.F6.B161 R4.F6.B147 R4.F6.B133 R4.F6.B115 R4.F6.B101 R4.F6.B87 R4.F6.B73 R4.F6.B45 R4.F6.B31 R4.F6.B17 R4.F6.B3 R4.F5.B252 R4.F5.B238 R4.F5.B224 R4.F5.B210 R4.F5.B182 R4.F5.B168 R4.F5.B154 R4.F5.B140 R4.F5.B122 R4.F5.B108 R4.F5.B94 R4.F5.B80 R4.F5.B52 R4.F5.B38 R4.F5.B24 R4.F5.B10 R4.F5.B245 R4.F5.B231 R4.F5.B217 R4.F5.B203 R4.F5.B175 R4.F5.B161 R4.F5.B147 R4.F5.B133 R4.F5.B115 R4.F5.B101 R4.F5.B87 R4.F5.B73 R4.F5.B45 R4.F5.B31 R4.F5.B17 R4.F5.B3 R4.F4.B252 R4.F4.B238 R4.F4.B224 R4.F4.B210 R4.F4.B182 R4.F4.B168 R4.F4.B154 R4.F4.B140 R4.F4.B122 R4.F4.B108 R4.F4.B94 R4.F4.B80 R4.F4.B52 R4.F4.B38 R4.F4.B24 R4.F4.B10 R4.F4.B245 R4.F4.B231 R4.F4.B217 R4.F4.B203 R4.F4.B175 R4.F4.B161 R4.F4.B147 R4.F4.B133 R4.F4.B115 R4.F4.B101 R4.F4.B87 R4.F4.B73 R4.F4.B45 R4.F4.B31 R4.F4.B17 R4.F4.B3 R4.F7.B253 R4.F7.B239 R4.F7.B225 R4.F7.B211 R4.F7.B183 R4.F7.B169 R4.F7.B155 R4.F7.B141 R4.F7.B123 R4.F7.B109 R4.F7.B95 R4.F7.B81 R4.F7.B53 R4.F7.B39 R4.F7.B25 R4.F7.B11 R4.F7.B246 R4.F7.B232 R4.F7.B218 R4.F7.B204 R4.F7.B176 R4.F7.B162 R4.F7.B148 R4.F7.B134 R4.F7.B116 R4.F7.B102 R4.F7.B88 R4.F7.B74 R4.F7.B46 R4.F7.B32 R4.F7.B18 R4.F7.B4 R4.F6.B253 R4.F6.B239 R4.F6.B225 R4.F6.B211 R4.F6.B183 R4.F6.B169 R4.F6.B155 R4.F6.B141 R4.F6.B123 R4.F6.B109 R4.F6.B95 R4.F6.B81 R4.F6.B53 R4.F6.B39 R4.F6.B25 R4.F6.B11 R4.F6.B246 R4.F6.B232 R4.F6.B218 R4.F6.B204 R4.F6.B176 R4.F6.B162 R4.F6.B148 R4.F6.B134 R4.F6.B116 R4.F6.B102 R4.F6.B88 R4.F6.B74 R4.F6.B46 R4.F6.B32 R4.F6.B18 R4.F6.B4 R4.F5.B253 R4.F5.B239 R4.F5.B225 R4.F5.B211 R4.F5.B183 R4.F5.B169 R4.F5.B155 R4.F5.B141 R4.F5.B123 R4.F5.B109 R4.F5.B95 R4.F5.B81 R4.F5.B53 R4.F5.B39 R4.F5.B25 R4.F5.B11 R4.F5.B246 R4.F5.B232 R4.F5.B218 R4.F5.B204 R4.F5.B176 R4.F5.B162 R4.F5.B148 R4.F5.B134 R4.F5.B116 R4.F5.B102 R4.F5.B88 R4.F5.B74 R4.F5.B46 R4.F5.B32 R4.F5.B18 R4.F5.B4 R4.F4.B253 R4.F4.B239 R4.F4.B225 R4.F4.B211 R4.F4.B183 R4.F4.B169 R4.F4.B155 R4.F4.B141 R4.F4.B123 R4.F4.B109 R4.F4.B95 R4.F4.B81 R4.F4.B53 R4.F4.B39 R4.F4.B25 R4.F4.B11 R4.F4.B246 R4.F4.B232 R4.F4.B218 R4.F4.B204 R4.F4.B176 R4.F4.B162 R4.F4.B148 R4.F4.B134 R4.F4.B116 R4.F4.B102 R4.F4.B88 R4.F4.B74 R4.F4.B46 R4.F4.B32 R4.F4.B18 R4.F4.B4 R4.F7.B254 R4.F7.B240 R4.F7.B226 R4.F7.B212 R4.F7.B184 R4.F7.B170 R4.F7.B156 R4.F7.B142 R4.F7.B124 R4.F7.B110 R4.F7.B96 R4.F7.B82 R4.F7.B54 R4.F7.B40 R4.F7.B26 R4.F7.B12 R4.F7.B247 R4.F7.B233 R4.F7.B219 R4.F7.B205 R4.F7.B177 R4.F7.B163 R4.F7.B149 R4.F7.B135 R4.F7.B117 R4.F7.B103 R4.F7.B89 R4.F7.B75 R4.F7.B47 R4.F7.B33 R4.F7.B19 R4.F7.B5 R4.F6.B254 R4.F6.B240 R4.F6.B226 R4.F6.B212 R4.F6.B184 R4.F6.B170 R4.F6.B156 R4.F6.B142 R4.F6.B124 R4.F6.B110 R4.F6.B96 R4.F6.B82 R4.F6.B54 R4.F6.B40 R4.F6.B26 R4.F6.B12 R4.F6.B247 R4.F6.B233 R4.F6.B219 R4.F6.B205 R4.F6.B177 R4.F6.B163 R4.F6.B149 R4.F6.B135 R4.F6.B117 R4.F6.B103 R4.F6.B89 R4.F6.B75 R4.F6.B47 R4.F6.B33 R4.F6.B19 R4.F6.B5 R4.F5.B254 R4.F5.B240 R4.F5.B226 R4.F5.B212 R4.F5.B184 R4.F5.B170 R4.F5.B156 R4.F5.B142 R4.F5.B124 R4.F5.B110 R4.F5.B96 R4.F5.B82 R4.F5.B54 R4.F5.B40 R4.F5.B26 R4.F5.B12 R4.F5.B247 R4.F5.B233 R4.F5.B219 R4.F5.B205 R4.F5.B177 R4.F5.B163 R4.F5.B149 R4.F5.B135 R4.F5.B117 R4.F5.B103 R4.F5.B89 R4.F5.B75 R4.F5.B47 R4.F5.B33 R4.F5.B19 R4.F5.B5 R4.F4.B254 R4.F4.B240 R4.F4.B226 R4.F4.B212 R4.F4.B184 R4.F4.B170 R4.F4.B156 R4.F4.B142 R4.F4.B124 R4.F4.B110 R4.F4.B96 R4.F4.B82 R4.F4.B54 R4.F4.B40 R4.F4.B26 R4.F4.B12 R4.F4.B247 R4.F4.B233 R4.F4.B219 R4.F4.B205 R4.F4.B177 R4.F4.B163 R4.F4.B149 R4.F4.B135 R4.F4.B117 R4.F4.B103 R4.F4.B89 R4.F4.B75 R4.F4.B47 R4.F4.B33 R4.F4.B19 R4.F4.B5 R4.F7.B255 R4.F7.B241 R4.F7.B227 R4.F7.B213 R4.F7.B185 R4.F7.B171 R4.F7.B157 R4.F7.B143 R4.F7.B125 R4.F7.B111 R4.F7.B97 R4.F7.B83 R4.F7.B55 R4.F7.B41 R4.F7.B27 R4.F7.B13 R4.F7.B248 R4.F7.B234 R4.F7.B220 R4.F7.B206 R4.F7.B178 R4.F7.B164 R4.F7.B150 R4.F7.B136 R4.F7.B118 R4.F7.B104 R4.F7.B90 R4.F7.B76 R4.F7.B48 R4.F7.B34 R4.F7.B20 R4.F7.B6 R4.F6.B255 R4.F6.B241 R4.F6.B227 R4.F6.B213 R4.F6.B185 R4.F6.B171 R4.F6.B157 R4.F6.B143 R4.F6.B125 R4.F6.B111 R4.F6.B97 R4.F6.B83 R4.F6.B55 R4.F6.B41 R4.F6.B27 R4.F6.B13 R4.F6.B248 R4.F6.B234 R4.F6.B220 R4.F6.B206 R4.F6.B178 R4.F6.B164 R4.F6.B150 R4.F6.B136 R4.F6.B118 R4.F6.B104 R4.F6.B90 R4.F6.B76 R4.F6.B48 R4.F6.B34 R4.F6.B20 R4.F6.B6 R4.F5.B255 R4.F5.B241 R4.F5.B227 R4.F5.B213 R4.F5.B185 R4.F5.B171 R4.F5.B157 R4.F5.B143 R4.F5.B125 R4.F5.B111 R4.F5.B97 R4.F5.B83 R4.F5.B55 R4.F5.B41 R4.F5.B27 R4.F5.B13 R4.F5.B248 R4.F5.B234 R4.F5.B220 R4.F5.B206 R4.F5.B178 R4.F5.B164 R4.F5.B150 R4.F5.B136 R4.F5.B118 R4.F5.B104 R4.F5.B90 R4.F5.B76 R4.F5.B48 R4.F5.B34 R4.F5.B20 R4.F5.B6 R4.F4.B255 R4.F4.B241 R4.F4.B227 R4.F4.B213 R4.F4.B185 R4.F4.B171 R4.F4.B157 R4.F4.B143 R4.F4.B125 R4.F4.B111 R4.F4.B97 R4.F4.B83 R4.F4.B55 R4.F4.B41 R4.F4.B27 R4.F4.B13 R4.F4.B248 R4.F4.B234 R4.F4.B220 R4.F4.B206 R4.F4.B178 R4.F4.B164 R4.F4.B150 R4.F4.B136 R4.F4.B118 R4.F4.B104 R4.F4.B90 R4.F4.B76 R4.F4.B48 R4.F4.B34 R4.F4.B20 R4.F4.B6 R4.F3.B249 R4.F3.B235 R4.F3.B221 R4.F3.B207 R4.F3.B179 R4.F3.B165 R4.F3.B151 R4.F3.B137 R4.F3.B119 R4.F3.B105 R4.F3.B91 R4.F3.B77 R4.F3.B49 R4.F3.B35 R4.F3.B21 R4.F3.B7 R4.F3.B242 R4.F3.B228 R4.F3.B214 R4.F3.B200 R4.F3.B172 R4.F3.B158 R4.F3.B144 R4.F3.B130 R4.F3.B112 R4.F3.B98 R4.F3.B84 R4.F3.B70 R4.F3.B42 R4.F3.B28 R4.F3.B14 R4.F3.B0 R4.F2.B249 R4.F2.B235 R4.F2.B221 R4.F2.B207 R4.F2.B179 R4.F2.B165 R4.F2.B151 R4.F2.B137 R4.F2.B119 R4.F2.B105 R4.F2.B91 R4.F2.B77 R4.F2.B49 R4.F2.B35 R4.F2.B21 R4.F2.B7 R4.F2.B242 R4.F2.B228 R4.F2.B214 R4.F2.B200 R4.F2.B172 R4.F2.B158 R4.F2.B144 R4.F2.B130 R4.F2.B112 R4.F2.B98 R4.F2.B84 R4.F2.B70 R4.F2.B42 R4.F2.B28 R4.F2.B14 R4.F2.B0 R4.F1.B249 R4.F1.B235 R4.F1.B221 R4.F1.B207 R4.F1.B179 R4.F1.B165 R4.F1.B151 R4.F1.B137 R4.F1.B119 R4.F1.B105 R4.F1.B91 R4.F1.B77 R4.F1.B49 R4.F1.B35 R4.F1.B21 R4.F1.B7 R4.F1.B242 R4.F1.B228 R4.F1.B214 R4.F1.B200 R4.F1.B172 R4.F1.B158 R4.F1.B144 R4.F1.B130 R4.F1.B112 R4.F1.B98 R4.F1.B84 R4.F1.B70 R4.F1.B42 R4.F1.B28 R4.F1.B14 R4.F1.B0 R4.F0.B249 R4.F0.B235 R4.F0.B221 R4.F0.B207 R4.F0.B179 R4.F0.B165 R4.F0.B151 R4.F0.B137 R4.F0.B119 R4.F0.B105 R4.F0.B91 R4.F0.B77 R4.F0.B49 R4.F0.B35 R4.F0.B21 R4.F0.B7 R4.F0.B242 R4.F0.B228 R4.F0.B214 R4.F0.B200 R4.F0.B172 R4.F0.B158 R4.F0.B144 R4.F0.B130 R4.F0.B112 R4.F0.B98 R4.F0.B84 R4.F0.B70 R4.F0.B42 R4.F0.B28 R4.F0.B14 R4.F0.B0 R4.F3.B250 R4.F3.B236 R4.F3.B222 R4.F3.B208 R4.F3.B180 R4.F3.B166 R4.F3.B152 R4.F3.B138 R4.F3.B120 R4.F3.B106 R4.F3.B92 R4.F3.B78 R4.F3.B50 R4.F3.B36 R4.F3.B22 R4.F3.B8 R4.F3.B243 R4.F3.B229 R4.F3.B215 R4.F3.B201 R4.F3.B173 R4.F3.B159 R4.F3.B145 R4.F3.B131 R4.F3.B113 R4.F3.B99 R4.F3.B85 R4.F3.B71 R4.F3.B43 R4.F3.B29 R4.F3.B15 R4.F3.B1 R4.F2.B250 R4.F2.B236 R4.F2.B222 R4.F2.B208 R4.F2.B180 R4.F2.B166 R4.F2.B152 R4.F2.B138 R4.F2.B120 R4.F2.B106 R4.F2.B92 R4.F2.B78 R4.F2.B50 R4.F2.B36 R4.F2.B22 R4.F2.B8 R4.F2.B243 R4.F2.B229 R4.F2.B215 R4.F2.B201 R4.F2.B173 R4.F2.B159 R4.F2.B145 R4.F2.B131 R4.F2.B113 R4.F2.B99 R4.F2.B85 R4.F2.B71 R4.F2.B43 R4.F2.B29 R4.F2.B15 R4.F2.B1 R4.F1.B250 R4.F1.B236 R4.F1.B222 R4.F1.B208 R4.F1.B180 R4.F1.B166 R4.F1.B152 R4.F1.B138 R4.F1.B120 R4.F1.B106 R4.F1.B92 R4.F1.B78 R4.F1.B50 R4.F1.B36 R4.F1.B22 R4.F1.B8 R4.F1.B243 R4.F1.B229 R4.F1.B215 R4.F1.B201 R4.F1.B173 R4.F1.B159 R4.F1.B145 R4.F1.B131 R4.F1.B113 R4.F1.B99 R4.F1.B85 R4.F1.B71 R4.F1.B43 R4.F1.B29 R4.F1.B15 R4.F1.B1 R4.F0.B250 R4.F0.B236 R4.F0.B222 R4.F0.B208 R4.F0.B180 R4.F0.B166 R4.F0.B152 R4.F0.B138 R4.F0.B120 R4.F0.B106 R4.F0.B92 R4.F0.B78 R4.F0.B50 R4.F0.B36 R4.F0.B22 R4.F0.B8 R4.F0.B243 R4.F0.B229 R4.F0.B215 R4.F0.B201 R4.F0.B173 R4.F0.B159 R4.F0.B145 R4.F0.B131 R4.F0.B113 R4.F0.B99 R4.F0.B85 R4.F0.B71 R4.F0.B43 R4.F0.B29 R4.F0.B15 R4.F0.B1 R4.F3.B251 R4.F3.B237 R4.F3.B223 R4.F3.B209 R4.F3.B181 R4.F3.B167 R4.F3.B153 R4.F3.B139 R4.F3.B121 R4.F3.B107 R4.F3.B93 R4.F3.B79 R4.F3.B51 R4.F3.B37 R4.F3.B23 R4.F3.B9 R4.F3.B244 R4.F3.B230 R4.F3.B216 R4.F3.B202 R4.F3.B174 R4.F3.B160 R4.F3.B146 R4.F3.B132 R4.F3.B114 R4.F3.B100 R4.F3.B86 R4.F3.B72 R4.F3.B44 R4.F3.B30 R4.F3.B16 R4.F3.B2 R4.F2.B251 R4.F2.B237 R4.F2.B223 R4.F2.B209 R4.F2.B181 R4.F2.B167 R4.F2.B153 R4.F2.B139 R4.F2.B121 R4.F2.B107 R4.F2.B93 R4.F2.B79 R4.F2.B51 R4.F2.B37 R4.F2.B23 R4.F2.B9 R4.F2.B244 R4.F2.B230 R4.F2.B216 R4.F2.B202 R4.F2.B174 R4.F2.B160 R4.F2.B146 R4.F2.B132 R4.F2.B114 R4.F2.B100 R4.F2.B86 R4.F2.B72 R4.F2.B44 R4.F2.B30 R4.F2.B16 R4.F2.B2 R4.F1.B251 R4.F1.B237 R4.F1.B223 R4.F1.B209 R4.F1.B181 R4.F1.B167 R4.F1.B153 R4.F1.B139 R4.F1.B121 R4.F1.B107 R4.F1.B93 R4.F1.B79 R4.F1.B51 R4.F1.B37 R4.F1.B23 R4.F1.B9 R4.F1.B244 R4.F1.B230 R4.F1.B216 R4.F1.B202 R4.F1.B174 R4.F1.B160 R4.F1.B146 R4.F1.B132 R4.F1.B114 R4.F1.B100 R4.F1.B86 R4.F1.B72 R4.F1.B44 R4.F1.B30 R4.F1.B16 R4.F1.B2 R4.F0.B251 R4.F0.B237 R4.F0.B223 R4.F0.B209 R4.F0.B181 R4.F0.B167 R4.F0.B153 R4.F0.B139 R4.F0.B121 R4.F0.B107 R4.F0.B93 R4.F0.B79 R4.F0.B51 R4.F0.B37 R4.F0.B23 R4.F0.B9 R4.F0.B244 R4.F0.B230 R4.F0.B216 R4.F0.B202 R4.F0.B174 R4.F0.B160 R4.F0.B146 R4.F0.B132 R4.F0.B114 R4.F0.B100 R4.F0.B86 R4.F0.B72 R4.F0.B44 R4.F0.B30 R4.F0.B16 R4.F0.B2 R4.F3.B252 R4.F3.B238 R4.F3.B224 R4.F3.B210 R4.F3.B182 R4.F3.B168 R4.F3.B154 R4.F3.B140 R4.F3.B122 R4.F3.B108 R4.F3.B94 R4.F3.B80 R4.F3.B52 R4.F3.B38 R4.F3.B24 R4.F3.B10 R4.F3.B245 R4.F3.B231 R4.F3.B217 R4.F3.B203 R4.F3.B175 R4.F3.B161 R4.F3.B147 R4.F3.B133 R4.F3.B115 R4.F3.B101 R4.F3.B87 R4.F3.B73 R4.F3.B45 R4.F3.B31 R4.F3.B17 R4.F3.B3 R4.F2.B252 R4.F2.B238 R4.F2.B224 R4.F2.B210 R4.F2.B182 R4.F2.B168 R4.F2.B154 R4.F2.B140 R4.F2.B122 R4.F2.B108 R4.F2.B94 R4.F2.B80 R4.F2.B52 R4.F2.B38 R4.F2.B24 R4.F2.B10 R4.F2.B245 R4.F2.B231 R4.F2.B217 R4.F2.B203 R4.F2.B175 R4.F2.B161 R4.F2.B147 R4.F2.B133 R4.F2.B115 R4.F2.B101 R4.F2.B87 R4.F2.B73 R4.F2.B45 R4.F2.B31 R4.F2.B17 R4.F2.B3 R4.F1.B252 R4.F1.B238 R4.F1.B224 R4.F1.B210 R4.F1.B182 R4.F1.B168 R4.F1.B154 R4.F1.B140 R4.F1.B122 R4.F1.B108 R4.F1.B94 R4.F1.B80 R4.F1.B52 R4.F1.B38 R4.F1.B24 R4.F1.B10 R4.F1.B245 R4.F1.B231 R4.F1.B217 R4.F1.B203 R4.F1.B175 R4.F1.B161 R4.F1.B147 R4.F1.B133 R4.F1.B115 R4.F1.B101 R4.F1.B87 R4.F1.B73 R4.F1.B45 R4.F1.B31 R4.F1.B17 R4.F1.B3 R4.F0.B252 R4.F0.B238 R4.F0.B224 R4.F0.B210 R4.F0.B182 R4.F0.B168 R4.F0.B154 R4.F0.B140 R4.F0.B122 R4.F0.B108 R4.F0.B94 R4.F0.B80 R4.F0.B52 R4.F0.B38 R4.F0.B24 R4.F0.B10 R4.F0.B245 R4.F0.B231 R4.F0.B217 R4.F0.B203 R4.F0.B175 R4.F0.B161 R4.F0.B147 R4.F0.B133 R4.F0.B115 R4.F0.B101 R4.F0.B87 R4.F0.B73 R4.F0.B45 R4.F0.B31 R4.F0.B17 R4.F0.B3 R4.F3.B253 R4.F3.B239 R4.F3.B225 R4.F3.B211 R4.F3.B183 R4.F3.B169 R4.F3.B155 R4.F3.B141 R4.F3.B123 R4.F3.B109 R4.F3.B95 R4.F3.B81 R4.F3.B53 R4.F3.B39 R4.F3.B25 R4.F3.B11 R4.F3.B246 R4.F3.B232 R4.F3.B218 R4.F3.B204 R4.F3.B176 R4.F3.B162 R4.F3.B148 R4.F3.B134 R4.F3.B116 R4.F3.B102 R4.F3.B88 R4.F3.B74 R4.F3.B46 R4.F3.B32 R4.F3.B18 R4.F3.B4 R4.F2.B253 R4.F2.B239 R4.F2.B225 R4.F2.B211 R4.F2.B183 R4.F2.B169 R4.F2.B155 R4.F2.B141 R4.F2.B123 R4.F2.B109 R4.F2.B95 R4.F2.B81 R4.F2.B53 R4.F2.B39 R4.F2.B25 R4.F2.B11 R4.F2.B246 R4.F2.B232 R4.F2.B218 R4.F2.B204 R4.F2.B176 R4.F2.B162 R4.F2.B148 R4.F2.B134 R4.F2.B116 R4.F2.B102 R4.F2.B88 R4.F2.B74 R4.F2.B46 R4.F2.B32 R4.F2.B18 R4.F2.B4 R4.F1.B253 R4.F1.B239 R4.F1.B225 R4.F1.B211 R4.F1.B183 R4.F1.B169 R4.F1.B155 R4.F1.B141 R4.F1.B123 R4.F1.B109 R4.F1.B95 R4.F1.B81 R4.F1.B53 R4.F1.B39 R4.F1.B25 R4.F1.B11 R4.F1.B246 R4.F1.B232 R4.F1.B218 R4.F1.B204 R4.F1.B176 R4.F1.B162 R4.F1.B148 R4.F1.B134 R4.F1.B116 R4.F1.B102 R4.F1.B88 R4.F1.B74 R4.F1.B46 R4.F1.B32 R4.F1.B18 R4.F1.B4 R4.F0.B253 R4.F0.B239 R4.F0.B225 R4.F0.B211 R4.F0.B183 R4.F0.B169 R4.F0.B155 R4.F0.B141 R4.F0.B123 R4.F0.B109 R4.F0.B95 R4.F0.B81 R4.F0.B53 R4.F0.B39 R4.F0.B25 R4.F0.B11 R4.F0.B246 R4.F0.B232 R4.F0.B218 R4.F0.B204 R4.F0.B176 R4.F0.B162 R4.F0.B148 R4.F0.B134 R4.F0.B116 R4.F0.B102 R4.F0.B88 R4.F0.B74 R4.F0.B46 R4.F0.B32 R4.F0.B18 R4.F0.B4 R4.F3.B254 R4.F3.B240 R4.F3.B226 R4.F3.B212 R4.F3.B184 R4.F3.B170 R4.F3.B156 R4.F3.B142 R4.F3.B124 R4.F3.B110 R4.F3.B96 R4.F3.B82 R4.F3.B54 R4.F3.B40 R4.F3.B26 R4.F3.B12 R4.F3.B247 R4.F3.B233 R4.F3.B219 R4.F3.B205 R4.F3.B177 R4.F3.B163 R4.F3.B149 R4.F3.B135 R4.F3.B117 R4.F3.B103 R4.F3.B89 R4.F3.B75 R4.F3.B47 R4.F3.B33 R4.F3.B19 R4.F3.B5 R4.F2.B254 R4.F2.B240 R4.F2.B226 R4.F2.B212 R4.F2.B184 R4.F2.B170 R4.F2.B156 R4.F2.B142 R4.F2.B124 R4.F2.B110 R4.F2.B96 R4.F2.B82 R4.F2.B54 R4.F2.B40 R4.F2.B26 R4.F2.B12 R4.F2.B247 R4.F2.B233 R4.F2.B219 R4.F2.B205 R4.F2.B177 R4.F2.B163 R4.F2.B149 R4.F2.B135 R4.F2.B117 R4.F2.B103 R4.F2.B89 R4.F2.B75 R4.F2.B47 R4.F2.B33 R4.F2.B19 R4.F2.B5 R4.F1.B254 R4.F1.B240 R4.F1.B226 R4.F1.B212 R4.F1.B184 R4.F1.B170 R4.F1.B156 R4.F1.B142 R4.F1.B124 R4.F1.B110 R4.F1.B96 R4.F1.B82 R4.F1.B54 R4.F1.B40 R4.F1.B26 R4.F1.B12 R4.F1.B247 R4.F1.B233 R4.F1.B219 R4.F1.B205 R4.F1.B177 R4.F1.B163 R4.F1.B149 R4.F1.B135 R4.F1.B117 R4.F1.B103 R4.F1.B89 R4.F1.B75 R4.F1.B47 R4.F1.B33 R4.F1.B19 R4.F1.B5 R4.F0.B254 R4.F0.B240 R4.F0.B226 R4.F0.B212 R4.F0.B184 R4.F0.B170 R4.F0.B156 R4.F0.B142 R4.F0.B124 R4.F0.B110 R4.F0.B96 R4.F0.B82 R4.F0.B54 R4.F0.B40 R4.F0.B26 R4.F0.B12 R4.F0.B247 R4.F0.B233 R4.F0.B219 R4.F0.B205 R4.F0.B177 R4.F0.B163 R4.F0.B149 R4.F0.B135 R4.F0.B117 R4.F0.B103 R4.F0.B89 R4.F0.B75 R4.F0.B47 R4.F0.B33 R4.F0.B19 R4.F0.B5 R4.F3.B255 R4.F3.B241 R4.F3.B227 R4.F3.B213 R4.F3.B185 R4.F3.B171 R4.F3.B157 R4.F3.B143 R4.F3.B125 R4.F3.B111 R4.F3.B97 R4.F3.B83 R4.F3.B55 R4.F3.B41 R4.F3.B27 R4.F3.B13 R4.F3.B248 R4.F3.B234 R4.F3.B220 R4.F3.B206 R4.F3.B178 R4.F3.B164 R4.F3.B150 R4.F3.B136 R4.F3.B118 R4.F3.B104 R4.F3.B90 R4.F3.B76 R4.F3.B48 R4.F3.B34 R4.F3.B20 R4.F3.B6 R4.F2.B255 R4.F2.B241 R4.F2.B227 R4.F2.B213 R4.F2.B185 R4.F2.B171 R4.F2.B157 R4.F2.B143 R4.F2.B125 R4.F2.B111 R4.F2.B97 R4.F2.B83 R4.F2.B55 R4.F2.B41 R4.F2.B27 R4.F2.B13 R4.F2.B248 R4.F2.B234 R4.F2.B220 R4.F2.B206 R4.F2.B178 R4.F2.B164 R4.F2.B150 R4.F2.B136 R4.F2.B118 R4.F2.B104 R4.F2.B90 R4.F2.B76 R4.F2.B48 R4.F2.B34 R4.F2.B20 R4.F2.B6 R4.F1.B255 R4.F1.B241 R4.F1.B227 R4.F1.B213 R4.F1.B185 R4.F1.B171 R4.F1.B157 R4.F1.B143 R4.F1.B125 R4.F1.B111 R4.F1.B97 R4.F1.B83 R4.F1.B55 R4.F1.B41 R4.F1.B27 R4.F1.B13 R4.F1.B248 R4.F1.B234 R4.F1.B220 R4.F1.B206 R4.F1.B178 R4.F1.B164 R4.F1.B150 R4.F1.B136 R4.F1.B118 R4.F1.B104 R4.F1.B90 R4.F1.B76 R4.F1.B48 R4.F1.B34 R4.F1.B20 R4.F1.B6 R4.F0.B255 R4.F0.B241 R4.F0.B227 R4.F0.B213 R4.F0.B185 R4.F0.B171 R4.F0.B157 R4.F0.B143 R4.F0.B125 R4.F0.B111 R4.F0.B97 R4.F0.B83 R4.F0.B55 R4.F0.B41 R4.F0.B27 R4.F0.B13 R4.F0.B248 R4.F0.B234 R4.F0.B220 R4.F0.B206 R4.F0.B178 R4.F0.B164 R4.F0.B150 R4.F0.B136 R4.F0.B118 R4.F0.B104 R4.F0.B90 R4.F0.B76 R4.F0.B48 R4.F0.B34 R4.F0.B20 R4.F0.B6 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATAP: R4.F75.B198 R4.F75.B68 R4.F75.B191 R4.F75.B61 R4.F74.B198 R4.F74.B68 R4.F74.B191 R4.F74.B61 R4.F73.B198 R4.F73.B68 R4.F73.B191 R4.F73.B61 R4.F72.B198 R4.F72.B68 R4.F72.B191 R4.F72.B61 R4.F75.B199 R4.F75.B69 R4.F75.B192 R4.F75.B62 R4.F74.B199 R4.F74.B69 R4.F74.B192 R4.F74.B62 R4.F73.B199 R4.F73.B69 R4.F73.B192 R4.F73.B62 R4.F72.B199 R4.F72.B69 R4.F72.B192 R4.F72.B62 R4.F71.B193 R4.F71.B63 R4.F71.B186 R4.F71.B56 R4.F70.B193 R4.F70.B63 R4.F70.B186 R4.F70.B56 R4.F69.B193 R4.F69.B63 R4.F69.B186 R4.F69.B56 R4.F68.B193 R4.F68.B63 R4.F68.B186 R4.F68.B56 R4.F71.B194 R4.F71.B64 R4.F71.B187 R4.F71.B57 R4.F70.B194 R4.F70.B64 R4.F70.B187 R4.F70.B57 R4.F69.B194 R4.F69.B64 R4.F69.B187 R4.F69.B57 R4.F68.B194 R4.F68.B64 R4.F68.B187 R4.F68.B57 R4.F71.B195 R4.F71.B65 R4.F71.B188 R4.F71.B58 R4.F70.B195 R4.F70.B65 R4.F70.B188 R4.F70.B58 R4.F69.B195 R4.F69.B65 R4.F69.B188 R4.F69.B58 R4.F68.B195 R4.F68.B65 R4.F68.B188 R4.F68.B58 R4.F71.B196 R4.F71.B66 R4.F71.B189 R4.F71.B59 R4.F70.B196 R4.F70.B66 R4.F70.B189 R4.F70.B59 R4.F69.B196 R4.F69.B66 R4.F69.B189 R4.F69.B59 R4.F68.B196 R4.F68.B66 R4.F68.B189 R4.F68.B59 R4.F71.B197 R4.F71.B67 R4.F71.B190 R4.F71.B60 R4.F70.B197 R4.F70.B67 R4.F70.B190 R4.F70.B60 R4.F69.B197 R4.F69.B67 R4.F69.B190 R4.F69.B60 R4.F68.B197 R4.F68.B67 R4.F68.B190 R4.F68.B60 R4.F71.B198 R4.F71.B68 R4.F71.B191 R4.F71.B61 R4.F70.B198 R4.F70.B68 R4.F70.B191 R4.F70.B61 R4.F69.B198 R4.F69.B68 R4.F69.B191 R4.F69.B61 R4.F68.B198 R4.F68.B68 R4.F68.B191 R4.F68.B61 R4.F71.B199 R4.F71.B69 R4.F71.B192 R4.F71.B62 R4.F70.B199 R4.F70.B69 R4.F70.B192 R4.F70.B62 R4.F69.B199 R4.F69.B69 R4.F69.B192 R4.F69.B62 R4.F68.B199 R4.F68.B69 R4.F68.B192 R4.F68.B62 R4.F67.B193 R4.F67.B63 R4.F67.B186 R4.F67.B56 R4.F66.B193 R4.F66.B63 R4.F66.B186 R4.F66.B56 R4.F65.B193 R4.F65.B63 R4.F65.B186 R4.F65.B56 R4.F64.B193 R4.F64.B63 R4.F64.B186 R4.F64.B56 R4.F67.B194 R4.F67.B64 R4.F67.B187 R4.F67.B57 R4.F66.B194 R4.F66.B64 R4.F66.B187 R4.F66.B57 R4.F65.B194 R4.F65.B64 R4.F65.B187 R4.F65.B57 R4.F64.B194 R4.F64.B64 R4.F64.B187 R4.F64.B57 R4.F67.B195 R4.F67.B65 R4.F67.B188 R4.F67.B58 R4.F66.B195 R4.F66.B65 R4.F66.B188 R4.F66.B58 R4.F65.B195 R4.F65.B65 R4.F65.B188 R4.F65.B58 R4.F64.B195 R4.F64.B65 R4.F64.B188 R4.F64.B58 R4.F67.B196 R4.F67.B66 R4.F67.B189 R4.F67.B59 R4.F66.B196 R4.F66.B66 R4.F66.B189 R4.F66.B59 R4.F65.B196 R4.F65.B66 R4.F65.B189 R4.F65.B59 R4.F64.B196 R4.F64.B66 R4.F64.B189 R4.F64.B59 R4.F67.B197 R4.F67.B67 R4.F67.B190 R4.F67.B60 R4.F66.B197 R4.F66.B67 R4.F66.B190 R4.F66.B60 R4.F65.B197 R4.F65.B67 R4.F65.B190 R4.F65.B60 R4.F64.B197 R4.F64.B67 R4.F64.B190 R4.F64.B60 R4.F67.B198 R4.F67.B68 R4.F67.B191 R4.F67.B61 R4.F66.B198 R4.F66.B68 R4.F66.B191 R4.F66.B61 R4.F65.B198 R4.F65.B68 R4.F65.B191 R4.F65.B61 R4.F64.B198 R4.F64.B68 R4.F64.B191 R4.F64.B61 R4.F67.B199 R4.F67.B69 R4.F67.B192 R4.F67.B62 R4.F66.B199 R4.F66.B69 R4.F66.B192 R4.F66.B62 R4.F65.B199 R4.F65.B69 R4.F65.B192 R4.F65.B62 R4.F64.B199 R4.F64.B69 R4.F64.B192 R4.F64.B62 R4.F63.B193 R4.F63.B63 R4.F63.B186 R4.F63.B56 R4.F62.B193 R4.F62.B63 R4.F62.B186 R4.F62.B56 R4.F61.B193 R4.F61.B63 R4.F61.B186 R4.F61.B56 R4.F60.B193 R4.F60.B63 R4.F60.B186 R4.F60.B56 R4.F63.B194 R4.F63.B64 R4.F63.B187 R4.F63.B57 R4.F62.B194 R4.F62.B64 R4.F62.B187 R4.F62.B57 R4.F61.B194 R4.F61.B64 R4.F61.B187 R4.F61.B57 R4.F60.B194 R4.F60.B64 R4.F60.B187 R4.F60.B57 R4.F63.B195 R4.F63.B65 R4.F63.B188 R4.F63.B58 R4.F62.B195 R4.F62.B65 R4.F62.B188 R4.F62.B58 R4.F61.B195 R4.F61.B65 R4.F61.B188 R4.F61.B58 R4.F60.B195 R4.F60.B65 R4.F60.B188 R4.F60.B58 R4.F63.B196 R4.F63.B66 R4.F63.B189 R4.F63.B59 R4.F62.B196 R4.F62.B66 R4.F62.B189 R4.F62.B59 R4.F61.B196 R4.F61.B66 R4.F61.B189 R4.F61.B59 R4.F60.B196 R4.F60.B66 R4.F60.B189 R4.F60.B59 R4.F63.B197 R4.F63.B67 R4.F63.B190 R4.F63.B60 R4.F62.B197 R4.F62.B67 R4.F62.B190 R4.F62.B60 R4.F61.B197 R4.F61.B67 R4.F61.B190 R4.F61.B60 R4.F60.B197 R4.F60.B67 R4.F60.B190 R4.F60.B60 R4.F63.B198 R4.F63.B68 R4.F63.B191 R4.F63.B61 R4.F62.B198 R4.F62.B68 R4.F62.B191 R4.F62.B61 R4.F61.B198 R4.F61.B68 R4.F61.B191 R4.F61.B61 R4.F60.B198 R4.F60.B68 R4.F60.B191 R4.F60.B61 R4.F63.B199 R4.F63.B69 R4.F63.B192 R4.F63.B62 R4.F62.B199 R4.F62.B69 R4.F62.B192 R4.F62.B62 R4.F61.B199 R4.F61.B69 R4.F61.B192 R4.F61.B62 R4.F60.B199 R4.F60.B69 R4.F60.B192 R4.F60.B62 R4.F59.B193 R4.F59.B63 R4.F59.B186 R4.F59.B56 R4.F58.B193 R4.F58.B63 R4.F58.B186 R4.F58.B56 R4.F57.B193 R4.F57.B63 R4.F57.B186 R4.F57.B56 R4.F56.B193 R4.F56.B63 R4.F56.B186 R4.F56.B56 R4.F59.B194 R4.F59.B64 R4.F59.B187 R4.F59.B57 R4.F58.B194 R4.F58.B64 R4.F58.B187 R4.F58.B57 R4.F57.B194 R4.F57.B64 R4.F57.B187 R4.F57.B57 R4.F56.B194 R4.F56.B64 R4.F56.B187 R4.F56.B57 R4.F59.B195 R4.F59.B65 R4.F59.B188 R4.F59.B58 R4.F58.B195 R4.F58.B65 R4.F58.B188 R4.F58.B58 R4.F57.B195 R4.F57.B65 R4.F57.B188 R4.F57.B58 R4.F56.B195 R4.F56.B65 R4.F56.B188 R4.F56.B58 R4.F59.B196 R4.F59.B66 R4.F59.B189 R4.F59.B59 R4.F58.B196 R4.F58.B66 R4.F58.B189 R4.F58.B59 R4.F57.B196 R4.F57.B66 R4.F57.B189 R4.F57.B59 R4.F56.B196 R4.F56.B66 R4.F56.B189 R4.F56.B59 R4.F59.B197 R4.F59.B67 R4.F59.B190 R4.F59.B60 R4.F58.B197 R4.F58.B67 R4.F58.B190 R4.F58.B60 R4.F57.B197 R4.F57.B67 R4.F57.B190 R4.F57.B60 R4.F56.B197 R4.F56.B67 R4.F56.B190 R4.F56.B60 R4.F59.B198 R4.F59.B68 R4.F59.B191 R4.F59.B61 R4.F58.B198 R4.F58.B68 R4.F58.B191 R4.F58.B61 R4.F57.B198 R4.F57.B68 R4.F57.B191 R4.F57.B61 R4.F56.B198 R4.F56.B68 R4.F56.B191 R4.F56.B61 R4.F59.B199 R4.F59.B69 R4.F59.B192 R4.F59.B62 R4.F58.B199 R4.F58.B69 R4.F58.B192 R4.F58.B62 R4.F57.B199 R4.F57.B69 R4.F57.B192 R4.F57.B62 R4.F56.B199 R4.F56.B69 R4.F56.B192 R4.F56.B62 R4.F55.B193 R4.F55.B63 R4.F55.B186 R4.F55.B56 R4.F54.B193 R4.F54.B63 R4.F54.B186 R4.F54.B56 R4.F53.B193 R4.F53.B63 R4.F53.B186 R4.F53.B56 R4.F52.B193 R4.F52.B63 R4.F52.B186 R4.F52.B56 R4.F55.B194 R4.F55.B64 R4.F55.B187 R4.F55.B57 R4.F54.B194 R4.F54.B64 R4.F54.B187 R4.F54.B57 R4.F53.B194 R4.F53.B64 R4.F53.B187 R4.F53.B57 R4.F52.B194 R4.F52.B64 R4.F52.B187 R4.F52.B57 R4.F55.B195 R4.F55.B65 R4.F55.B188 R4.F55.B58 R4.F54.B195 R4.F54.B65 R4.F54.B188 R4.F54.B58 R4.F53.B195 R4.F53.B65 R4.F53.B188 R4.F53.B58 R4.F52.B195 R4.F52.B65 R4.F52.B188 R4.F52.B58 R4.F55.B196 R4.F55.B66 R4.F55.B189 R4.F55.B59 R4.F54.B196 R4.F54.B66 R4.F54.B189 R4.F54.B59 R4.F53.B196 R4.F53.B66 R4.F53.B189 R4.F53.B59 R4.F52.B196 R4.F52.B66 R4.F52.B189 R4.F52.B59 R4.F55.B197 R4.F55.B67 R4.F55.B190 R4.F55.B60 R4.F54.B197 R4.F54.B67 R4.F54.B190 R4.F54.B60 R4.F53.B197 R4.F53.B67 R4.F53.B190 R4.F53.B60 R4.F52.B197 R4.F52.B67 R4.F52.B190 R4.F52.B60 R4.F55.B198 R4.F55.B68 R4.F55.B191 R4.F55.B61 R4.F54.B198 R4.F54.B68 R4.F54.B191 R4.F54.B61 R4.F53.B198 R4.F53.B68 R4.F53.B191 R4.F53.B61 R4.F52.B198 R4.F52.B68 R4.F52.B191 R4.F52.B61 R4.F55.B199 R4.F55.B69 R4.F55.B192 R4.F55.B62 R4.F54.B199 R4.F54.B69 R4.F54.B192 R4.F54.B62 R4.F53.B199 R4.F53.B69 R4.F53.B192 R4.F53.B62 R4.F52.B199 R4.F52.B69 R4.F52.B192 R4.F52.B62 R4.F51.B193 R4.F51.B63 R4.F51.B186 R4.F51.B56 R4.F50.B193 R4.F50.B63 R4.F50.B186 R4.F50.B56 R4.F49.B193 R4.F49.B63 R4.F49.B186 R4.F49.B56 R4.F48.B193 R4.F48.B63 R4.F48.B186 R4.F48.B56 R4.F51.B194 R4.F51.B64 R4.F51.B187 R4.F51.B57 R4.F50.B194 R4.F50.B64 R4.F50.B187 R4.F50.B57 R4.F49.B194 R4.F49.B64 R4.F49.B187 R4.F49.B57 R4.F48.B194 R4.F48.B64 R4.F48.B187 R4.F48.B57 R4.F51.B195 R4.F51.B65 R4.F51.B188 R4.F51.B58 R4.F50.B195 R4.F50.B65 R4.F50.B188 R4.F50.B58 R4.F49.B195 R4.F49.B65 R4.F49.B188 R4.F49.B58 R4.F48.B195 R4.F48.B65 R4.F48.B188 R4.F48.B58 R4.F51.B196 R4.F51.B66 R4.F51.B189 R4.F51.B59 R4.F50.B196 R4.F50.B66 R4.F50.B189 R4.F50.B59 R4.F49.B196 R4.F49.B66 R4.F49.B189 R4.F49.B59 R4.F48.B196 R4.F48.B66 R4.F48.B189 R4.F48.B59 R4.F51.B197 R4.F51.B67 R4.F51.B190 R4.F51.B60 R4.F50.B197 R4.F50.B67 R4.F50.B190 R4.F50.B60 R4.F49.B197 R4.F49.B67 R4.F49.B190 R4.F49.B60 R4.F48.B197 R4.F48.B67 R4.F48.B190 R4.F48.B60 R4.F51.B198 R4.F51.B68 R4.F51.B191 R4.F51.B61 R4.F50.B198 R4.F50.B68 R4.F50.B191 R4.F50.B61 R4.F49.B198 R4.F49.B68 R4.F49.B191 R4.F49.B61 R4.F48.B198 R4.F48.B68 R4.F48.B191 R4.F48.B61 R4.F51.B199 R4.F51.B69 R4.F51.B192 R4.F51.B62 R4.F50.B199 R4.F50.B69 R4.F50.B192 R4.F50.B62 R4.F49.B199 R4.F49.B69 R4.F49.B192 R4.F49.B62 R4.F48.B199 R4.F48.B69 R4.F48.B192 R4.F48.B62 R4.F47.B193 R4.F47.B63 R4.F47.B186 R4.F47.B56 R4.F46.B193 R4.F46.B63 R4.F46.B186 R4.F46.B56 R4.F45.B193 R4.F45.B63 R4.F45.B186 R4.F45.B56 R4.F44.B193 R4.F44.B63 R4.F44.B186 R4.F44.B56 R4.F47.B194 R4.F47.B64 R4.F47.B187 R4.F47.B57 R4.F46.B194 R4.F46.B64 R4.F46.B187 R4.F46.B57 R4.F45.B194 R4.F45.B64 R4.F45.B187 R4.F45.B57 R4.F44.B194 R4.F44.B64 R4.F44.B187 R4.F44.B57 R4.F47.B195 R4.F47.B65 R4.F47.B188 R4.F47.B58 R4.F46.B195 R4.F46.B65 R4.F46.B188 R4.F46.B58 R4.F45.B195 R4.F45.B65 R4.F45.B188 R4.F45.B58 R4.F44.B195 R4.F44.B65 R4.F44.B188 R4.F44.B58 R4.F47.B196 R4.F47.B66 R4.F47.B189 R4.F47.B59 R4.F46.B196 R4.F46.B66 R4.F46.B189 R4.F46.B59 R4.F45.B196 R4.F45.B66 R4.F45.B189 R4.F45.B59 R4.F44.B196 R4.F44.B66 R4.F44.B189 R4.F44.B59 R4.F47.B197 R4.F47.B67 R4.F47.B190 R4.F47.B60 R4.F46.B197 R4.F46.B67 R4.F46.B190 R4.F46.B60 R4.F45.B197 R4.F45.B67 R4.F45.B190 R4.F45.B60 R4.F44.B197 R4.F44.B67 R4.F44.B190 R4.F44.B60 R4.F47.B198 R4.F47.B68 R4.F47.B191 R4.F47.B61 R4.F46.B198 R4.F46.B68 R4.F46.B191 R4.F46.B61 R4.F45.B198 R4.F45.B68 R4.F45.B191 R4.F45.B61 R4.F44.B198 R4.F44.B68 R4.F44.B191 R4.F44.B61 R4.F47.B199 R4.F47.B69 R4.F47.B192 R4.F47.B62 R4.F46.B199 R4.F46.B69 R4.F46.B192 R4.F46.B62 R4.F45.B199 R4.F45.B69 R4.F45.B192 R4.F45.B62 R4.F44.B199 R4.F44.B69 R4.F44.B192 R4.F44.B62 R4.F43.B193 R4.F43.B63 R4.F43.B186 R4.F43.B56 R4.F42.B193 R4.F42.B63 R4.F42.B186 R4.F42.B56 R4.F41.B193 R4.F41.B63 R4.F41.B186 R4.F41.B56 R4.F40.B193 R4.F40.B63 R4.F40.B186 R4.F40.B56 R4.F43.B194 R4.F43.B64 R4.F43.B187 R4.F43.B57 R4.F42.B194 R4.F42.B64 R4.F42.B187 R4.F42.B57 R4.F41.B194 R4.F41.B64 R4.F41.B187 R4.F41.B57 R4.F40.B194 R4.F40.B64 R4.F40.B187 R4.F40.B57 R4.F43.B195 R4.F43.B65 R4.F43.B188 R4.F43.B58 R4.F42.B195 R4.F42.B65 R4.F42.B188 R4.F42.B58 R4.F41.B195 R4.F41.B65 R4.F41.B188 R4.F41.B58 R4.F40.B195 R4.F40.B65 R4.F40.B188 R4.F40.B58 R4.F43.B196 R4.F43.B66 R4.F43.B189 R4.F43.B59 R4.F42.B196 R4.F42.B66 R4.F42.B189 R4.F42.B59 R4.F41.B196 R4.F41.B66 R4.F41.B189 R4.F41.B59 R4.F40.B196 R4.F40.B66 R4.F40.B189 R4.F40.B59 R4.F43.B197 R4.F43.B67 R4.F43.B190 R4.F43.B60 R4.F42.B197 R4.F42.B67 R4.F42.B190 R4.F42.B60 R4.F41.B197 R4.F41.B67 R4.F41.B190 R4.F41.B60 R4.F40.B197 R4.F40.B67 R4.F40.B190 R4.F40.B60 R4.F43.B198 R4.F43.B68 R4.F43.B191 R4.F43.B61 R4.F42.B198 R4.F42.B68 R4.F42.B191 R4.F42.B61 R4.F41.B198 R4.F41.B68 R4.F41.B191 R4.F41.B61 R4.F40.B198 R4.F40.B68 R4.F40.B191 R4.F40.B61 R4.F43.B199 R4.F43.B69 R4.F43.B192 R4.F43.B62 R4.F42.B199 R4.F42.B69 R4.F42.B192 R4.F42.B62 R4.F41.B199 R4.F41.B69 R4.F41.B192 R4.F41.B62 R4.F40.B199 R4.F40.B69 R4.F40.B192 R4.F40.B62 R4.F39.B193 R4.F39.B63 R4.F39.B186 R4.F39.B56 R4.F38.B193 R4.F38.B63 R4.F38.B186 R4.F38.B56 R4.F37.B193 R4.F37.B63 R4.F37.B186 R4.F37.B56 R4.F36.B193 R4.F36.B63 R4.F36.B186 R4.F36.B56 R4.F39.B194 R4.F39.B64 R4.F39.B187 R4.F39.B57 R4.F38.B194 R4.F38.B64 R4.F38.B187 R4.F38.B57 R4.F37.B194 R4.F37.B64 R4.F37.B187 R4.F37.B57 R4.F36.B194 R4.F36.B64 R4.F36.B187 R4.F36.B57 R4.F39.B195 R4.F39.B65 R4.F39.B188 R4.F39.B58 R4.F38.B195 R4.F38.B65 R4.F38.B188 R4.F38.B58 R4.F37.B195 R4.F37.B65 R4.F37.B188 R4.F37.B58 R4.F36.B195 R4.F36.B65 R4.F36.B188 R4.F36.B58 R4.F39.B196 R4.F39.B66 R4.F39.B189 R4.F39.B59 R4.F38.B196 R4.F38.B66 R4.F38.B189 R4.F38.B59 R4.F37.B196 R4.F37.B66 R4.F37.B189 R4.F37.B59 R4.F36.B196 R4.F36.B66 R4.F36.B189 R4.F36.B59 R4.F39.B197 R4.F39.B67 R4.F39.B190 R4.F39.B60 R4.F38.B197 R4.F38.B67 R4.F38.B190 R4.F38.B60 R4.F37.B197 R4.F37.B67 R4.F37.B190 R4.F37.B60 R4.F36.B197 R4.F36.B67 R4.F36.B190 R4.F36.B60 R4.F39.B198 R4.F39.B68 R4.F39.B191 R4.F39.B61 R4.F38.B198 R4.F38.B68 R4.F38.B191 R4.F38.B61 R4.F37.B198 R4.F37.B68 R4.F37.B191 R4.F37.B61 R4.F36.B198 R4.F36.B68 R4.F36.B191 R4.F36.B61 R4.F39.B199 R4.F39.B69 R4.F39.B192 R4.F39.B62 R4.F38.B199 R4.F38.B69 R4.F38.B192 R4.F38.B62 R4.F37.B199 R4.F37.B69 R4.F37.B192 R4.F37.B62 R4.F36.B199 R4.F36.B69 R4.F36.B192 R4.F36.B62 R4.F35.B193 R4.F35.B63 R4.F35.B186 R4.F35.B56 R4.F34.B193 R4.F34.B63 R4.F34.B186 R4.F34.B56 R4.F33.B193 R4.F33.B63 R4.F33.B186 R4.F33.B56 R4.F32.B193 R4.F32.B63 R4.F32.B186 R4.F32.B56 R4.F35.B194 R4.F35.B64 R4.F35.B187 R4.F35.B57 R4.F34.B194 R4.F34.B64 R4.F34.B187 R4.F34.B57 R4.F33.B194 R4.F33.B64 R4.F33.B187 R4.F33.B57 R4.F32.B194 R4.F32.B64 R4.F32.B187 R4.F32.B57 R4.F35.B195 R4.F35.B65 R4.F35.B188 R4.F35.B58 R4.F34.B195 R4.F34.B65 R4.F34.B188 R4.F34.B58 R4.F33.B195 R4.F33.B65 R4.F33.B188 R4.F33.B58 R4.F32.B195 R4.F32.B65 R4.F32.B188 R4.F32.B58 R4.F35.B196 R4.F35.B66 R4.F35.B189 R4.F35.B59 R4.F34.B196 R4.F34.B66 R4.F34.B189 R4.F34.B59 R4.F33.B196 R4.F33.B66 R4.F33.B189 R4.F33.B59 R4.F32.B196 R4.F32.B66 R4.F32.B189 R4.F32.B59 R4.F35.B197 R4.F35.B67 R4.F35.B190 R4.F35.B60 R4.F34.B197 R4.F34.B67 R4.F34.B190 R4.F34.B60 R4.F33.B197 R4.F33.B67 R4.F33.B190 R4.F33.B60 R4.F32.B197 R4.F32.B67 R4.F32.B190 R4.F32.B60 R4.F35.B198 R4.F35.B68 R4.F35.B191 R4.F35.B61 R4.F34.B198 R4.F34.B68 R4.F34.B191 R4.F34.B61 R4.F33.B198 R4.F33.B68 R4.F33.B191 R4.F33.B61 R4.F32.B198 R4.F32.B68 R4.F32.B191 R4.F32.B61 R4.F35.B199 R4.F35.B69 R4.F35.B192 R4.F35.B62 R4.F34.B199 R4.F34.B69 R4.F34.B192 R4.F34.B62 R4.F33.B199 R4.F33.B69 R4.F33.B192 R4.F33.B62 R4.F32.B199 R4.F32.B69 R4.F32.B192 R4.F32.B62 R4.F31.B193 R4.F31.B63 R4.F31.B186 R4.F31.B56 R4.F30.B193 R4.F30.B63 R4.F30.B186 R4.F30.B56 R4.F29.B193 R4.F29.B63 R4.F29.B186 R4.F29.B56 R4.F28.B193 R4.F28.B63 R4.F28.B186 R4.F28.B56 R4.F31.B194 R4.F31.B64 R4.F31.B187 R4.F31.B57 R4.F30.B194 R4.F30.B64 R4.F30.B187 R4.F30.B57 R4.F29.B194 R4.F29.B64 R4.F29.B187 R4.F29.B57 R4.F28.B194 R4.F28.B64 R4.F28.B187 R4.F28.B57 R4.F31.B195 R4.F31.B65 R4.F31.B188 R4.F31.B58 R4.F30.B195 R4.F30.B65 R4.F30.B188 R4.F30.B58 R4.F29.B195 R4.F29.B65 R4.F29.B188 R4.F29.B58 R4.F28.B195 R4.F28.B65 R4.F28.B188 R4.F28.B58 R4.F31.B196 R4.F31.B66 R4.F31.B189 R4.F31.B59 R4.F30.B196 R4.F30.B66 R4.F30.B189 R4.F30.B59 R4.F29.B196 R4.F29.B66 R4.F29.B189 R4.F29.B59 R4.F28.B196 R4.F28.B66 R4.F28.B189 R4.F28.B59 R4.F31.B197 R4.F31.B67 R4.F31.B190 R4.F31.B60 R4.F30.B197 R4.F30.B67 R4.F30.B190 R4.F30.B60 R4.F29.B197 R4.F29.B67 R4.F29.B190 R4.F29.B60 R4.F28.B197 R4.F28.B67 R4.F28.B190 R4.F28.B60 R4.F31.B198 R4.F31.B68 R4.F31.B191 R4.F31.B61 R4.F30.B198 R4.F30.B68 R4.F30.B191 R4.F30.B61 R4.F29.B198 R4.F29.B68 R4.F29.B191 R4.F29.B61 R4.F28.B198 R4.F28.B68 R4.F28.B191 R4.F28.B61 R4.F31.B199 R4.F31.B69 R4.F31.B192 R4.F31.B62 R4.F30.B199 R4.F30.B69 R4.F30.B192 R4.F30.B62 R4.F29.B199 R4.F29.B69 R4.F29.B192 R4.F29.B62 R4.F28.B199 R4.F28.B69 R4.F28.B192 R4.F28.B62 R4.F27.B193 R4.F27.B63 R4.F27.B186 R4.F27.B56 R4.F26.B193 R4.F26.B63 R4.F26.B186 R4.F26.B56 R4.F25.B193 R4.F25.B63 R4.F25.B186 R4.F25.B56 R4.F24.B193 R4.F24.B63 R4.F24.B186 R4.F24.B56 R4.F27.B194 R4.F27.B64 R4.F27.B187 R4.F27.B57 R4.F26.B194 R4.F26.B64 R4.F26.B187 R4.F26.B57 R4.F25.B194 R4.F25.B64 R4.F25.B187 R4.F25.B57 R4.F24.B194 R4.F24.B64 R4.F24.B187 R4.F24.B57 R4.F27.B195 R4.F27.B65 R4.F27.B188 R4.F27.B58 R4.F26.B195 R4.F26.B65 R4.F26.B188 R4.F26.B58 R4.F25.B195 R4.F25.B65 R4.F25.B188 R4.F25.B58 R4.F24.B195 R4.F24.B65 R4.F24.B188 R4.F24.B58 R4.F27.B196 R4.F27.B66 R4.F27.B189 R4.F27.B59 R4.F26.B196 R4.F26.B66 R4.F26.B189 R4.F26.B59 R4.F25.B196 R4.F25.B66 R4.F25.B189 R4.F25.B59 R4.F24.B196 R4.F24.B66 R4.F24.B189 R4.F24.B59 R4.F27.B197 R4.F27.B67 R4.F27.B190 R4.F27.B60 R4.F26.B197 R4.F26.B67 R4.F26.B190 R4.F26.B60 R4.F25.B197 R4.F25.B67 R4.F25.B190 R4.F25.B60 R4.F24.B197 R4.F24.B67 R4.F24.B190 R4.F24.B60 R4.F27.B198 R4.F27.B68 R4.F27.B191 R4.F27.B61 R4.F26.B198 R4.F26.B68 R4.F26.B191 R4.F26.B61 R4.F25.B198 R4.F25.B68 R4.F25.B191 R4.F25.B61 R4.F24.B198 R4.F24.B68 R4.F24.B191 R4.F24.B61 R4.F27.B199 R4.F27.B69 R4.F27.B192 R4.F27.B62 R4.F26.B199 R4.F26.B69 R4.F26.B192 R4.F26.B62 R4.F25.B199 R4.F25.B69 R4.F25.B192 R4.F25.B62 R4.F24.B199 R4.F24.B69 R4.F24.B192 R4.F24.B62 R4.F23.B193 R4.F23.B63 R4.F23.B186 R4.F23.B56 R4.F22.B193 R4.F22.B63 R4.F22.B186 R4.F22.B56 R4.F21.B193 R4.F21.B63 R4.F21.B186 R4.F21.B56 R4.F20.B193 R4.F20.B63 R4.F20.B186 R4.F20.B56 R4.F23.B194 R4.F23.B64 R4.F23.B187 R4.F23.B57 R4.F22.B194 R4.F22.B64 R4.F22.B187 R4.F22.B57 R4.F21.B194 R4.F21.B64 R4.F21.B187 R4.F21.B57 R4.F20.B194 R4.F20.B64 R4.F20.B187 R4.F20.B57 R4.F23.B195 R4.F23.B65 R4.F23.B188 R4.F23.B58 R4.F22.B195 R4.F22.B65 R4.F22.B188 R4.F22.B58 R4.F21.B195 R4.F21.B65 R4.F21.B188 R4.F21.B58 R4.F20.B195 R4.F20.B65 R4.F20.B188 R4.F20.B58 R4.F23.B196 R4.F23.B66 R4.F23.B189 R4.F23.B59 R4.F22.B196 R4.F22.B66 R4.F22.B189 R4.F22.B59 R4.F21.B196 R4.F21.B66 R4.F21.B189 R4.F21.B59 R4.F20.B196 R4.F20.B66 R4.F20.B189 R4.F20.B59 R4.F23.B197 R4.F23.B67 R4.F23.B190 R4.F23.B60 R4.F22.B197 R4.F22.B67 R4.F22.B190 R4.F22.B60 R4.F21.B197 R4.F21.B67 R4.F21.B190 R4.F21.B60 R4.F20.B197 R4.F20.B67 R4.F20.B190 R4.F20.B60 R4.F23.B198 R4.F23.B68 R4.F23.B191 R4.F23.B61 R4.F22.B198 R4.F22.B68 R4.F22.B191 R4.F22.B61 R4.F21.B198 R4.F21.B68 R4.F21.B191 R4.F21.B61 R4.F20.B198 R4.F20.B68 R4.F20.B191 R4.F20.B61 R4.F23.B199 R4.F23.B69 R4.F23.B192 R4.F23.B62 R4.F22.B199 R4.F22.B69 R4.F22.B192 R4.F22.B62 R4.F21.B199 R4.F21.B69 R4.F21.B192 R4.F21.B62 R4.F20.B199 R4.F20.B69 R4.F20.B192 R4.F20.B62 R4.F19.B193 R4.F19.B63 R4.F19.B186 R4.F19.B56 R4.F18.B193 R4.F18.B63 R4.F18.B186 R4.F18.B56 R4.F17.B193 R4.F17.B63 R4.F17.B186 R4.F17.B56 R4.F16.B193 R4.F16.B63 R4.F16.B186 R4.F16.B56 R4.F19.B194 R4.F19.B64 R4.F19.B187 R4.F19.B57 R4.F18.B194 R4.F18.B64 R4.F18.B187 R4.F18.B57 R4.F17.B194 R4.F17.B64 R4.F17.B187 R4.F17.B57 R4.F16.B194 R4.F16.B64 R4.F16.B187 R4.F16.B57 R4.F19.B195 R4.F19.B65 R4.F19.B188 R4.F19.B58 R4.F18.B195 R4.F18.B65 R4.F18.B188 R4.F18.B58 R4.F17.B195 R4.F17.B65 R4.F17.B188 R4.F17.B58 R4.F16.B195 R4.F16.B65 R4.F16.B188 R4.F16.B58 R4.F19.B196 R4.F19.B66 R4.F19.B189 R4.F19.B59 R4.F18.B196 R4.F18.B66 R4.F18.B189 R4.F18.B59 R4.F17.B196 R4.F17.B66 R4.F17.B189 R4.F17.B59 R4.F16.B196 R4.F16.B66 R4.F16.B189 R4.F16.B59 R4.F19.B197 R4.F19.B67 R4.F19.B190 R4.F19.B60 R4.F18.B197 R4.F18.B67 R4.F18.B190 R4.F18.B60 R4.F17.B197 R4.F17.B67 R4.F17.B190 R4.F17.B60 R4.F16.B197 R4.F16.B67 R4.F16.B190 R4.F16.B60 R4.F19.B198 R4.F19.B68 R4.F19.B191 R4.F19.B61 R4.F18.B198 R4.F18.B68 R4.F18.B191 R4.F18.B61 R4.F17.B198 R4.F17.B68 R4.F17.B191 R4.F17.B61 R4.F16.B198 R4.F16.B68 R4.F16.B191 R4.F16.B61 R4.F19.B199 R4.F19.B69 R4.F19.B192 R4.F19.B62 R4.F18.B199 R4.F18.B69 R4.F18.B192 R4.F18.B62 R4.F17.B199 R4.F17.B69 R4.F17.B192 R4.F17.B62 R4.F16.B199 R4.F16.B69 R4.F16.B192 R4.F16.B62 R4.F15.B193 R4.F15.B63 R4.F15.B186 R4.F15.B56 R4.F14.B193 R4.F14.B63 R4.F14.B186 R4.F14.B56 R4.F13.B193 R4.F13.B63 R4.F13.B186 R4.F13.B56 R4.F12.B193 R4.F12.B63 R4.F12.B186 R4.F12.B56 R4.F15.B194 R4.F15.B64 R4.F15.B187 R4.F15.B57 R4.F14.B194 R4.F14.B64 R4.F14.B187 R4.F14.B57 R4.F13.B194 R4.F13.B64 R4.F13.B187 R4.F13.B57 R4.F12.B194 R4.F12.B64 R4.F12.B187 R4.F12.B57 R4.F15.B195 R4.F15.B65 R4.F15.B188 R4.F15.B58 R4.F14.B195 R4.F14.B65 R4.F14.B188 R4.F14.B58 R4.F13.B195 R4.F13.B65 R4.F13.B188 R4.F13.B58 R4.F12.B195 R4.F12.B65 R4.F12.B188 R4.F12.B58 R4.F15.B196 R4.F15.B66 R4.F15.B189 R4.F15.B59 R4.F14.B196 R4.F14.B66 R4.F14.B189 R4.F14.B59 R4.F13.B196 R4.F13.B66 R4.F13.B189 R4.F13.B59 R4.F12.B196 R4.F12.B66 R4.F12.B189 R4.F12.B59 R4.F15.B197 R4.F15.B67 R4.F15.B190 R4.F15.B60 R4.F14.B197 R4.F14.B67 R4.F14.B190 R4.F14.B60 R4.F13.B197 R4.F13.B67 R4.F13.B190 R4.F13.B60 R4.F12.B197 R4.F12.B67 R4.F12.B190 R4.F12.B60 R4.F15.B198 R4.F15.B68 R4.F15.B191 R4.F15.B61 R4.F14.B198 R4.F14.B68 R4.F14.B191 R4.F14.B61 R4.F13.B198 R4.F13.B68 R4.F13.B191 R4.F13.B61 R4.F12.B198 R4.F12.B68 R4.F12.B191 R4.F12.B61 R4.F15.B199 R4.F15.B69 R4.F15.B192 R4.F15.B62 R4.F14.B199 R4.F14.B69 R4.F14.B192 R4.F14.B62 R4.F13.B199 R4.F13.B69 R4.F13.B192 R4.F13.B62 R4.F12.B199 R4.F12.B69 R4.F12.B192 R4.F12.B62 R4.F11.B193 R4.F11.B63 R4.F11.B186 R4.F11.B56 R4.F10.B193 R4.F10.B63 R4.F10.B186 R4.F10.B56 R4.F9.B193 R4.F9.B63 R4.F9.B186 R4.F9.B56 R4.F8.B193 R4.F8.B63 R4.F8.B186 R4.F8.B56 R4.F11.B194 R4.F11.B64 R4.F11.B187 R4.F11.B57 R4.F10.B194 R4.F10.B64 R4.F10.B187 R4.F10.B57 R4.F9.B194 R4.F9.B64 R4.F9.B187 R4.F9.B57 R4.F8.B194 R4.F8.B64 R4.F8.B187 R4.F8.B57 R4.F11.B195 R4.F11.B65 R4.F11.B188 R4.F11.B58 R4.F10.B195 R4.F10.B65 R4.F10.B188 R4.F10.B58 R4.F9.B195 R4.F9.B65 R4.F9.B188 R4.F9.B58 R4.F8.B195 R4.F8.B65 R4.F8.B188 R4.F8.B58 R4.F11.B196 R4.F11.B66 R4.F11.B189 R4.F11.B59 R4.F10.B196 R4.F10.B66 R4.F10.B189 R4.F10.B59 R4.F9.B196 R4.F9.B66 R4.F9.B189 R4.F9.B59 R4.F8.B196 R4.F8.B66 R4.F8.B189 R4.F8.B59 R4.F11.B197 R4.F11.B67 R4.F11.B190 R4.F11.B60 R4.F10.B197 R4.F10.B67 R4.F10.B190 R4.F10.B60 R4.F9.B197 R4.F9.B67 R4.F9.B190 R4.F9.B60 R4.F8.B197 R4.F8.B67 R4.F8.B190 R4.F8.B60 R4.F11.B198 R4.F11.B68 R4.F11.B191 R4.F11.B61 R4.F10.B198 R4.F10.B68 R4.F10.B191 R4.F10.B61 R4.F9.B198 R4.F9.B68 R4.F9.B191 R4.F9.B61 R4.F8.B198 R4.F8.B68 R4.F8.B191 R4.F8.B61 R4.F11.B199 R4.F11.B69 R4.F11.B192 R4.F11.B62 R4.F10.B199 R4.F10.B69 R4.F10.B192 R4.F10.B62 R4.F9.B199 R4.F9.B69 R4.F9.B192 R4.F9.B62 R4.F8.B199 R4.F8.B69 R4.F8.B192 R4.F8.B62 R4.F7.B193 R4.F7.B63 R4.F7.B186 R4.F7.B56 R4.F6.B193 R4.F6.B63 R4.F6.B186 R4.F6.B56 R4.F5.B193 R4.F5.B63 R4.F5.B186 R4.F5.B56 R4.F4.B193 R4.F4.B63 R4.F4.B186 R4.F4.B56 R4.F7.B194 R4.F7.B64 R4.F7.B187 R4.F7.B57 R4.F6.B194 R4.F6.B64 R4.F6.B187 R4.F6.B57 R4.F5.B194 R4.F5.B64 R4.F5.B187 R4.F5.B57 R4.F4.B194 R4.F4.B64 R4.F4.B187 R4.F4.B57 R4.F7.B195 R4.F7.B65 R4.F7.B188 R4.F7.B58 R4.F6.B195 R4.F6.B65 R4.F6.B188 R4.F6.B58 R4.F5.B195 R4.F5.B65 R4.F5.B188 R4.F5.B58 R4.F4.B195 R4.F4.B65 R4.F4.B188 R4.F4.B58 R4.F7.B196 R4.F7.B66 R4.F7.B189 R4.F7.B59 R4.F6.B196 R4.F6.B66 R4.F6.B189 R4.F6.B59 R4.F5.B196 R4.F5.B66 R4.F5.B189 R4.F5.B59 R4.F4.B196 R4.F4.B66 R4.F4.B189 R4.F4.B59 R4.F7.B197 R4.F7.B67 R4.F7.B190 R4.F7.B60 R4.F6.B197 R4.F6.B67 R4.F6.B190 R4.F6.B60 R4.F5.B197 R4.F5.B67 R4.F5.B190 R4.F5.B60 R4.F4.B197 R4.F4.B67 R4.F4.B190 R4.F4.B60 R4.F7.B198 R4.F7.B68 R4.F7.B191 R4.F7.B61 R4.F6.B198 R4.F6.B68 R4.F6.B191 R4.F6.B61 R4.F5.B198 R4.F5.B68 R4.F5.B191 R4.F5.B61 R4.F4.B198 R4.F4.B68 R4.F4.B191 R4.F4.B61 R4.F7.B199 R4.F7.B69 R4.F7.B192 R4.F7.B62 R4.F6.B199 R4.F6.B69 R4.F6.B192 R4.F6.B62 R4.F5.B199 R4.F5.B69 R4.F5.B192 R4.F5.B62 R4.F4.B199 R4.F4.B69 R4.F4.B192 R4.F4.B62 R4.F3.B193 R4.F3.B63 R4.F3.B186 R4.F3.B56 R4.F2.B193 R4.F2.B63 R4.F2.B186 R4.F2.B56 R4.F1.B193 R4.F1.B63 R4.F1.B186 R4.F1.B56 R4.F0.B193 R4.F0.B63 R4.F0.B186 R4.F0.B56 R4.F3.B194 R4.F3.B64 R4.F3.B187 R4.F3.B57 R4.F2.B194 R4.F2.B64 R4.F2.B187 R4.F2.B57 R4.F1.B194 R4.F1.B64 R4.F1.B187 R4.F1.B57 R4.F0.B194 R4.F0.B64 R4.F0.B187 R4.F0.B57 R4.F3.B195 R4.F3.B65 R4.F3.B188 R4.F3.B58 R4.F2.B195 R4.F2.B65 R4.F2.B188 R4.F2.B58 R4.F1.B195 R4.F1.B65 R4.F1.B188 R4.F1.B58 R4.F0.B195 R4.F0.B65 R4.F0.B188 R4.F0.B58 R4.F3.B196 R4.F3.B66 R4.F3.B189 R4.F3.B59 R4.F2.B196 R4.F2.B66 R4.F2.B189 R4.F2.B59 R4.F1.B196 R4.F1.B66 R4.F1.B189 R4.F1.B59 R4.F0.B196 R4.F0.B66 R4.F0.B189 R4.F0.B59 R4.F3.B197 R4.F3.B67 R4.F3.B190 R4.F3.B60 R4.F2.B197 R4.F2.B67 R4.F2.B190 R4.F2.B60 R4.F1.B197 R4.F1.B67 R4.F1.B190 R4.F1.B60 R4.F0.B197 R4.F0.B67 R4.F0.B190 R4.F0.B60 R4.F3.B198 R4.F3.B68 R4.F3.B191 R4.F3.B61 R4.F2.B198 R4.F2.B68 R4.F2.B191 R4.F2.B61 R4.F1.B198 R4.F1.B68 R4.F1.B191 R4.F1.B61 R4.F0.B198 R4.F0.B68 R4.F0.B191 R4.F0.B61 R4.F3.B199 R4.F3.B69 R4.F3.B192 R4.F3.B62 R4.F2.B199 R4.F2.B69 R4.F2.B192 R4.F2.B62 R4.F1.B199 R4.F1.B69 R4.F1.B192 R4.F1.B62 R4.F0.B199 R4.F0.B69 R4.F0.B192 R4.F0.B62 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATA_WIDTH_A: R1.F1.B49 R1.F1.B50 R1.F1.B52
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DATA_WIDTH_B: R2.F1.B14 R2.F1.B13 R2.F1.B11
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DDEL_A: R1.F1.B56 R1.F1.B57 inv 00
	BRAM:DDEL_B: R2.F1.B7 R2.F1.B6 inv 00
	BRAM:INIT_A: R3.F0.B7 R1.F0.B5 R2.F0.B58 R0.F0.B56 R3.F0.B63 R3.F0.B49 R3.F0.B35 R3.F0.B21 R2.F0.B57 R2.F0.B43 R2.F0.B29 R2.F0.B15 R1.F0.B61 R1.F0.B47 R1.F0.B33 R1.F0.B19 R0.F0.B55 R0.F0.B41 R0.F0.B27 R0.F0.B13 R3.F0.B50 R3.F0.B36 R3.F0.B22 R3.F0.B8 R2.F0.B44 R2.F0.B30 R2.F0.B16 R2.F0.B2 R1.F0.B48 R1.F0.B34 R1.F0.B20 R1.F0.B6 R0.F0.B42 R0.F0.B28 R0.F0.B14 R0.F0.B0 inv 111111111111111111111111111111111111
	BRAM:INIT_B: R3.F0.B1 R0.F0.B63 R3.F0.B0 R0.F0.B62 R3.F0.B57 R3.F0.B43 R3.F0.B29 R3.F0.B15 R2.F0.B51 R2.F0.B37 R2.F0.B23 R2.F0.B9 R1.F0.B55 R1.F0.B41 R1.F0.B27 R1.F0.B13 R0.F0.B49 R0.F0.B35 R0.F0.B21 R0.F0.B7 R3.F0.B56 R3.F0.B42 R3.F0.B28 R3.F0.B14 R2.F0.B50 R2.F0.B36 R2.F0.B22 R2.F0.B8 R1.F0.B54 R1.F0.B40 R1.F0.B26 R1.F0.B12 R0.F0.B48 R0.F0.B34 R0.F0.B20 R0.F0.B6 inv 111111111111111111111111111111111111
	BRAM:SRVAL_A: R3.F0.B6 R1.F0.B4 R2.F0.B59 R0.F0.B57 R3.F0.B62 R3.F0.B48 R3.F0.B34 R3.F0.B20 R2.F0.B56 R2.F0.B42 R2.F0.B28 R2.F0.B14 R1.F0.B60 R1.F0.B46 R1.F0.B32 R1.F0.B18 R0.F0.B54 R0.F0.B40 R0.F0.B26 R0.F0.B12 R3.F0.B51 R3.F0.B37 R3.F0.B23 R3.F0.B9 R2.F0.B45 R2.F0.B31 R2.F0.B17 R2.F0.B3 R1.F0.B49 R1.F0.B35 R1.F0.B21 R1.F0.B7 R0.F0.B43 R0.F0.B29 R0.F0.B15 R0.F0.B1 inv 111111111111111111111111111111111111
	BRAM:SRVAL_B: R3.F0.B2 R1.F0.B0 R2.F0.B63 R0.F0.B61 R3.F0.B58 R3.F0.B44 R3.F0.B30 R3.F0.B16 R2.F0.B52 R2.F0.B38 R2.F0.B24 R2.F0.B10 R1.F0.B56 R1.F0.B42 R1.F0.B28 R1.F0.B14 R0.F0.B50 R0.F0.B36 R0.F0.B22 R0.F0.B8 R3.F0.B55 R3.F0.B41 R3.F0.B27 R3.F0.B13 R2.F0.B49 R2.F0.B35 R2.F0.B21 R2.F0.B7 R1.F0.B53 R1.F0.B39 R1.F0.B25 R1.F0.B11 R0.F0.B47 R0.F0.B33 R0.F0.B19 R0.F0.B5 inv 111111111111111111111111111111111111
	BRAM:UNK_PRESENT: R2.F1.B4 R1.F1.B59
		00: 0
		11: 1
	BRAM:WDEL_A: R1.F1.B48 R1.F1.B54 R1.F1.B53 inv 000
	BRAM:WDEL_B: R2.F1.B15 R2.F1.B9 R2.F1.B10 inv 000
	BRAM:WRITE_MODE_A: R1.F1.B51 R1.F1.B55
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WRITE_MODE_B: R2.F1.B12 R2.F1.B8
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WW_VALUE_A: R1.F1.B60 R1.F1.B61
		01: 0
		11: 1
		00: NONE
	BRAM:WW_VALUE_B: R2.F1.B3 R2.F1.B2
		01: 0
		11: 1
		00: NONE
	MULT:AREG: R3.F1.B60
		0: 0
		1: 1
	MULT:BREG: R3.F1.B61
		0: 0
		1: 1
	MULT:B_INPUT: R3.F1.B62
		1: CASCADE
		0: DIRECT
	MULT:MUX.A0: R0.F1.B35
		1: BRAM
		0: INT
	MULT:MUX.A1: R0.F1.B36
		1: BRAM
		0: INT
	MULT:MUX.A10: R3.F1.B35
		1: BRAM
		0: INT
	MULT:MUX.A11: R2.F1.B52
		1: BRAM
		0: INT
	MULT:MUX.A12: R3.F1.B6
		1: BRAM
		0: INT
	MULT:MUX.A13: R3.F1.B9
		1: BRAM
		0: INT
	MULT:MUX.A14: R3.F1.B25
		1: BRAM
		0: INT
	MULT:MUX.A15: R3.F1.B44
		1: BRAM
		0: INT
	MULT:MUX.A16: R3.F1.B52
		1: BRAM
		0: INT
	MULT:MUX.A17: R3.F1.B53
		1: BRAM
		0: INT
	MULT:MUX.A2: R0.F1.B42
		1: BRAM
		0: INT
	MULT:MUX.A3: R0.F1.B43
		1: BRAM
		0: INT
	MULT:MUX.A4: R0.F1.B45
		1: BRAM
		0: INT
	MULT:MUX.A5: R0.F1.B63
		1: BRAM
		0: INT
	MULT:MUX.A6: R0.F1.B44
		1: BRAM
		0: INT
	MULT:MUX.A7: R0.F1.B46
		1: BRAM
		0: INT
	MULT:MUX.A8: R1.F1.B0
		1: BRAM
		0: INT
	MULT:MUX.A9: R3.F1.B51
		1: BRAM
		0: INT
	MULT:MUX.B0: R0.F1.B0
		1: BRAM
		0: INT
	MULT:MUX.B1: R0.F1.B15
		1: BRAM
		0: INT
	MULT:MUX.B10: R3.F1.B29
		1: BRAM
		0: INT
	MULT:MUX.B11: R3.F1.B45
		1: BRAM
		0: INT
	MULT:MUX.B12: R3.F5.B14
		1: BRAM
		0: INT
	MULT:MUX.B13: R3.F5.B30
		1: BRAM
		0: INT
	MULT:MUX.B14: R3.F5.B31
		1: BRAM
		0: INT
	MULT:MUX.B15: R3.F5.B46
		1: BRAM
		0: INT
	MULT:MUX.B16: R3.F5.B47
		1: BRAM
		0: INT
	MULT:MUX.B17: R3.F5.B63
		1: BRAM
		0: INT
	MULT:MUX.B2: R0.F1.B1
		1: BRAM
		0: INT
	MULT:MUX.B3: R0.F1.B16
		1: BRAM
		0: INT
	MULT:MUX.B4: R0.F5.B14
		1: BRAM
		0: INT
	MULT:MUX.B5: R0.F5.B30
		1: BRAM
		0: INT
	MULT:MUX.B6: R0.F5.B31
		1: BRAM
		0: INT
	MULT:MUX.B7: R0.F5.B46
		1: BRAM
		0: INT
	MULT:MUX.B8: R0.F5.B47
		1: BRAM
		0: INT
	MULT:MUX.B9: R0.F5.B63
		1: BRAM
		0: INT
	MULT:PREG: R3.F1.B59
		0: 0
		1: 1
	MULT:PREG_CLKINVERSION: R3.F1.B63 inv 1
}

bstile BRAM_S3ADSP {
	BRAM:DATA: R4.F75.B254 R4.F75.B240 R4.F75.B226 R4.F75.B212 R4.F75.B184 R4.F75.B170 R4.F75.B156 R4.F75.B142 R4.F75.B124 R4.F75.B110 R4.F75.B96 R4.F75.B82 R4.F75.B54 R4.F75.B40 R4.F75.B26 R4.F75.B12 R4.F75.B247 R4.F75.B233 R4.F75.B219 R4.F75.B205 R4.F75.B177 R4.F75.B163 R4.F75.B149 R4.F75.B135 R4.F75.B117 R4.F75.B103 R4.F75.B89 R4.F75.B75 R4.F75.B47 R4.F75.B33 R4.F75.B19 R4.F75.B5 R4.F74.B254 R4.F74.B240 R4.F74.B226 R4.F74.B212 R4.F74.B184 R4.F74.B170 R4.F74.B156 R4.F74.B142 R4.F74.B124 R4.F74.B110 R4.F74.B96 R4.F74.B82 R4.F74.B54 R4.F74.B40 R4.F74.B26 R4.F74.B12 R4.F74.B247 R4.F74.B233 R4.F74.B219 R4.F74.B205 R4.F74.B177 R4.F74.B163 R4.F74.B149 R4.F74.B135 R4.F74.B117 R4.F74.B103 R4.F74.B89 R4.F74.B75 R4.F74.B47 R4.F74.B33 R4.F74.B19 R4.F74.B5 R4.F73.B254 R4.F73.B240 R4.F73.B226 R4.F73.B212 R4.F73.B184 R4.F73.B170 R4.F73.B156 R4.F73.B142 R4.F73.B124 R4.F73.B110 R4.F73.B96 R4.F73.B82 R4.F73.B54 R4.F73.B40 R4.F73.B26 R4.F73.B12 R4.F73.B247 R4.F73.B233 R4.F73.B219 R4.F73.B205 R4.F73.B177 R4.F73.B163 R4.F73.B149 R4.F73.B135 R4.F73.B117 R4.F73.B103 R4.F73.B89 R4.F73.B75 R4.F73.B47 R4.F73.B33 R4.F73.B19 R4.F73.B5 R4.F72.B254 R4.F72.B240 R4.F72.B226 R4.F72.B212 R4.F72.B184 R4.F72.B170 R4.F72.B156 R4.F72.B142 R4.F72.B124 R4.F72.B110 R4.F72.B96 R4.F72.B82 R4.F72.B54 R4.F72.B40 R4.F72.B26 R4.F72.B12 R4.F72.B247 R4.F72.B233 R4.F72.B219 R4.F72.B205 R4.F72.B177 R4.F72.B163 R4.F72.B149 R4.F72.B135 R4.F72.B117 R4.F72.B103 R4.F72.B89 R4.F72.B75 R4.F72.B47 R4.F72.B33 R4.F72.B19 R4.F72.B5 R4.F75.B255 R4.F75.B241 R4.F75.B227 R4.F75.B213 R4.F75.B185 R4.F75.B171 R4.F75.B157 R4.F75.B143 R4.F75.B125 R4.F75.B111 R4.F75.B97 R4.F75.B83 R4.F75.B55 R4.F75.B41 R4.F75.B27 R4.F75.B13 R4.F75.B248 R4.F75.B234 R4.F75.B220 R4.F75.B206 R4.F75.B178 R4.F75.B164 R4.F75.B150 R4.F75.B136 R4.F75.B118 R4.F75.B104 R4.F75.B90 R4.F75.B76 R4.F75.B48 R4.F75.B34 R4.F75.B20 R4.F75.B6 R4.F74.B255 R4.F74.B241 R4.F74.B227 R4.F74.B213 R4.F74.B185 R4.F74.B171 R4.F74.B157 R4.F74.B143 R4.F74.B125 R4.F74.B111 R4.F74.B97 R4.F74.B83 R4.F74.B55 R4.F74.B41 R4.F74.B27 R4.F74.B13 R4.F74.B248 R4.F74.B234 R4.F74.B220 R4.F74.B206 R4.F74.B178 R4.F74.B164 R4.F74.B150 R4.F74.B136 R4.F74.B118 R4.F74.B104 R4.F74.B90 R4.F74.B76 R4.F74.B48 R4.F74.B34 R4.F74.B20 R4.F74.B6 R4.F73.B255 R4.F73.B241 R4.F73.B227 R4.F73.B213 R4.F73.B185 R4.F73.B171 R4.F73.B157 R4.F73.B143 R4.F73.B125 R4.F73.B111 R4.F73.B97 R4.F73.B83 R4.F73.B55 R4.F73.B41 R4.F73.B27 R4.F73.B13 R4.F73.B248 R4.F73.B234 R4.F73.B220 R4.F73.B206 R4.F73.B178 R4.F73.B164 R4.F73.B150 R4.F73.B136 R4.F73.B118 R4.F73.B104 R4.F73.B90 R4.F73.B76 R4.F73.B48 R4.F73.B34 R4.F73.B20 R4.F73.B6 R4.F72.B255 R4.F72.B241 R4.F72.B227 R4.F72.B213 R4.F72.B185 R4.F72.B171 R4.F72.B157 R4.F72.B143 R4.F72.B125 R4.F72.B111 R4.F72.B97 R4.F72.B83 R4.F72.B55 R4.F72.B41 R4.F72.B27 R4.F72.B13 R4.F72.B248 R4.F72.B234 R4.F72.B220 R4.F72.B206 R4.F72.B178 R4.F72.B164 R4.F72.B150 R4.F72.B136 R4.F72.B118 R4.F72.B104 R4.F72.B90 R4.F72.B76 R4.F72.B48 R4.F72.B34 R4.F72.B20 R4.F72.B6 R4.F71.B249 R4.F71.B235 R4.F71.B221 R4.F71.B207 R4.F71.B179 R4.F71.B165 R4.F71.B151 R4.F71.B137 R4.F71.B119 R4.F71.B105 R4.F71.B91 R4.F71.B77 R4.F71.B49 R4.F71.B35 R4.F71.B21 R4.F71.B7 R4.F71.B242 R4.F71.B228 R4.F71.B214 R4.F71.B200 R4.F71.B172 R4.F71.B158 R4.F71.B144 R4.F71.B130 R4.F71.B112 R4.F71.B98 R4.F71.B84 R4.F71.B70 R4.F71.B42 R4.F71.B28 R4.F71.B14 R4.F71.B0 R4.F70.B249 R4.F70.B235 R4.F70.B221 R4.F70.B207 R4.F70.B179 R4.F70.B165 R4.F70.B151 R4.F70.B137 R4.F70.B119 R4.F70.B105 R4.F70.B91 R4.F70.B77 R4.F70.B49 R4.F70.B35 R4.F70.B21 R4.F70.B7 R4.F70.B242 R4.F70.B228 R4.F70.B214 R4.F70.B200 R4.F70.B172 R4.F70.B158 R4.F70.B144 R4.F70.B130 R4.F70.B112 R4.F70.B98 R4.F70.B84 R4.F70.B70 R4.F70.B42 R4.F70.B28 R4.F70.B14 R4.F70.B0 R4.F69.B249 R4.F69.B235 R4.F69.B221 R4.F69.B207 R4.F69.B179 R4.F69.B165 R4.F69.B151 R4.F69.B137 R4.F69.B119 R4.F69.B105 R4.F69.B91 R4.F69.B77 R4.F69.B49 R4.F69.B35 R4.F69.B21 R4.F69.B7 R4.F69.B242 R4.F69.B228 R4.F69.B214 R4.F69.B200 R4.F69.B172 R4.F69.B158 R4.F69.B144 R4.F69.B130 R4.F69.B112 R4.F69.B98 R4.F69.B84 R4.F69.B70 R4.F69.B42 R4.F69.B28 R4.F69.B14 R4.F69.B0 R4.F68.B249 R4.F68.B235 R4.F68.B221 R4.F68.B207 R4.F68.B179 R4.F68.B165 R4.F68.B151 R4.F68.B137 R4.F68.B119 R4.F68.B105 R4.F68.B91 R4.F68.B77 R4.F68.B49 R4.F68.B35 R4.F68.B21 R4.F68.B7 R4.F68.B242 R4.F68.B228 R4.F68.B214 R4.F68.B200 R4.F68.B172 R4.F68.B158 R4.F68.B144 R4.F68.B130 R4.F68.B112 R4.F68.B98 R4.F68.B84 R4.F68.B70 R4.F68.B42 R4.F68.B28 R4.F68.B14 R4.F68.B0 R4.F71.B250 R4.F71.B236 R4.F71.B222 R4.F71.B208 R4.F71.B180 R4.F71.B166 R4.F71.B152 R4.F71.B138 R4.F71.B120 R4.F71.B106 R4.F71.B92 R4.F71.B78 R4.F71.B50 R4.F71.B36 R4.F71.B22 R4.F71.B8 R4.F71.B243 R4.F71.B229 R4.F71.B215 R4.F71.B201 R4.F71.B173 R4.F71.B159 R4.F71.B145 R4.F71.B131 R4.F71.B113 R4.F71.B99 R4.F71.B85 R4.F71.B71 R4.F71.B43 R4.F71.B29 R4.F71.B15 R4.F71.B1 R4.F70.B250 R4.F70.B236 R4.F70.B222 R4.F70.B208 R4.F70.B180 R4.F70.B166 R4.F70.B152 R4.F70.B138 R4.F70.B120 R4.F70.B106 R4.F70.B92 R4.F70.B78 R4.F70.B50 R4.F70.B36 R4.F70.B22 R4.F70.B8 R4.F70.B243 R4.F70.B229 R4.F70.B215 R4.F70.B201 R4.F70.B173 R4.F70.B159 R4.F70.B145 R4.F70.B131 R4.F70.B113 R4.F70.B99 R4.F70.B85 R4.F70.B71 R4.F70.B43 R4.F70.B29 R4.F70.B15 R4.F70.B1 R4.F69.B250 R4.F69.B236 R4.F69.B222 R4.F69.B208 R4.F69.B180 R4.F69.B166 R4.F69.B152 R4.F69.B138 R4.F69.B120 R4.F69.B106 R4.F69.B92 R4.F69.B78 R4.F69.B50 R4.F69.B36 R4.F69.B22 R4.F69.B8 R4.F69.B243 R4.F69.B229 R4.F69.B215 R4.F69.B201 R4.F69.B173 R4.F69.B159 R4.F69.B145 R4.F69.B131 R4.F69.B113 R4.F69.B99 R4.F69.B85 R4.F69.B71 R4.F69.B43 R4.F69.B29 R4.F69.B15 R4.F69.B1 R4.F68.B250 R4.F68.B236 R4.F68.B222 R4.F68.B208 R4.F68.B180 R4.F68.B166 R4.F68.B152 R4.F68.B138 R4.F68.B120 R4.F68.B106 R4.F68.B92 R4.F68.B78 R4.F68.B50 R4.F68.B36 R4.F68.B22 R4.F68.B8 R4.F68.B243 R4.F68.B229 R4.F68.B215 R4.F68.B201 R4.F68.B173 R4.F68.B159 R4.F68.B145 R4.F68.B131 R4.F68.B113 R4.F68.B99 R4.F68.B85 R4.F68.B71 R4.F68.B43 R4.F68.B29 R4.F68.B15 R4.F68.B1 R4.F71.B251 R4.F71.B237 R4.F71.B223 R4.F71.B209 R4.F71.B181 R4.F71.B167 R4.F71.B153 R4.F71.B139 R4.F71.B121 R4.F71.B107 R4.F71.B93 R4.F71.B79 R4.F71.B51 R4.F71.B37 R4.F71.B23 R4.F71.B9 R4.F71.B244 R4.F71.B230 R4.F71.B216 R4.F71.B202 R4.F71.B174 R4.F71.B160 R4.F71.B146 R4.F71.B132 R4.F71.B114 R4.F71.B100 R4.F71.B86 R4.F71.B72 R4.F71.B44 R4.F71.B30 R4.F71.B16 R4.F71.B2 R4.F70.B251 R4.F70.B237 R4.F70.B223 R4.F70.B209 R4.F70.B181 R4.F70.B167 R4.F70.B153 R4.F70.B139 R4.F70.B121 R4.F70.B107 R4.F70.B93 R4.F70.B79 R4.F70.B51 R4.F70.B37 R4.F70.B23 R4.F70.B9 R4.F70.B244 R4.F70.B230 R4.F70.B216 R4.F70.B202 R4.F70.B174 R4.F70.B160 R4.F70.B146 R4.F70.B132 R4.F70.B114 R4.F70.B100 R4.F70.B86 R4.F70.B72 R4.F70.B44 R4.F70.B30 R4.F70.B16 R4.F70.B2 R4.F69.B251 R4.F69.B237 R4.F69.B223 R4.F69.B209 R4.F69.B181 R4.F69.B167 R4.F69.B153 R4.F69.B139 R4.F69.B121 R4.F69.B107 R4.F69.B93 R4.F69.B79 R4.F69.B51 R4.F69.B37 R4.F69.B23 R4.F69.B9 R4.F69.B244 R4.F69.B230 R4.F69.B216 R4.F69.B202 R4.F69.B174 R4.F69.B160 R4.F69.B146 R4.F69.B132 R4.F69.B114 R4.F69.B100 R4.F69.B86 R4.F69.B72 R4.F69.B44 R4.F69.B30 R4.F69.B16 R4.F69.B2 R4.F68.B251 R4.F68.B237 R4.F68.B223 R4.F68.B209 R4.F68.B181 R4.F68.B167 R4.F68.B153 R4.F68.B139 R4.F68.B121 R4.F68.B107 R4.F68.B93 R4.F68.B79 R4.F68.B51 R4.F68.B37 R4.F68.B23 R4.F68.B9 R4.F68.B244 R4.F68.B230 R4.F68.B216 R4.F68.B202 R4.F68.B174 R4.F68.B160 R4.F68.B146 R4.F68.B132 R4.F68.B114 R4.F68.B100 R4.F68.B86 R4.F68.B72 R4.F68.B44 R4.F68.B30 R4.F68.B16 R4.F68.B2 R4.F71.B252 R4.F71.B238 R4.F71.B224 R4.F71.B210 R4.F71.B182 R4.F71.B168 R4.F71.B154 R4.F71.B140 R4.F71.B122 R4.F71.B108 R4.F71.B94 R4.F71.B80 R4.F71.B52 R4.F71.B38 R4.F71.B24 R4.F71.B10 R4.F71.B245 R4.F71.B231 R4.F71.B217 R4.F71.B203 R4.F71.B175 R4.F71.B161 R4.F71.B147 R4.F71.B133 R4.F71.B115 R4.F71.B101 R4.F71.B87 R4.F71.B73 R4.F71.B45 R4.F71.B31 R4.F71.B17 R4.F71.B3 R4.F70.B252 R4.F70.B238 R4.F70.B224 R4.F70.B210 R4.F70.B182 R4.F70.B168 R4.F70.B154 R4.F70.B140 R4.F70.B122 R4.F70.B108 R4.F70.B94 R4.F70.B80 R4.F70.B52 R4.F70.B38 R4.F70.B24 R4.F70.B10 R4.F70.B245 R4.F70.B231 R4.F70.B217 R4.F70.B203 R4.F70.B175 R4.F70.B161 R4.F70.B147 R4.F70.B133 R4.F70.B115 R4.F70.B101 R4.F70.B87 R4.F70.B73 R4.F70.B45 R4.F70.B31 R4.F70.B17 R4.F70.B3 R4.F69.B252 R4.F69.B238 R4.F69.B224 R4.F69.B210 R4.F69.B182 R4.F69.B168 R4.F69.B154 R4.F69.B140 R4.F69.B122 R4.F69.B108 R4.F69.B94 R4.F69.B80 R4.F69.B52 R4.F69.B38 R4.F69.B24 R4.F69.B10 R4.F69.B245 R4.F69.B231 R4.F69.B217 R4.F69.B203 R4.F69.B175 R4.F69.B161 R4.F69.B147 R4.F69.B133 R4.F69.B115 R4.F69.B101 R4.F69.B87 R4.F69.B73 R4.F69.B45 R4.F69.B31 R4.F69.B17 R4.F69.B3 R4.F68.B252 R4.F68.B238 R4.F68.B224 R4.F68.B210 R4.F68.B182 R4.F68.B168 R4.F68.B154 R4.F68.B140 R4.F68.B122 R4.F68.B108 R4.F68.B94 R4.F68.B80 R4.F68.B52 R4.F68.B38 R4.F68.B24 R4.F68.B10 R4.F68.B245 R4.F68.B231 R4.F68.B217 R4.F68.B203 R4.F68.B175 R4.F68.B161 R4.F68.B147 R4.F68.B133 R4.F68.B115 R4.F68.B101 R4.F68.B87 R4.F68.B73 R4.F68.B45 R4.F68.B31 R4.F68.B17 R4.F68.B3 R4.F71.B253 R4.F71.B239 R4.F71.B225 R4.F71.B211 R4.F71.B183 R4.F71.B169 R4.F71.B155 R4.F71.B141 R4.F71.B123 R4.F71.B109 R4.F71.B95 R4.F71.B81 R4.F71.B53 R4.F71.B39 R4.F71.B25 R4.F71.B11 R4.F71.B246 R4.F71.B232 R4.F71.B218 R4.F71.B204 R4.F71.B176 R4.F71.B162 R4.F71.B148 R4.F71.B134 R4.F71.B116 R4.F71.B102 R4.F71.B88 R4.F71.B74 R4.F71.B46 R4.F71.B32 R4.F71.B18 R4.F71.B4 R4.F70.B253 R4.F70.B239 R4.F70.B225 R4.F70.B211 R4.F70.B183 R4.F70.B169 R4.F70.B155 R4.F70.B141 R4.F70.B123 R4.F70.B109 R4.F70.B95 R4.F70.B81 R4.F70.B53 R4.F70.B39 R4.F70.B25 R4.F70.B11 R4.F70.B246 R4.F70.B232 R4.F70.B218 R4.F70.B204 R4.F70.B176 R4.F70.B162 R4.F70.B148 R4.F70.B134 R4.F70.B116 R4.F70.B102 R4.F70.B88 R4.F70.B74 R4.F70.B46 R4.F70.B32 R4.F70.B18 R4.F70.B4 R4.F69.B253 R4.F69.B239 R4.F69.B225 R4.F69.B211 R4.F69.B183 R4.F69.B169 R4.F69.B155 R4.F69.B141 R4.F69.B123 R4.F69.B109 R4.F69.B95 R4.F69.B81 R4.F69.B53 R4.F69.B39 R4.F69.B25 R4.F69.B11 R4.F69.B246 R4.F69.B232 R4.F69.B218 R4.F69.B204 R4.F69.B176 R4.F69.B162 R4.F69.B148 R4.F69.B134 R4.F69.B116 R4.F69.B102 R4.F69.B88 R4.F69.B74 R4.F69.B46 R4.F69.B32 R4.F69.B18 R4.F69.B4 R4.F68.B253 R4.F68.B239 R4.F68.B225 R4.F68.B211 R4.F68.B183 R4.F68.B169 R4.F68.B155 R4.F68.B141 R4.F68.B123 R4.F68.B109 R4.F68.B95 R4.F68.B81 R4.F68.B53 R4.F68.B39 R4.F68.B25 R4.F68.B11 R4.F68.B246 R4.F68.B232 R4.F68.B218 R4.F68.B204 R4.F68.B176 R4.F68.B162 R4.F68.B148 R4.F68.B134 R4.F68.B116 R4.F68.B102 R4.F68.B88 R4.F68.B74 R4.F68.B46 R4.F68.B32 R4.F68.B18 R4.F68.B4 R4.F71.B254 R4.F71.B240 R4.F71.B226 R4.F71.B212 R4.F71.B184 R4.F71.B170 R4.F71.B156 R4.F71.B142 R4.F71.B124 R4.F71.B110 R4.F71.B96 R4.F71.B82 R4.F71.B54 R4.F71.B40 R4.F71.B26 R4.F71.B12 R4.F71.B247 R4.F71.B233 R4.F71.B219 R4.F71.B205 R4.F71.B177 R4.F71.B163 R4.F71.B149 R4.F71.B135 R4.F71.B117 R4.F71.B103 R4.F71.B89 R4.F71.B75 R4.F71.B47 R4.F71.B33 R4.F71.B19 R4.F71.B5 R4.F70.B254 R4.F70.B240 R4.F70.B226 R4.F70.B212 R4.F70.B184 R4.F70.B170 R4.F70.B156 R4.F70.B142 R4.F70.B124 R4.F70.B110 R4.F70.B96 R4.F70.B82 R4.F70.B54 R4.F70.B40 R4.F70.B26 R4.F70.B12 R4.F70.B247 R4.F70.B233 R4.F70.B219 R4.F70.B205 R4.F70.B177 R4.F70.B163 R4.F70.B149 R4.F70.B135 R4.F70.B117 R4.F70.B103 R4.F70.B89 R4.F70.B75 R4.F70.B47 R4.F70.B33 R4.F70.B19 R4.F70.B5 R4.F69.B254 R4.F69.B240 R4.F69.B226 R4.F69.B212 R4.F69.B184 R4.F69.B170 R4.F69.B156 R4.F69.B142 R4.F69.B124 R4.F69.B110 R4.F69.B96 R4.F69.B82 R4.F69.B54 R4.F69.B40 R4.F69.B26 R4.F69.B12 R4.F69.B247 R4.F69.B233 R4.F69.B219 R4.F69.B205 R4.F69.B177 R4.F69.B163 R4.F69.B149 R4.F69.B135 R4.F69.B117 R4.F69.B103 R4.F69.B89 R4.F69.B75 R4.F69.B47 R4.F69.B33 R4.F69.B19 R4.F69.B5 R4.F68.B254 R4.F68.B240 R4.F68.B226 R4.F68.B212 R4.F68.B184 R4.F68.B170 R4.F68.B156 R4.F68.B142 R4.F68.B124 R4.F68.B110 R4.F68.B96 R4.F68.B82 R4.F68.B54 R4.F68.B40 R4.F68.B26 R4.F68.B12 R4.F68.B247 R4.F68.B233 R4.F68.B219 R4.F68.B205 R4.F68.B177 R4.F68.B163 R4.F68.B149 R4.F68.B135 R4.F68.B117 R4.F68.B103 R4.F68.B89 R4.F68.B75 R4.F68.B47 R4.F68.B33 R4.F68.B19 R4.F68.B5 R4.F71.B255 R4.F71.B241 R4.F71.B227 R4.F71.B213 R4.F71.B185 R4.F71.B171 R4.F71.B157 R4.F71.B143 R4.F71.B125 R4.F71.B111 R4.F71.B97 R4.F71.B83 R4.F71.B55 R4.F71.B41 R4.F71.B27 R4.F71.B13 R4.F71.B248 R4.F71.B234 R4.F71.B220 R4.F71.B206 R4.F71.B178 R4.F71.B164 R4.F71.B150 R4.F71.B136 R4.F71.B118 R4.F71.B104 R4.F71.B90 R4.F71.B76 R4.F71.B48 R4.F71.B34 R4.F71.B20 R4.F71.B6 R4.F70.B255 R4.F70.B241 R4.F70.B227 R4.F70.B213 R4.F70.B185 R4.F70.B171 R4.F70.B157 R4.F70.B143 R4.F70.B125 R4.F70.B111 R4.F70.B97 R4.F70.B83 R4.F70.B55 R4.F70.B41 R4.F70.B27 R4.F70.B13 R4.F70.B248 R4.F70.B234 R4.F70.B220 R4.F70.B206 R4.F70.B178 R4.F70.B164 R4.F70.B150 R4.F70.B136 R4.F70.B118 R4.F70.B104 R4.F70.B90 R4.F70.B76 R4.F70.B48 R4.F70.B34 R4.F70.B20 R4.F70.B6 R4.F69.B255 R4.F69.B241 R4.F69.B227 R4.F69.B213 R4.F69.B185 R4.F69.B171 R4.F69.B157 R4.F69.B143 R4.F69.B125 R4.F69.B111 R4.F69.B97 R4.F69.B83 R4.F69.B55 R4.F69.B41 R4.F69.B27 R4.F69.B13 R4.F69.B248 R4.F69.B234 R4.F69.B220 R4.F69.B206 R4.F69.B178 R4.F69.B164 R4.F69.B150 R4.F69.B136 R4.F69.B118 R4.F69.B104 R4.F69.B90 R4.F69.B76 R4.F69.B48 R4.F69.B34 R4.F69.B20 R4.F69.B6 R4.F68.B255 R4.F68.B241 R4.F68.B227 R4.F68.B213 R4.F68.B185 R4.F68.B171 R4.F68.B157 R4.F68.B143 R4.F68.B125 R4.F68.B111 R4.F68.B97 R4.F68.B83 R4.F68.B55 R4.F68.B41 R4.F68.B27 R4.F68.B13 R4.F68.B248 R4.F68.B234 R4.F68.B220 R4.F68.B206 R4.F68.B178 R4.F68.B164 R4.F68.B150 R4.F68.B136 R4.F68.B118 R4.F68.B104 R4.F68.B90 R4.F68.B76 R4.F68.B48 R4.F68.B34 R4.F68.B20 R4.F68.B6 R4.F67.B249 R4.F67.B235 R4.F67.B221 R4.F67.B207 R4.F67.B179 R4.F67.B165 R4.F67.B151 R4.F67.B137 R4.F67.B119 R4.F67.B105 R4.F67.B91 R4.F67.B77 R4.F67.B49 R4.F67.B35 R4.F67.B21 R4.F67.B7 R4.F67.B242 R4.F67.B228 R4.F67.B214 R4.F67.B200 R4.F67.B172 R4.F67.B158 R4.F67.B144 R4.F67.B130 R4.F67.B112 R4.F67.B98 R4.F67.B84 R4.F67.B70 R4.F67.B42 R4.F67.B28 R4.F67.B14 R4.F67.B0 R4.F66.B249 R4.F66.B235 R4.F66.B221 R4.F66.B207 R4.F66.B179 R4.F66.B165 R4.F66.B151 R4.F66.B137 R4.F66.B119 R4.F66.B105 R4.F66.B91 R4.F66.B77 R4.F66.B49 R4.F66.B35 R4.F66.B21 R4.F66.B7 R4.F66.B242 R4.F66.B228 R4.F66.B214 R4.F66.B200 R4.F66.B172 R4.F66.B158 R4.F66.B144 R4.F66.B130 R4.F66.B112 R4.F66.B98 R4.F66.B84 R4.F66.B70 R4.F66.B42 R4.F66.B28 R4.F66.B14 R4.F66.B0 R4.F65.B249 R4.F65.B235 R4.F65.B221 R4.F65.B207 R4.F65.B179 R4.F65.B165 R4.F65.B151 R4.F65.B137 R4.F65.B119 R4.F65.B105 R4.F65.B91 R4.F65.B77 R4.F65.B49 R4.F65.B35 R4.F65.B21 R4.F65.B7 R4.F65.B242 R4.F65.B228 R4.F65.B214 R4.F65.B200 R4.F65.B172 R4.F65.B158 R4.F65.B144 R4.F65.B130 R4.F65.B112 R4.F65.B98 R4.F65.B84 R4.F65.B70 R4.F65.B42 R4.F65.B28 R4.F65.B14 R4.F65.B0 R4.F64.B249 R4.F64.B235 R4.F64.B221 R4.F64.B207 R4.F64.B179 R4.F64.B165 R4.F64.B151 R4.F64.B137 R4.F64.B119 R4.F64.B105 R4.F64.B91 R4.F64.B77 R4.F64.B49 R4.F64.B35 R4.F64.B21 R4.F64.B7 R4.F64.B242 R4.F64.B228 R4.F64.B214 R4.F64.B200 R4.F64.B172 R4.F64.B158 R4.F64.B144 R4.F64.B130 R4.F64.B112 R4.F64.B98 R4.F64.B84 R4.F64.B70 R4.F64.B42 R4.F64.B28 R4.F64.B14 R4.F64.B0 R4.F67.B250 R4.F67.B236 R4.F67.B222 R4.F67.B208 R4.F67.B180 R4.F67.B166 R4.F67.B152 R4.F67.B138 R4.F67.B120 R4.F67.B106 R4.F67.B92 R4.F67.B78 R4.F67.B50 R4.F67.B36 R4.F67.B22 R4.F67.B8 R4.F67.B243 R4.F67.B229 R4.F67.B215 R4.F67.B201 R4.F67.B173 R4.F67.B159 R4.F67.B145 R4.F67.B131 R4.F67.B113 R4.F67.B99 R4.F67.B85 R4.F67.B71 R4.F67.B43 R4.F67.B29 R4.F67.B15 R4.F67.B1 R4.F66.B250 R4.F66.B236 R4.F66.B222 R4.F66.B208 R4.F66.B180 R4.F66.B166 R4.F66.B152 R4.F66.B138 R4.F66.B120 R4.F66.B106 R4.F66.B92 R4.F66.B78 R4.F66.B50 R4.F66.B36 R4.F66.B22 R4.F66.B8 R4.F66.B243 R4.F66.B229 R4.F66.B215 R4.F66.B201 R4.F66.B173 R4.F66.B159 R4.F66.B145 R4.F66.B131 R4.F66.B113 R4.F66.B99 R4.F66.B85 R4.F66.B71 R4.F66.B43 R4.F66.B29 R4.F66.B15 R4.F66.B1 R4.F65.B250 R4.F65.B236 R4.F65.B222 R4.F65.B208 R4.F65.B180 R4.F65.B166 R4.F65.B152 R4.F65.B138 R4.F65.B120 R4.F65.B106 R4.F65.B92 R4.F65.B78 R4.F65.B50 R4.F65.B36 R4.F65.B22 R4.F65.B8 R4.F65.B243 R4.F65.B229 R4.F65.B215 R4.F65.B201 R4.F65.B173 R4.F65.B159 R4.F65.B145 R4.F65.B131 R4.F65.B113 R4.F65.B99 R4.F65.B85 R4.F65.B71 R4.F65.B43 R4.F65.B29 R4.F65.B15 R4.F65.B1 R4.F64.B250 R4.F64.B236 R4.F64.B222 R4.F64.B208 R4.F64.B180 R4.F64.B166 R4.F64.B152 R4.F64.B138 R4.F64.B120 R4.F64.B106 R4.F64.B92 R4.F64.B78 R4.F64.B50 R4.F64.B36 R4.F64.B22 R4.F64.B8 R4.F64.B243 R4.F64.B229 R4.F64.B215 R4.F64.B201 R4.F64.B173 R4.F64.B159 R4.F64.B145 R4.F64.B131 R4.F64.B113 R4.F64.B99 R4.F64.B85 R4.F64.B71 R4.F64.B43 R4.F64.B29 R4.F64.B15 R4.F64.B1 R4.F67.B251 R4.F67.B237 R4.F67.B223 R4.F67.B209 R4.F67.B181 R4.F67.B167 R4.F67.B153 R4.F67.B139 R4.F67.B121 R4.F67.B107 R4.F67.B93 R4.F67.B79 R4.F67.B51 R4.F67.B37 R4.F67.B23 R4.F67.B9 R4.F67.B244 R4.F67.B230 R4.F67.B216 R4.F67.B202 R4.F67.B174 R4.F67.B160 R4.F67.B146 R4.F67.B132 R4.F67.B114 R4.F67.B100 R4.F67.B86 R4.F67.B72 R4.F67.B44 R4.F67.B30 R4.F67.B16 R4.F67.B2 R4.F66.B251 R4.F66.B237 R4.F66.B223 R4.F66.B209 R4.F66.B181 R4.F66.B167 R4.F66.B153 R4.F66.B139 R4.F66.B121 R4.F66.B107 R4.F66.B93 R4.F66.B79 R4.F66.B51 R4.F66.B37 R4.F66.B23 R4.F66.B9 R4.F66.B244 R4.F66.B230 R4.F66.B216 R4.F66.B202 R4.F66.B174 R4.F66.B160 R4.F66.B146 R4.F66.B132 R4.F66.B114 R4.F66.B100 R4.F66.B86 R4.F66.B72 R4.F66.B44 R4.F66.B30 R4.F66.B16 R4.F66.B2 R4.F65.B251 R4.F65.B237 R4.F65.B223 R4.F65.B209 R4.F65.B181 R4.F65.B167 R4.F65.B153 R4.F65.B139 R4.F65.B121 R4.F65.B107 R4.F65.B93 R4.F65.B79 R4.F65.B51 R4.F65.B37 R4.F65.B23 R4.F65.B9 R4.F65.B244 R4.F65.B230 R4.F65.B216 R4.F65.B202 R4.F65.B174 R4.F65.B160 R4.F65.B146 R4.F65.B132 R4.F65.B114 R4.F65.B100 R4.F65.B86 R4.F65.B72 R4.F65.B44 R4.F65.B30 R4.F65.B16 R4.F65.B2 R4.F64.B251 R4.F64.B237 R4.F64.B223 R4.F64.B209 R4.F64.B181 R4.F64.B167 R4.F64.B153 R4.F64.B139 R4.F64.B121 R4.F64.B107 R4.F64.B93 R4.F64.B79 R4.F64.B51 R4.F64.B37 R4.F64.B23 R4.F64.B9 R4.F64.B244 R4.F64.B230 R4.F64.B216 R4.F64.B202 R4.F64.B174 R4.F64.B160 R4.F64.B146 R4.F64.B132 R4.F64.B114 R4.F64.B100 R4.F64.B86 R4.F64.B72 R4.F64.B44 R4.F64.B30 R4.F64.B16 R4.F64.B2 R4.F67.B252 R4.F67.B238 R4.F67.B224 R4.F67.B210 R4.F67.B182 R4.F67.B168 R4.F67.B154 R4.F67.B140 R4.F67.B122 R4.F67.B108 R4.F67.B94 R4.F67.B80 R4.F67.B52 R4.F67.B38 R4.F67.B24 R4.F67.B10 R4.F67.B245 R4.F67.B231 R4.F67.B217 R4.F67.B203 R4.F67.B175 R4.F67.B161 R4.F67.B147 R4.F67.B133 R4.F67.B115 R4.F67.B101 R4.F67.B87 R4.F67.B73 R4.F67.B45 R4.F67.B31 R4.F67.B17 R4.F67.B3 R4.F66.B252 R4.F66.B238 R4.F66.B224 R4.F66.B210 R4.F66.B182 R4.F66.B168 R4.F66.B154 R4.F66.B140 R4.F66.B122 R4.F66.B108 R4.F66.B94 R4.F66.B80 R4.F66.B52 R4.F66.B38 R4.F66.B24 R4.F66.B10 R4.F66.B245 R4.F66.B231 R4.F66.B217 R4.F66.B203 R4.F66.B175 R4.F66.B161 R4.F66.B147 R4.F66.B133 R4.F66.B115 R4.F66.B101 R4.F66.B87 R4.F66.B73 R4.F66.B45 R4.F66.B31 R4.F66.B17 R4.F66.B3 R4.F65.B252 R4.F65.B238 R4.F65.B224 R4.F65.B210 R4.F65.B182 R4.F65.B168 R4.F65.B154 R4.F65.B140 R4.F65.B122 R4.F65.B108 R4.F65.B94 R4.F65.B80 R4.F65.B52 R4.F65.B38 R4.F65.B24 R4.F65.B10 R4.F65.B245 R4.F65.B231 R4.F65.B217 R4.F65.B203 R4.F65.B175 R4.F65.B161 R4.F65.B147 R4.F65.B133 R4.F65.B115 R4.F65.B101 R4.F65.B87 R4.F65.B73 R4.F65.B45 R4.F65.B31 R4.F65.B17 R4.F65.B3 R4.F64.B252 R4.F64.B238 R4.F64.B224 R4.F64.B210 R4.F64.B182 R4.F64.B168 R4.F64.B154 R4.F64.B140 R4.F64.B122 R4.F64.B108 R4.F64.B94 R4.F64.B80 R4.F64.B52 R4.F64.B38 R4.F64.B24 R4.F64.B10 R4.F64.B245 R4.F64.B231 R4.F64.B217 R4.F64.B203 R4.F64.B175 R4.F64.B161 R4.F64.B147 R4.F64.B133 R4.F64.B115 R4.F64.B101 R4.F64.B87 R4.F64.B73 R4.F64.B45 R4.F64.B31 R4.F64.B17 R4.F64.B3 R4.F67.B253 R4.F67.B239 R4.F67.B225 R4.F67.B211 R4.F67.B183 R4.F67.B169 R4.F67.B155 R4.F67.B141 R4.F67.B123 R4.F67.B109 R4.F67.B95 R4.F67.B81 R4.F67.B53 R4.F67.B39 R4.F67.B25 R4.F67.B11 R4.F67.B246 R4.F67.B232 R4.F67.B218 R4.F67.B204 R4.F67.B176 R4.F67.B162 R4.F67.B148 R4.F67.B134 R4.F67.B116 R4.F67.B102 R4.F67.B88 R4.F67.B74 R4.F67.B46 R4.F67.B32 R4.F67.B18 R4.F67.B4 R4.F66.B253 R4.F66.B239 R4.F66.B225 R4.F66.B211 R4.F66.B183 R4.F66.B169 R4.F66.B155 R4.F66.B141 R4.F66.B123 R4.F66.B109 R4.F66.B95 R4.F66.B81 R4.F66.B53 R4.F66.B39 R4.F66.B25 R4.F66.B11 R4.F66.B246 R4.F66.B232 R4.F66.B218 R4.F66.B204 R4.F66.B176 R4.F66.B162 R4.F66.B148 R4.F66.B134 R4.F66.B116 R4.F66.B102 R4.F66.B88 R4.F66.B74 R4.F66.B46 R4.F66.B32 R4.F66.B18 R4.F66.B4 R4.F65.B253 R4.F65.B239 R4.F65.B225 R4.F65.B211 R4.F65.B183 R4.F65.B169 R4.F65.B155 R4.F65.B141 R4.F65.B123 R4.F65.B109 R4.F65.B95 R4.F65.B81 R4.F65.B53 R4.F65.B39 R4.F65.B25 R4.F65.B11 R4.F65.B246 R4.F65.B232 R4.F65.B218 R4.F65.B204 R4.F65.B176 R4.F65.B162 R4.F65.B148 R4.F65.B134 R4.F65.B116 R4.F65.B102 R4.F65.B88 R4.F65.B74 R4.F65.B46 R4.F65.B32 R4.F65.B18 R4.F65.B4 R4.F64.B253 R4.F64.B239 R4.F64.B225 R4.F64.B211 R4.F64.B183 R4.F64.B169 R4.F64.B155 R4.F64.B141 R4.F64.B123 R4.F64.B109 R4.F64.B95 R4.F64.B81 R4.F64.B53 R4.F64.B39 R4.F64.B25 R4.F64.B11 R4.F64.B246 R4.F64.B232 R4.F64.B218 R4.F64.B204 R4.F64.B176 R4.F64.B162 R4.F64.B148 R4.F64.B134 R4.F64.B116 R4.F64.B102 R4.F64.B88 R4.F64.B74 R4.F64.B46 R4.F64.B32 R4.F64.B18 R4.F64.B4 R4.F67.B254 R4.F67.B240 R4.F67.B226 R4.F67.B212 R4.F67.B184 R4.F67.B170 R4.F67.B156 R4.F67.B142 R4.F67.B124 R4.F67.B110 R4.F67.B96 R4.F67.B82 R4.F67.B54 R4.F67.B40 R4.F67.B26 R4.F67.B12 R4.F67.B247 R4.F67.B233 R4.F67.B219 R4.F67.B205 R4.F67.B177 R4.F67.B163 R4.F67.B149 R4.F67.B135 R4.F67.B117 R4.F67.B103 R4.F67.B89 R4.F67.B75 R4.F67.B47 R4.F67.B33 R4.F67.B19 R4.F67.B5 R4.F66.B254 R4.F66.B240 R4.F66.B226 R4.F66.B212 R4.F66.B184 R4.F66.B170 R4.F66.B156 R4.F66.B142 R4.F66.B124 R4.F66.B110 R4.F66.B96 R4.F66.B82 R4.F66.B54 R4.F66.B40 R4.F66.B26 R4.F66.B12 R4.F66.B247 R4.F66.B233 R4.F66.B219 R4.F66.B205 R4.F66.B177 R4.F66.B163 R4.F66.B149 R4.F66.B135 R4.F66.B117 R4.F66.B103 R4.F66.B89 R4.F66.B75 R4.F66.B47 R4.F66.B33 R4.F66.B19 R4.F66.B5 R4.F65.B254 R4.F65.B240 R4.F65.B226 R4.F65.B212 R4.F65.B184 R4.F65.B170 R4.F65.B156 R4.F65.B142 R4.F65.B124 R4.F65.B110 R4.F65.B96 R4.F65.B82 R4.F65.B54 R4.F65.B40 R4.F65.B26 R4.F65.B12 R4.F65.B247 R4.F65.B233 R4.F65.B219 R4.F65.B205 R4.F65.B177 R4.F65.B163 R4.F65.B149 R4.F65.B135 R4.F65.B117 R4.F65.B103 R4.F65.B89 R4.F65.B75 R4.F65.B47 R4.F65.B33 R4.F65.B19 R4.F65.B5 R4.F64.B254 R4.F64.B240 R4.F64.B226 R4.F64.B212 R4.F64.B184 R4.F64.B170 R4.F64.B156 R4.F64.B142 R4.F64.B124 R4.F64.B110 R4.F64.B96 R4.F64.B82 R4.F64.B54 R4.F64.B40 R4.F64.B26 R4.F64.B12 R4.F64.B247 R4.F64.B233 R4.F64.B219 R4.F64.B205 R4.F64.B177 R4.F64.B163 R4.F64.B149 R4.F64.B135 R4.F64.B117 R4.F64.B103 R4.F64.B89 R4.F64.B75 R4.F64.B47 R4.F64.B33 R4.F64.B19 R4.F64.B5 R4.F67.B255 R4.F67.B241 R4.F67.B227 R4.F67.B213 R4.F67.B185 R4.F67.B171 R4.F67.B157 R4.F67.B143 R4.F67.B125 R4.F67.B111 R4.F67.B97 R4.F67.B83 R4.F67.B55 R4.F67.B41 R4.F67.B27 R4.F67.B13 R4.F67.B248 R4.F67.B234 R4.F67.B220 R4.F67.B206 R4.F67.B178 R4.F67.B164 R4.F67.B150 R4.F67.B136 R4.F67.B118 R4.F67.B104 R4.F67.B90 R4.F67.B76 R4.F67.B48 R4.F67.B34 R4.F67.B20 R4.F67.B6 R4.F66.B255 R4.F66.B241 R4.F66.B227 R4.F66.B213 R4.F66.B185 R4.F66.B171 R4.F66.B157 R4.F66.B143 R4.F66.B125 R4.F66.B111 R4.F66.B97 R4.F66.B83 R4.F66.B55 R4.F66.B41 R4.F66.B27 R4.F66.B13 R4.F66.B248 R4.F66.B234 R4.F66.B220 R4.F66.B206 R4.F66.B178 R4.F66.B164 R4.F66.B150 R4.F66.B136 R4.F66.B118 R4.F66.B104 R4.F66.B90 R4.F66.B76 R4.F66.B48 R4.F66.B34 R4.F66.B20 R4.F66.B6 R4.F65.B255 R4.F65.B241 R4.F65.B227 R4.F65.B213 R4.F65.B185 R4.F65.B171 R4.F65.B157 R4.F65.B143 R4.F65.B125 R4.F65.B111 R4.F65.B97 R4.F65.B83 R4.F65.B55 R4.F65.B41 R4.F65.B27 R4.F65.B13 R4.F65.B248 R4.F65.B234 R4.F65.B220 R4.F65.B206 R4.F65.B178 R4.F65.B164 R4.F65.B150 R4.F65.B136 R4.F65.B118 R4.F65.B104 R4.F65.B90 R4.F65.B76 R4.F65.B48 R4.F65.B34 R4.F65.B20 R4.F65.B6 R4.F64.B255 R4.F64.B241 R4.F64.B227 R4.F64.B213 R4.F64.B185 R4.F64.B171 R4.F64.B157 R4.F64.B143 R4.F64.B125 R4.F64.B111 R4.F64.B97 R4.F64.B83 R4.F64.B55 R4.F64.B41 R4.F64.B27 R4.F64.B13 R4.F64.B248 R4.F64.B234 R4.F64.B220 R4.F64.B206 R4.F64.B178 R4.F64.B164 R4.F64.B150 R4.F64.B136 R4.F64.B118 R4.F64.B104 R4.F64.B90 R4.F64.B76 R4.F64.B48 R4.F64.B34 R4.F64.B20 R4.F64.B6 R4.F63.B249 R4.F63.B235 R4.F63.B221 R4.F63.B207 R4.F63.B179 R4.F63.B165 R4.F63.B151 R4.F63.B137 R4.F63.B119 R4.F63.B105 R4.F63.B91 R4.F63.B77 R4.F63.B49 R4.F63.B35 R4.F63.B21 R4.F63.B7 R4.F63.B242 R4.F63.B228 R4.F63.B214 R4.F63.B200 R4.F63.B172 R4.F63.B158 R4.F63.B144 R4.F63.B130 R4.F63.B112 R4.F63.B98 R4.F63.B84 R4.F63.B70 R4.F63.B42 R4.F63.B28 R4.F63.B14 R4.F63.B0 R4.F62.B249 R4.F62.B235 R4.F62.B221 R4.F62.B207 R4.F62.B179 R4.F62.B165 R4.F62.B151 R4.F62.B137 R4.F62.B119 R4.F62.B105 R4.F62.B91 R4.F62.B77 R4.F62.B49 R4.F62.B35 R4.F62.B21 R4.F62.B7 R4.F62.B242 R4.F62.B228 R4.F62.B214 R4.F62.B200 R4.F62.B172 R4.F62.B158 R4.F62.B144 R4.F62.B130 R4.F62.B112 R4.F62.B98 R4.F62.B84 R4.F62.B70 R4.F62.B42 R4.F62.B28 R4.F62.B14 R4.F62.B0 R4.F61.B249 R4.F61.B235 R4.F61.B221 R4.F61.B207 R4.F61.B179 R4.F61.B165 R4.F61.B151 R4.F61.B137 R4.F61.B119 R4.F61.B105 R4.F61.B91 R4.F61.B77 R4.F61.B49 R4.F61.B35 R4.F61.B21 R4.F61.B7 R4.F61.B242 R4.F61.B228 R4.F61.B214 R4.F61.B200 R4.F61.B172 R4.F61.B158 R4.F61.B144 R4.F61.B130 R4.F61.B112 R4.F61.B98 R4.F61.B84 R4.F61.B70 R4.F61.B42 R4.F61.B28 R4.F61.B14 R4.F61.B0 R4.F60.B249 R4.F60.B235 R4.F60.B221 R4.F60.B207 R4.F60.B179 R4.F60.B165 R4.F60.B151 R4.F60.B137 R4.F60.B119 R4.F60.B105 R4.F60.B91 R4.F60.B77 R4.F60.B49 R4.F60.B35 R4.F60.B21 R4.F60.B7 R4.F60.B242 R4.F60.B228 R4.F60.B214 R4.F60.B200 R4.F60.B172 R4.F60.B158 R4.F60.B144 R4.F60.B130 R4.F60.B112 R4.F60.B98 R4.F60.B84 R4.F60.B70 R4.F60.B42 R4.F60.B28 R4.F60.B14 R4.F60.B0 R4.F63.B250 R4.F63.B236 R4.F63.B222 R4.F63.B208 R4.F63.B180 R4.F63.B166 R4.F63.B152 R4.F63.B138 R4.F63.B120 R4.F63.B106 R4.F63.B92 R4.F63.B78 R4.F63.B50 R4.F63.B36 R4.F63.B22 R4.F63.B8 R4.F63.B243 R4.F63.B229 R4.F63.B215 R4.F63.B201 R4.F63.B173 R4.F63.B159 R4.F63.B145 R4.F63.B131 R4.F63.B113 R4.F63.B99 R4.F63.B85 R4.F63.B71 R4.F63.B43 R4.F63.B29 R4.F63.B15 R4.F63.B1 R4.F62.B250 R4.F62.B236 R4.F62.B222 R4.F62.B208 R4.F62.B180 R4.F62.B166 R4.F62.B152 R4.F62.B138 R4.F62.B120 R4.F62.B106 R4.F62.B92 R4.F62.B78 R4.F62.B50 R4.F62.B36 R4.F62.B22 R4.F62.B8 R4.F62.B243 R4.F62.B229 R4.F62.B215 R4.F62.B201 R4.F62.B173 R4.F62.B159 R4.F62.B145 R4.F62.B131 R4.F62.B113 R4.F62.B99 R4.F62.B85 R4.F62.B71 R4.F62.B43 R4.F62.B29 R4.F62.B15 R4.F62.B1 R4.F61.B250 R4.F61.B236 R4.F61.B222 R4.F61.B208 R4.F61.B180 R4.F61.B166 R4.F61.B152 R4.F61.B138 R4.F61.B120 R4.F61.B106 R4.F61.B92 R4.F61.B78 R4.F61.B50 R4.F61.B36 R4.F61.B22 R4.F61.B8 R4.F61.B243 R4.F61.B229 R4.F61.B215 R4.F61.B201 R4.F61.B173 R4.F61.B159 R4.F61.B145 R4.F61.B131 R4.F61.B113 R4.F61.B99 R4.F61.B85 R4.F61.B71 R4.F61.B43 R4.F61.B29 R4.F61.B15 R4.F61.B1 R4.F60.B250 R4.F60.B236 R4.F60.B222 R4.F60.B208 R4.F60.B180 R4.F60.B166 R4.F60.B152 R4.F60.B138 R4.F60.B120 R4.F60.B106 R4.F60.B92 R4.F60.B78 R4.F60.B50 R4.F60.B36 R4.F60.B22 R4.F60.B8 R4.F60.B243 R4.F60.B229 R4.F60.B215 R4.F60.B201 R4.F60.B173 R4.F60.B159 R4.F60.B145 R4.F60.B131 R4.F60.B113 R4.F60.B99 R4.F60.B85 R4.F60.B71 R4.F60.B43 R4.F60.B29 R4.F60.B15 R4.F60.B1 R4.F63.B251 R4.F63.B237 R4.F63.B223 R4.F63.B209 R4.F63.B181 R4.F63.B167 R4.F63.B153 R4.F63.B139 R4.F63.B121 R4.F63.B107 R4.F63.B93 R4.F63.B79 R4.F63.B51 R4.F63.B37 R4.F63.B23 R4.F63.B9 R4.F63.B244 R4.F63.B230 R4.F63.B216 R4.F63.B202 R4.F63.B174 R4.F63.B160 R4.F63.B146 R4.F63.B132 R4.F63.B114 R4.F63.B100 R4.F63.B86 R4.F63.B72 R4.F63.B44 R4.F63.B30 R4.F63.B16 R4.F63.B2 R4.F62.B251 R4.F62.B237 R4.F62.B223 R4.F62.B209 R4.F62.B181 R4.F62.B167 R4.F62.B153 R4.F62.B139 R4.F62.B121 R4.F62.B107 R4.F62.B93 R4.F62.B79 R4.F62.B51 R4.F62.B37 R4.F62.B23 R4.F62.B9 R4.F62.B244 R4.F62.B230 R4.F62.B216 R4.F62.B202 R4.F62.B174 R4.F62.B160 R4.F62.B146 R4.F62.B132 R4.F62.B114 R4.F62.B100 R4.F62.B86 R4.F62.B72 R4.F62.B44 R4.F62.B30 R4.F62.B16 R4.F62.B2 R4.F61.B251 R4.F61.B237 R4.F61.B223 R4.F61.B209 R4.F61.B181 R4.F61.B167 R4.F61.B153 R4.F61.B139 R4.F61.B121 R4.F61.B107 R4.F61.B93 R4.F61.B79 R4.F61.B51 R4.F61.B37 R4.F61.B23 R4.F61.B9 R4.F61.B244 R4.F61.B230 R4.F61.B216 R4.F61.B202 R4.F61.B174 R4.F61.B160 R4.F61.B146 R4.F61.B132 R4.F61.B114 R4.F61.B100 R4.F61.B86 R4.F61.B72 R4.F61.B44 R4.F61.B30 R4.F61.B16 R4.F61.B2 R4.F60.B251 R4.F60.B237 R4.F60.B223 R4.F60.B209 R4.F60.B181 R4.F60.B167 R4.F60.B153 R4.F60.B139 R4.F60.B121 R4.F60.B107 R4.F60.B93 R4.F60.B79 R4.F60.B51 R4.F60.B37 R4.F60.B23 R4.F60.B9 R4.F60.B244 R4.F60.B230 R4.F60.B216 R4.F60.B202 R4.F60.B174 R4.F60.B160 R4.F60.B146 R4.F60.B132 R4.F60.B114 R4.F60.B100 R4.F60.B86 R4.F60.B72 R4.F60.B44 R4.F60.B30 R4.F60.B16 R4.F60.B2 R4.F63.B252 R4.F63.B238 R4.F63.B224 R4.F63.B210 R4.F63.B182 R4.F63.B168 R4.F63.B154 R4.F63.B140 R4.F63.B122 R4.F63.B108 R4.F63.B94 R4.F63.B80 R4.F63.B52 R4.F63.B38 R4.F63.B24 R4.F63.B10 R4.F63.B245 R4.F63.B231 R4.F63.B217 R4.F63.B203 R4.F63.B175 R4.F63.B161 R4.F63.B147 R4.F63.B133 R4.F63.B115 R4.F63.B101 R4.F63.B87 R4.F63.B73 R4.F63.B45 R4.F63.B31 R4.F63.B17 R4.F63.B3 R4.F62.B252 R4.F62.B238 R4.F62.B224 R4.F62.B210 R4.F62.B182 R4.F62.B168 R4.F62.B154 R4.F62.B140 R4.F62.B122 R4.F62.B108 R4.F62.B94 R4.F62.B80 R4.F62.B52 R4.F62.B38 R4.F62.B24 R4.F62.B10 R4.F62.B245 R4.F62.B231 R4.F62.B217 R4.F62.B203 R4.F62.B175 R4.F62.B161 R4.F62.B147 R4.F62.B133 R4.F62.B115 R4.F62.B101 R4.F62.B87 R4.F62.B73 R4.F62.B45 R4.F62.B31 R4.F62.B17 R4.F62.B3 R4.F61.B252 R4.F61.B238 R4.F61.B224 R4.F61.B210 R4.F61.B182 R4.F61.B168 R4.F61.B154 R4.F61.B140 R4.F61.B122 R4.F61.B108 R4.F61.B94 R4.F61.B80 R4.F61.B52 R4.F61.B38 R4.F61.B24 R4.F61.B10 R4.F61.B245 R4.F61.B231 R4.F61.B217 R4.F61.B203 R4.F61.B175 R4.F61.B161 R4.F61.B147 R4.F61.B133 R4.F61.B115 R4.F61.B101 R4.F61.B87 R4.F61.B73 R4.F61.B45 R4.F61.B31 R4.F61.B17 R4.F61.B3 R4.F60.B252 R4.F60.B238 R4.F60.B224 R4.F60.B210 R4.F60.B182 R4.F60.B168 R4.F60.B154 R4.F60.B140 R4.F60.B122 R4.F60.B108 R4.F60.B94 R4.F60.B80 R4.F60.B52 R4.F60.B38 R4.F60.B24 R4.F60.B10 R4.F60.B245 R4.F60.B231 R4.F60.B217 R4.F60.B203 R4.F60.B175 R4.F60.B161 R4.F60.B147 R4.F60.B133 R4.F60.B115 R4.F60.B101 R4.F60.B87 R4.F60.B73 R4.F60.B45 R4.F60.B31 R4.F60.B17 R4.F60.B3 R4.F63.B253 R4.F63.B239 R4.F63.B225 R4.F63.B211 R4.F63.B183 R4.F63.B169 R4.F63.B155 R4.F63.B141 R4.F63.B123 R4.F63.B109 R4.F63.B95 R4.F63.B81 R4.F63.B53 R4.F63.B39 R4.F63.B25 R4.F63.B11 R4.F63.B246 R4.F63.B232 R4.F63.B218 R4.F63.B204 R4.F63.B176 R4.F63.B162 R4.F63.B148 R4.F63.B134 R4.F63.B116 R4.F63.B102 R4.F63.B88 R4.F63.B74 R4.F63.B46 R4.F63.B32 R4.F63.B18 R4.F63.B4 R4.F62.B253 R4.F62.B239 R4.F62.B225 R4.F62.B211 R4.F62.B183 R4.F62.B169 R4.F62.B155 R4.F62.B141 R4.F62.B123 R4.F62.B109 R4.F62.B95 R4.F62.B81 R4.F62.B53 R4.F62.B39 R4.F62.B25 R4.F62.B11 R4.F62.B246 R4.F62.B232 R4.F62.B218 R4.F62.B204 R4.F62.B176 R4.F62.B162 R4.F62.B148 R4.F62.B134 R4.F62.B116 R4.F62.B102 R4.F62.B88 R4.F62.B74 R4.F62.B46 R4.F62.B32 R4.F62.B18 R4.F62.B4 R4.F61.B253 R4.F61.B239 R4.F61.B225 R4.F61.B211 R4.F61.B183 R4.F61.B169 R4.F61.B155 R4.F61.B141 R4.F61.B123 R4.F61.B109 R4.F61.B95 R4.F61.B81 R4.F61.B53 R4.F61.B39 R4.F61.B25 R4.F61.B11 R4.F61.B246 R4.F61.B232 R4.F61.B218 R4.F61.B204 R4.F61.B176 R4.F61.B162 R4.F61.B148 R4.F61.B134 R4.F61.B116 R4.F61.B102 R4.F61.B88 R4.F61.B74 R4.F61.B46 R4.F61.B32 R4.F61.B18 R4.F61.B4 R4.F60.B253 R4.F60.B239 R4.F60.B225 R4.F60.B211 R4.F60.B183 R4.F60.B169 R4.F60.B155 R4.F60.B141 R4.F60.B123 R4.F60.B109 R4.F60.B95 R4.F60.B81 R4.F60.B53 R4.F60.B39 R4.F60.B25 R4.F60.B11 R4.F60.B246 R4.F60.B232 R4.F60.B218 R4.F60.B204 R4.F60.B176 R4.F60.B162 R4.F60.B148 R4.F60.B134 R4.F60.B116 R4.F60.B102 R4.F60.B88 R4.F60.B74 R4.F60.B46 R4.F60.B32 R4.F60.B18 R4.F60.B4 R4.F63.B254 R4.F63.B240 R4.F63.B226 R4.F63.B212 R4.F63.B184 R4.F63.B170 R4.F63.B156 R4.F63.B142 R4.F63.B124 R4.F63.B110 R4.F63.B96 R4.F63.B82 R4.F63.B54 R4.F63.B40 R4.F63.B26 R4.F63.B12 R4.F63.B247 R4.F63.B233 R4.F63.B219 R4.F63.B205 R4.F63.B177 R4.F63.B163 R4.F63.B149 R4.F63.B135 R4.F63.B117 R4.F63.B103 R4.F63.B89 R4.F63.B75 R4.F63.B47 R4.F63.B33 R4.F63.B19 R4.F63.B5 R4.F62.B254 R4.F62.B240 R4.F62.B226 R4.F62.B212 R4.F62.B184 R4.F62.B170 R4.F62.B156 R4.F62.B142 R4.F62.B124 R4.F62.B110 R4.F62.B96 R4.F62.B82 R4.F62.B54 R4.F62.B40 R4.F62.B26 R4.F62.B12 R4.F62.B247 R4.F62.B233 R4.F62.B219 R4.F62.B205 R4.F62.B177 R4.F62.B163 R4.F62.B149 R4.F62.B135 R4.F62.B117 R4.F62.B103 R4.F62.B89 R4.F62.B75 R4.F62.B47 R4.F62.B33 R4.F62.B19 R4.F62.B5 R4.F61.B254 R4.F61.B240 R4.F61.B226 R4.F61.B212 R4.F61.B184 R4.F61.B170 R4.F61.B156 R4.F61.B142 R4.F61.B124 R4.F61.B110 R4.F61.B96 R4.F61.B82 R4.F61.B54 R4.F61.B40 R4.F61.B26 R4.F61.B12 R4.F61.B247 R4.F61.B233 R4.F61.B219 R4.F61.B205 R4.F61.B177 R4.F61.B163 R4.F61.B149 R4.F61.B135 R4.F61.B117 R4.F61.B103 R4.F61.B89 R4.F61.B75 R4.F61.B47 R4.F61.B33 R4.F61.B19 R4.F61.B5 R4.F60.B254 R4.F60.B240 R4.F60.B226 R4.F60.B212 R4.F60.B184 R4.F60.B170 R4.F60.B156 R4.F60.B142 R4.F60.B124 R4.F60.B110 R4.F60.B96 R4.F60.B82 R4.F60.B54 R4.F60.B40 R4.F60.B26 R4.F60.B12 R4.F60.B247 R4.F60.B233 R4.F60.B219 R4.F60.B205 R4.F60.B177 R4.F60.B163 R4.F60.B149 R4.F60.B135 R4.F60.B117 R4.F60.B103 R4.F60.B89 R4.F60.B75 R4.F60.B47 R4.F60.B33 R4.F60.B19 R4.F60.B5 R4.F63.B255 R4.F63.B241 R4.F63.B227 R4.F63.B213 R4.F63.B185 R4.F63.B171 R4.F63.B157 R4.F63.B143 R4.F63.B125 R4.F63.B111 R4.F63.B97 R4.F63.B83 R4.F63.B55 R4.F63.B41 R4.F63.B27 R4.F63.B13 R4.F63.B248 R4.F63.B234 R4.F63.B220 R4.F63.B206 R4.F63.B178 R4.F63.B164 R4.F63.B150 R4.F63.B136 R4.F63.B118 R4.F63.B104 R4.F63.B90 R4.F63.B76 R4.F63.B48 R4.F63.B34 R4.F63.B20 R4.F63.B6 R4.F62.B255 R4.F62.B241 R4.F62.B227 R4.F62.B213 R4.F62.B185 R4.F62.B171 R4.F62.B157 R4.F62.B143 R4.F62.B125 R4.F62.B111 R4.F62.B97 R4.F62.B83 R4.F62.B55 R4.F62.B41 R4.F62.B27 R4.F62.B13 R4.F62.B248 R4.F62.B234 R4.F62.B220 R4.F62.B206 R4.F62.B178 R4.F62.B164 R4.F62.B150 R4.F62.B136 R4.F62.B118 R4.F62.B104 R4.F62.B90 R4.F62.B76 R4.F62.B48 R4.F62.B34 R4.F62.B20 R4.F62.B6 R4.F61.B255 R4.F61.B241 R4.F61.B227 R4.F61.B213 R4.F61.B185 R4.F61.B171 R4.F61.B157 R4.F61.B143 R4.F61.B125 R4.F61.B111 R4.F61.B97 R4.F61.B83 R4.F61.B55 R4.F61.B41 R4.F61.B27 R4.F61.B13 R4.F61.B248 R4.F61.B234 R4.F61.B220 R4.F61.B206 R4.F61.B178 R4.F61.B164 R4.F61.B150 R4.F61.B136 R4.F61.B118 R4.F61.B104 R4.F61.B90 R4.F61.B76 R4.F61.B48 R4.F61.B34 R4.F61.B20 R4.F61.B6 R4.F60.B255 R4.F60.B241 R4.F60.B227 R4.F60.B213 R4.F60.B185 R4.F60.B171 R4.F60.B157 R4.F60.B143 R4.F60.B125 R4.F60.B111 R4.F60.B97 R4.F60.B83 R4.F60.B55 R4.F60.B41 R4.F60.B27 R4.F60.B13 R4.F60.B248 R4.F60.B234 R4.F60.B220 R4.F60.B206 R4.F60.B178 R4.F60.B164 R4.F60.B150 R4.F60.B136 R4.F60.B118 R4.F60.B104 R4.F60.B90 R4.F60.B76 R4.F60.B48 R4.F60.B34 R4.F60.B20 R4.F60.B6 R4.F59.B249 R4.F59.B235 R4.F59.B221 R4.F59.B207 R4.F59.B179 R4.F59.B165 R4.F59.B151 R4.F59.B137 R4.F59.B119 R4.F59.B105 R4.F59.B91 R4.F59.B77 R4.F59.B49 R4.F59.B35 R4.F59.B21 R4.F59.B7 R4.F59.B242 R4.F59.B228 R4.F59.B214 R4.F59.B200 R4.F59.B172 R4.F59.B158 R4.F59.B144 R4.F59.B130 R4.F59.B112 R4.F59.B98 R4.F59.B84 R4.F59.B70 R4.F59.B42 R4.F59.B28 R4.F59.B14 R4.F59.B0 R4.F58.B249 R4.F58.B235 R4.F58.B221 R4.F58.B207 R4.F58.B179 R4.F58.B165 R4.F58.B151 R4.F58.B137 R4.F58.B119 R4.F58.B105 R4.F58.B91 R4.F58.B77 R4.F58.B49 R4.F58.B35 R4.F58.B21 R4.F58.B7 R4.F58.B242 R4.F58.B228 R4.F58.B214 R4.F58.B200 R4.F58.B172 R4.F58.B158 R4.F58.B144 R4.F58.B130 R4.F58.B112 R4.F58.B98 R4.F58.B84 R4.F58.B70 R4.F58.B42 R4.F58.B28 R4.F58.B14 R4.F58.B0 R4.F57.B249 R4.F57.B235 R4.F57.B221 R4.F57.B207 R4.F57.B179 R4.F57.B165 R4.F57.B151 R4.F57.B137 R4.F57.B119 R4.F57.B105 R4.F57.B91 R4.F57.B77 R4.F57.B49 R4.F57.B35 R4.F57.B21 R4.F57.B7 R4.F57.B242 R4.F57.B228 R4.F57.B214 R4.F57.B200 R4.F57.B172 R4.F57.B158 R4.F57.B144 R4.F57.B130 R4.F57.B112 R4.F57.B98 R4.F57.B84 R4.F57.B70 R4.F57.B42 R4.F57.B28 R4.F57.B14 R4.F57.B0 R4.F56.B249 R4.F56.B235 R4.F56.B221 R4.F56.B207 R4.F56.B179 R4.F56.B165 R4.F56.B151 R4.F56.B137 R4.F56.B119 R4.F56.B105 R4.F56.B91 R4.F56.B77 R4.F56.B49 R4.F56.B35 R4.F56.B21 R4.F56.B7 R4.F56.B242 R4.F56.B228 R4.F56.B214 R4.F56.B200 R4.F56.B172 R4.F56.B158 R4.F56.B144 R4.F56.B130 R4.F56.B112 R4.F56.B98 R4.F56.B84 R4.F56.B70 R4.F56.B42 R4.F56.B28 R4.F56.B14 R4.F56.B0 R4.F59.B250 R4.F59.B236 R4.F59.B222 R4.F59.B208 R4.F59.B180 R4.F59.B166 R4.F59.B152 R4.F59.B138 R4.F59.B120 R4.F59.B106 R4.F59.B92 R4.F59.B78 R4.F59.B50 R4.F59.B36 R4.F59.B22 R4.F59.B8 R4.F59.B243 R4.F59.B229 R4.F59.B215 R4.F59.B201 R4.F59.B173 R4.F59.B159 R4.F59.B145 R4.F59.B131 R4.F59.B113 R4.F59.B99 R4.F59.B85 R4.F59.B71 R4.F59.B43 R4.F59.B29 R4.F59.B15 R4.F59.B1 R4.F58.B250 R4.F58.B236 R4.F58.B222 R4.F58.B208 R4.F58.B180 R4.F58.B166 R4.F58.B152 R4.F58.B138 R4.F58.B120 R4.F58.B106 R4.F58.B92 R4.F58.B78 R4.F58.B50 R4.F58.B36 R4.F58.B22 R4.F58.B8 R4.F58.B243 R4.F58.B229 R4.F58.B215 R4.F58.B201 R4.F58.B173 R4.F58.B159 R4.F58.B145 R4.F58.B131 R4.F58.B113 R4.F58.B99 R4.F58.B85 R4.F58.B71 R4.F58.B43 R4.F58.B29 R4.F58.B15 R4.F58.B1 R4.F57.B250 R4.F57.B236 R4.F57.B222 R4.F57.B208 R4.F57.B180 R4.F57.B166 R4.F57.B152 R4.F57.B138 R4.F57.B120 R4.F57.B106 R4.F57.B92 R4.F57.B78 R4.F57.B50 R4.F57.B36 R4.F57.B22 R4.F57.B8 R4.F57.B243 R4.F57.B229 R4.F57.B215 R4.F57.B201 R4.F57.B173 R4.F57.B159 R4.F57.B145 R4.F57.B131 R4.F57.B113 R4.F57.B99 R4.F57.B85 R4.F57.B71 R4.F57.B43 R4.F57.B29 R4.F57.B15 R4.F57.B1 R4.F56.B250 R4.F56.B236 R4.F56.B222 R4.F56.B208 R4.F56.B180 R4.F56.B166 R4.F56.B152 R4.F56.B138 R4.F56.B120 R4.F56.B106 R4.F56.B92 R4.F56.B78 R4.F56.B50 R4.F56.B36 R4.F56.B22 R4.F56.B8 R4.F56.B243 R4.F56.B229 R4.F56.B215 R4.F56.B201 R4.F56.B173 R4.F56.B159 R4.F56.B145 R4.F56.B131 R4.F56.B113 R4.F56.B99 R4.F56.B85 R4.F56.B71 R4.F56.B43 R4.F56.B29 R4.F56.B15 R4.F56.B1 R4.F59.B251 R4.F59.B237 R4.F59.B223 R4.F59.B209 R4.F59.B181 R4.F59.B167 R4.F59.B153 R4.F59.B139 R4.F59.B121 R4.F59.B107 R4.F59.B93 R4.F59.B79 R4.F59.B51 R4.F59.B37 R4.F59.B23 R4.F59.B9 R4.F59.B244 R4.F59.B230 R4.F59.B216 R4.F59.B202 R4.F59.B174 R4.F59.B160 R4.F59.B146 R4.F59.B132 R4.F59.B114 R4.F59.B100 R4.F59.B86 R4.F59.B72 R4.F59.B44 R4.F59.B30 R4.F59.B16 R4.F59.B2 R4.F58.B251 R4.F58.B237 R4.F58.B223 R4.F58.B209 R4.F58.B181 R4.F58.B167 R4.F58.B153 R4.F58.B139 R4.F58.B121 R4.F58.B107 R4.F58.B93 R4.F58.B79 R4.F58.B51 R4.F58.B37 R4.F58.B23 R4.F58.B9 R4.F58.B244 R4.F58.B230 R4.F58.B216 R4.F58.B202 R4.F58.B174 R4.F58.B160 R4.F58.B146 R4.F58.B132 R4.F58.B114 R4.F58.B100 R4.F58.B86 R4.F58.B72 R4.F58.B44 R4.F58.B30 R4.F58.B16 R4.F58.B2 R4.F57.B251 R4.F57.B237 R4.F57.B223 R4.F57.B209 R4.F57.B181 R4.F57.B167 R4.F57.B153 R4.F57.B139 R4.F57.B121 R4.F57.B107 R4.F57.B93 R4.F57.B79 R4.F57.B51 R4.F57.B37 R4.F57.B23 R4.F57.B9 R4.F57.B244 R4.F57.B230 R4.F57.B216 R4.F57.B202 R4.F57.B174 R4.F57.B160 R4.F57.B146 R4.F57.B132 R4.F57.B114 R4.F57.B100 R4.F57.B86 R4.F57.B72 R4.F57.B44 R4.F57.B30 R4.F57.B16 R4.F57.B2 R4.F56.B251 R4.F56.B237 R4.F56.B223 R4.F56.B209 R4.F56.B181 R4.F56.B167 R4.F56.B153 R4.F56.B139 R4.F56.B121 R4.F56.B107 R4.F56.B93 R4.F56.B79 R4.F56.B51 R4.F56.B37 R4.F56.B23 R4.F56.B9 R4.F56.B244 R4.F56.B230 R4.F56.B216 R4.F56.B202 R4.F56.B174 R4.F56.B160 R4.F56.B146 R4.F56.B132 R4.F56.B114 R4.F56.B100 R4.F56.B86 R4.F56.B72 R4.F56.B44 R4.F56.B30 R4.F56.B16 R4.F56.B2 R4.F59.B252 R4.F59.B238 R4.F59.B224 R4.F59.B210 R4.F59.B182 R4.F59.B168 R4.F59.B154 R4.F59.B140 R4.F59.B122 R4.F59.B108 R4.F59.B94 R4.F59.B80 R4.F59.B52 R4.F59.B38 R4.F59.B24 R4.F59.B10 R4.F59.B245 R4.F59.B231 R4.F59.B217 R4.F59.B203 R4.F59.B175 R4.F59.B161 R4.F59.B147 R4.F59.B133 R4.F59.B115 R4.F59.B101 R4.F59.B87 R4.F59.B73 R4.F59.B45 R4.F59.B31 R4.F59.B17 R4.F59.B3 R4.F58.B252 R4.F58.B238 R4.F58.B224 R4.F58.B210 R4.F58.B182 R4.F58.B168 R4.F58.B154 R4.F58.B140 R4.F58.B122 R4.F58.B108 R4.F58.B94 R4.F58.B80 R4.F58.B52 R4.F58.B38 R4.F58.B24 R4.F58.B10 R4.F58.B245 R4.F58.B231 R4.F58.B217 R4.F58.B203 R4.F58.B175 R4.F58.B161 R4.F58.B147 R4.F58.B133 R4.F58.B115 R4.F58.B101 R4.F58.B87 R4.F58.B73 R4.F58.B45 R4.F58.B31 R4.F58.B17 R4.F58.B3 R4.F57.B252 R4.F57.B238 R4.F57.B224 R4.F57.B210 R4.F57.B182 R4.F57.B168 R4.F57.B154 R4.F57.B140 R4.F57.B122 R4.F57.B108 R4.F57.B94 R4.F57.B80 R4.F57.B52 R4.F57.B38 R4.F57.B24 R4.F57.B10 R4.F57.B245 R4.F57.B231 R4.F57.B217 R4.F57.B203 R4.F57.B175 R4.F57.B161 R4.F57.B147 R4.F57.B133 R4.F57.B115 R4.F57.B101 R4.F57.B87 R4.F57.B73 R4.F57.B45 R4.F57.B31 R4.F57.B17 R4.F57.B3 R4.F56.B252 R4.F56.B238 R4.F56.B224 R4.F56.B210 R4.F56.B182 R4.F56.B168 R4.F56.B154 R4.F56.B140 R4.F56.B122 R4.F56.B108 R4.F56.B94 R4.F56.B80 R4.F56.B52 R4.F56.B38 R4.F56.B24 R4.F56.B10 R4.F56.B245 R4.F56.B231 R4.F56.B217 R4.F56.B203 R4.F56.B175 R4.F56.B161 R4.F56.B147 R4.F56.B133 R4.F56.B115 R4.F56.B101 R4.F56.B87 R4.F56.B73 R4.F56.B45 R4.F56.B31 R4.F56.B17 R4.F56.B3 R4.F59.B253 R4.F59.B239 R4.F59.B225 R4.F59.B211 R4.F59.B183 R4.F59.B169 R4.F59.B155 R4.F59.B141 R4.F59.B123 R4.F59.B109 R4.F59.B95 R4.F59.B81 R4.F59.B53 R4.F59.B39 R4.F59.B25 R4.F59.B11 R4.F59.B246 R4.F59.B232 R4.F59.B218 R4.F59.B204 R4.F59.B176 R4.F59.B162 R4.F59.B148 R4.F59.B134 R4.F59.B116 R4.F59.B102 R4.F59.B88 R4.F59.B74 R4.F59.B46 R4.F59.B32 R4.F59.B18 R4.F59.B4 R4.F58.B253 R4.F58.B239 R4.F58.B225 R4.F58.B211 R4.F58.B183 R4.F58.B169 R4.F58.B155 R4.F58.B141 R4.F58.B123 R4.F58.B109 R4.F58.B95 R4.F58.B81 R4.F58.B53 R4.F58.B39 R4.F58.B25 R4.F58.B11 R4.F58.B246 R4.F58.B232 R4.F58.B218 R4.F58.B204 R4.F58.B176 R4.F58.B162 R4.F58.B148 R4.F58.B134 R4.F58.B116 R4.F58.B102 R4.F58.B88 R4.F58.B74 R4.F58.B46 R4.F58.B32 R4.F58.B18 R4.F58.B4 R4.F57.B253 R4.F57.B239 R4.F57.B225 R4.F57.B211 R4.F57.B183 R4.F57.B169 R4.F57.B155 R4.F57.B141 R4.F57.B123 R4.F57.B109 R4.F57.B95 R4.F57.B81 R4.F57.B53 R4.F57.B39 R4.F57.B25 R4.F57.B11 R4.F57.B246 R4.F57.B232 R4.F57.B218 R4.F57.B204 R4.F57.B176 R4.F57.B162 R4.F57.B148 R4.F57.B134 R4.F57.B116 R4.F57.B102 R4.F57.B88 R4.F57.B74 R4.F57.B46 R4.F57.B32 R4.F57.B18 R4.F57.B4 R4.F56.B253 R4.F56.B239 R4.F56.B225 R4.F56.B211 R4.F56.B183 R4.F56.B169 R4.F56.B155 R4.F56.B141 R4.F56.B123 R4.F56.B109 R4.F56.B95 R4.F56.B81 R4.F56.B53 R4.F56.B39 R4.F56.B25 R4.F56.B11 R4.F56.B246 R4.F56.B232 R4.F56.B218 R4.F56.B204 R4.F56.B176 R4.F56.B162 R4.F56.B148 R4.F56.B134 R4.F56.B116 R4.F56.B102 R4.F56.B88 R4.F56.B74 R4.F56.B46 R4.F56.B32 R4.F56.B18 R4.F56.B4 R4.F59.B254 R4.F59.B240 R4.F59.B226 R4.F59.B212 R4.F59.B184 R4.F59.B170 R4.F59.B156 R4.F59.B142 R4.F59.B124 R4.F59.B110 R4.F59.B96 R4.F59.B82 R4.F59.B54 R4.F59.B40 R4.F59.B26 R4.F59.B12 R4.F59.B247 R4.F59.B233 R4.F59.B219 R4.F59.B205 R4.F59.B177 R4.F59.B163 R4.F59.B149 R4.F59.B135 R4.F59.B117 R4.F59.B103 R4.F59.B89 R4.F59.B75 R4.F59.B47 R4.F59.B33 R4.F59.B19 R4.F59.B5 R4.F58.B254 R4.F58.B240 R4.F58.B226 R4.F58.B212 R4.F58.B184 R4.F58.B170 R4.F58.B156 R4.F58.B142 R4.F58.B124 R4.F58.B110 R4.F58.B96 R4.F58.B82 R4.F58.B54 R4.F58.B40 R4.F58.B26 R4.F58.B12 R4.F58.B247 R4.F58.B233 R4.F58.B219 R4.F58.B205 R4.F58.B177 R4.F58.B163 R4.F58.B149 R4.F58.B135 R4.F58.B117 R4.F58.B103 R4.F58.B89 R4.F58.B75 R4.F58.B47 R4.F58.B33 R4.F58.B19 R4.F58.B5 R4.F57.B254 R4.F57.B240 R4.F57.B226 R4.F57.B212 R4.F57.B184 R4.F57.B170 R4.F57.B156 R4.F57.B142 R4.F57.B124 R4.F57.B110 R4.F57.B96 R4.F57.B82 R4.F57.B54 R4.F57.B40 R4.F57.B26 R4.F57.B12 R4.F57.B247 R4.F57.B233 R4.F57.B219 R4.F57.B205 R4.F57.B177 R4.F57.B163 R4.F57.B149 R4.F57.B135 R4.F57.B117 R4.F57.B103 R4.F57.B89 R4.F57.B75 R4.F57.B47 R4.F57.B33 R4.F57.B19 R4.F57.B5 R4.F56.B254 R4.F56.B240 R4.F56.B226 R4.F56.B212 R4.F56.B184 R4.F56.B170 R4.F56.B156 R4.F56.B142 R4.F56.B124 R4.F56.B110 R4.F56.B96 R4.F56.B82 R4.F56.B54 R4.F56.B40 R4.F56.B26 R4.F56.B12 R4.F56.B247 R4.F56.B233 R4.F56.B219 R4.F56.B205 R4.F56.B177 R4.F56.B163 R4.F56.B149 R4.F56.B135 R4.F56.B117 R4.F56.B103 R4.F56.B89 R4.F56.B75 R4.F56.B47 R4.F56.B33 R4.F56.B19 R4.F56.B5 R4.F59.B255 R4.F59.B241 R4.F59.B227 R4.F59.B213 R4.F59.B185 R4.F59.B171 R4.F59.B157 R4.F59.B143 R4.F59.B125 R4.F59.B111 R4.F59.B97 R4.F59.B83 R4.F59.B55 R4.F59.B41 R4.F59.B27 R4.F59.B13 R4.F59.B248 R4.F59.B234 R4.F59.B220 R4.F59.B206 R4.F59.B178 R4.F59.B164 R4.F59.B150 R4.F59.B136 R4.F59.B118 R4.F59.B104 R4.F59.B90 R4.F59.B76 R4.F59.B48 R4.F59.B34 R4.F59.B20 R4.F59.B6 R4.F58.B255 R4.F58.B241 R4.F58.B227 R4.F58.B213 R4.F58.B185 R4.F58.B171 R4.F58.B157 R4.F58.B143 R4.F58.B125 R4.F58.B111 R4.F58.B97 R4.F58.B83 R4.F58.B55 R4.F58.B41 R4.F58.B27 R4.F58.B13 R4.F58.B248 R4.F58.B234 R4.F58.B220 R4.F58.B206 R4.F58.B178 R4.F58.B164 R4.F58.B150 R4.F58.B136 R4.F58.B118 R4.F58.B104 R4.F58.B90 R4.F58.B76 R4.F58.B48 R4.F58.B34 R4.F58.B20 R4.F58.B6 R4.F57.B255 R4.F57.B241 R4.F57.B227 R4.F57.B213 R4.F57.B185 R4.F57.B171 R4.F57.B157 R4.F57.B143 R4.F57.B125 R4.F57.B111 R4.F57.B97 R4.F57.B83 R4.F57.B55 R4.F57.B41 R4.F57.B27 R4.F57.B13 R4.F57.B248 R4.F57.B234 R4.F57.B220 R4.F57.B206 R4.F57.B178 R4.F57.B164 R4.F57.B150 R4.F57.B136 R4.F57.B118 R4.F57.B104 R4.F57.B90 R4.F57.B76 R4.F57.B48 R4.F57.B34 R4.F57.B20 R4.F57.B6 R4.F56.B255 R4.F56.B241 R4.F56.B227 R4.F56.B213 R4.F56.B185 R4.F56.B171 R4.F56.B157 R4.F56.B143 R4.F56.B125 R4.F56.B111 R4.F56.B97 R4.F56.B83 R4.F56.B55 R4.F56.B41 R4.F56.B27 R4.F56.B13 R4.F56.B248 R4.F56.B234 R4.F56.B220 R4.F56.B206 R4.F56.B178 R4.F56.B164 R4.F56.B150 R4.F56.B136 R4.F56.B118 R4.F56.B104 R4.F56.B90 R4.F56.B76 R4.F56.B48 R4.F56.B34 R4.F56.B20 R4.F56.B6 R4.F55.B249 R4.F55.B235 R4.F55.B221 R4.F55.B207 R4.F55.B179 R4.F55.B165 R4.F55.B151 R4.F55.B137 R4.F55.B119 R4.F55.B105 R4.F55.B91 R4.F55.B77 R4.F55.B49 R4.F55.B35 R4.F55.B21 R4.F55.B7 R4.F55.B242 R4.F55.B228 R4.F55.B214 R4.F55.B200 R4.F55.B172 R4.F55.B158 R4.F55.B144 R4.F55.B130 R4.F55.B112 R4.F55.B98 R4.F55.B84 R4.F55.B70 R4.F55.B42 R4.F55.B28 R4.F55.B14 R4.F55.B0 R4.F54.B249 R4.F54.B235 R4.F54.B221 R4.F54.B207 R4.F54.B179 R4.F54.B165 R4.F54.B151 R4.F54.B137 R4.F54.B119 R4.F54.B105 R4.F54.B91 R4.F54.B77 R4.F54.B49 R4.F54.B35 R4.F54.B21 R4.F54.B7 R4.F54.B242 R4.F54.B228 R4.F54.B214 R4.F54.B200 R4.F54.B172 R4.F54.B158 R4.F54.B144 R4.F54.B130 R4.F54.B112 R4.F54.B98 R4.F54.B84 R4.F54.B70 R4.F54.B42 R4.F54.B28 R4.F54.B14 R4.F54.B0 R4.F53.B249 R4.F53.B235 R4.F53.B221 R4.F53.B207 R4.F53.B179 R4.F53.B165 R4.F53.B151 R4.F53.B137 R4.F53.B119 R4.F53.B105 R4.F53.B91 R4.F53.B77 R4.F53.B49 R4.F53.B35 R4.F53.B21 R4.F53.B7 R4.F53.B242 R4.F53.B228 R4.F53.B214 R4.F53.B200 R4.F53.B172 R4.F53.B158 R4.F53.B144 R4.F53.B130 R4.F53.B112 R4.F53.B98 R4.F53.B84 R4.F53.B70 R4.F53.B42 R4.F53.B28 R4.F53.B14 R4.F53.B0 R4.F52.B249 R4.F52.B235 R4.F52.B221 R4.F52.B207 R4.F52.B179 R4.F52.B165 R4.F52.B151 R4.F52.B137 R4.F52.B119 R4.F52.B105 R4.F52.B91 R4.F52.B77 R4.F52.B49 R4.F52.B35 R4.F52.B21 R4.F52.B7 R4.F52.B242 R4.F52.B228 R4.F52.B214 R4.F52.B200 R4.F52.B172 R4.F52.B158 R4.F52.B144 R4.F52.B130 R4.F52.B112 R4.F52.B98 R4.F52.B84 R4.F52.B70 R4.F52.B42 R4.F52.B28 R4.F52.B14 R4.F52.B0 R4.F55.B250 R4.F55.B236 R4.F55.B222 R4.F55.B208 R4.F55.B180 R4.F55.B166 R4.F55.B152 R4.F55.B138 R4.F55.B120 R4.F55.B106 R4.F55.B92 R4.F55.B78 R4.F55.B50 R4.F55.B36 R4.F55.B22 R4.F55.B8 R4.F55.B243 R4.F55.B229 R4.F55.B215 R4.F55.B201 R4.F55.B173 R4.F55.B159 R4.F55.B145 R4.F55.B131 R4.F55.B113 R4.F55.B99 R4.F55.B85 R4.F55.B71 R4.F55.B43 R4.F55.B29 R4.F55.B15 R4.F55.B1 R4.F54.B250 R4.F54.B236 R4.F54.B222 R4.F54.B208 R4.F54.B180 R4.F54.B166 R4.F54.B152 R4.F54.B138 R4.F54.B120 R4.F54.B106 R4.F54.B92 R4.F54.B78 R4.F54.B50 R4.F54.B36 R4.F54.B22 R4.F54.B8 R4.F54.B243 R4.F54.B229 R4.F54.B215 R4.F54.B201 R4.F54.B173 R4.F54.B159 R4.F54.B145 R4.F54.B131 R4.F54.B113 R4.F54.B99 R4.F54.B85 R4.F54.B71 R4.F54.B43 R4.F54.B29 R4.F54.B15 R4.F54.B1 R4.F53.B250 R4.F53.B236 R4.F53.B222 R4.F53.B208 R4.F53.B180 R4.F53.B166 R4.F53.B152 R4.F53.B138 R4.F53.B120 R4.F53.B106 R4.F53.B92 R4.F53.B78 R4.F53.B50 R4.F53.B36 R4.F53.B22 R4.F53.B8 R4.F53.B243 R4.F53.B229 R4.F53.B215 R4.F53.B201 R4.F53.B173 R4.F53.B159 R4.F53.B145 R4.F53.B131 R4.F53.B113 R4.F53.B99 R4.F53.B85 R4.F53.B71 R4.F53.B43 R4.F53.B29 R4.F53.B15 R4.F53.B1 R4.F52.B250 R4.F52.B236 R4.F52.B222 R4.F52.B208 R4.F52.B180 R4.F52.B166 R4.F52.B152 R4.F52.B138 R4.F52.B120 R4.F52.B106 R4.F52.B92 R4.F52.B78 R4.F52.B50 R4.F52.B36 R4.F52.B22 R4.F52.B8 R4.F52.B243 R4.F52.B229 R4.F52.B215 R4.F52.B201 R4.F52.B173 R4.F52.B159 R4.F52.B145 R4.F52.B131 R4.F52.B113 R4.F52.B99 R4.F52.B85 R4.F52.B71 R4.F52.B43 R4.F52.B29 R4.F52.B15 R4.F52.B1 R4.F55.B251 R4.F55.B237 R4.F55.B223 R4.F55.B209 R4.F55.B181 R4.F55.B167 R4.F55.B153 R4.F55.B139 R4.F55.B121 R4.F55.B107 R4.F55.B93 R4.F55.B79 R4.F55.B51 R4.F55.B37 R4.F55.B23 R4.F55.B9 R4.F55.B244 R4.F55.B230 R4.F55.B216 R4.F55.B202 R4.F55.B174 R4.F55.B160 R4.F55.B146 R4.F55.B132 R4.F55.B114 R4.F55.B100 R4.F55.B86 R4.F55.B72 R4.F55.B44 R4.F55.B30 R4.F55.B16 R4.F55.B2 R4.F54.B251 R4.F54.B237 R4.F54.B223 R4.F54.B209 R4.F54.B181 R4.F54.B167 R4.F54.B153 R4.F54.B139 R4.F54.B121 R4.F54.B107 R4.F54.B93 R4.F54.B79 R4.F54.B51 R4.F54.B37 R4.F54.B23 R4.F54.B9 R4.F54.B244 R4.F54.B230 R4.F54.B216 R4.F54.B202 R4.F54.B174 R4.F54.B160 R4.F54.B146 R4.F54.B132 R4.F54.B114 R4.F54.B100 R4.F54.B86 R4.F54.B72 R4.F54.B44 R4.F54.B30 R4.F54.B16 R4.F54.B2 R4.F53.B251 R4.F53.B237 R4.F53.B223 R4.F53.B209 R4.F53.B181 R4.F53.B167 R4.F53.B153 R4.F53.B139 R4.F53.B121 R4.F53.B107 R4.F53.B93 R4.F53.B79 R4.F53.B51 R4.F53.B37 R4.F53.B23 R4.F53.B9 R4.F53.B244 R4.F53.B230 R4.F53.B216 R4.F53.B202 R4.F53.B174 R4.F53.B160 R4.F53.B146 R4.F53.B132 R4.F53.B114 R4.F53.B100 R4.F53.B86 R4.F53.B72 R4.F53.B44 R4.F53.B30 R4.F53.B16 R4.F53.B2 R4.F52.B251 R4.F52.B237 R4.F52.B223 R4.F52.B209 R4.F52.B181 R4.F52.B167 R4.F52.B153 R4.F52.B139 R4.F52.B121 R4.F52.B107 R4.F52.B93 R4.F52.B79 R4.F52.B51 R4.F52.B37 R4.F52.B23 R4.F52.B9 R4.F52.B244 R4.F52.B230 R4.F52.B216 R4.F52.B202 R4.F52.B174 R4.F52.B160 R4.F52.B146 R4.F52.B132 R4.F52.B114 R4.F52.B100 R4.F52.B86 R4.F52.B72 R4.F52.B44 R4.F52.B30 R4.F52.B16 R4.F52.B2 R4.F55.B252 R4.F55.B238 R4.F55.B224 R4.F55.B210 R4.F55.B182 R4.F55.B168 R4.F55.B154 R4.F55.B140 R4.F55.B122 R4.F55.B108 R4.F55.B94 R4.F55.B80 R4.F55.B52 R4.F55.B38 R4.F55.B24 R4.F55.B10 R4.F55.B245 R4.F55.B231 R4.F55.B217 R4.F55.B203 R4.F55.B175 R4.F55.B161 R4.F55.B147 R4.F55.B133 R4.F55.B115 R4.F55.B101 R4.F55.B87 R4.F55.B73 R4.F55.B45 R4.F55.B31 R4.F55.B17 R4.F55.B3 R4.F54.B252 R4.F54.B238 R4.F54.B224 R4.F54.B210 R4.F54.B182 R4.F54.B168 R4.F54.B154 R4.F54.B140 R4.F54.B122 R4.F54.B108 R4.F54.B94 R4.F54.B80 R4.F54.B52 R4.F54.B38 R4.F54.B24 R4.F54.B10 R4.F54.B245 R4.F54.B231 R4.F54.B217 R4.F54.B203 R4.F54.B175 R4.F54.B161 R4.F54.B147 R4.F54.B133 R4.F54.B115 R4.F54.B101 R4.F54.B87 R4.F54.B73 R4.F54.B45 R4.F54.B31 R4.F54.B17 R4.F54.B3 R4.F53.B252 R4.F53.B238 R4.F53.B224 R4.F53.B210 R4.F53.B182 R4.F53.B168 R4.F53.B154 R4.F53.B140 R4.F53.B122 R4.F53.B108 R4.F53.B94 R4.F53.B80 R4.F53.B52 R4.F53.B38 R4.F53.B24 R4.F53.B10 R4.F53.B245 R4.F53.B231 R4.F53.B217 R4.F53.B203 R4.F53.B175 R4.F53.B161 R4.F53.B147 R4.F53.B133 R4.F53.B115 R4.F53.B101 R4.F53.B87 R4.F53.B73 R4.F53.B45 R4.F53.B31 R4.F53.B17 R4.F53.B3 R4.F52.B252 R4.F52.B238 R4.F52.B224 R4.F52.B210 R4.F52.B182 R4.F52.B168 R4.F52.B154 R4.F52.B140 R4.F52.B122 R4.F52.B108 R4.F52.B94 R4.F52.B80 R4.F52.B52 R4.F52.B38 R4.F52.B24 R4.F52.B10 R4.F52.B245 R4.F52.B231 R4.F52.B217 R4.F52.B203 R4.F52.B175 R4.F52.B161 R4.F52.B147 R4.F52.B133 R4.F52.B115 R4.F52.B101 R4.F52.B87 R4.F52.B73 R4.F52.B45 R4.F52.B31 R4.F52.B17 R4.F52.B3 R4.F55.B253 R4.F55.B239 R4.F55.B225 R4.F55.B211 R4.F55.B183 R4.F55.B169 R4.F55.B155 R4.F55.B141 R4.F55.B123 R4.F55.B109 R4.F55.B95 R4.F55.B81 R4.F55.B53 R4.F55.B39 R4.F55.B25 R4.F55.B11 R4.F55.B246 R4.F55.B232 R4.F55.B218 R4.F55.B204 R4.F55.B176 R4.F55.B162 R4.F55.B148 R4.F55.B134 R4.F55.B116 R4.F55.B102 R4.F55.B88 R4.F55.B74 R4.F55.B46 R4.F55.B32 R4.F55.B18 R4.F55.B4 R4.F54.B253 R4.F54.B239 R4.F54.B225 R4.F54.B211 R4.F54.B183 R4.F54.B169 R4.F54.B155 R4.F54.B141 R4.F54.B123 R4.F54.B109 R4.F54.B95 R4.F54.B81 R4.F54.B53 R4.F54.B39 R4.F54.B25 R4.F54.B11 R4.F54.B246 R4.F54.B232 R4.F54.B218 R4.F54.B204 R4.F54.B176 R4.F54.B162 R4.F54.B148 R4.F54.B134 R4.F54.B116 R4.F54.B102 R4.F54.B88 R4.F54.B74 R4.F54.B46 R4.F54.B32 R4.F54.B18 R4.F54.B4 R4.F53.B253 R4.F53.B239 R4.F53.B225 R4.F53.B211 R4.F53.B183 R4.F53.B169 R4.F53.B155 R4.F53.B141 R4.F53.B123 R4.F53.B109 R4.F53.B95 R4.F53.B81 R4.F53.B53 R4.F53.B39 R4.F53.B25 R4.F53.B11 R4.F53.B246 R4.F53.B232 R4.F53.B218 R4.F53.B204 R4.F53.B176 R4.F53.B162 R4.F53.B148 R4.F53.B134 R4.F53.B116 R4.F53.B102 R4.F53.B88 R4.F53.B74 R4.F53.B46 R4.F53.B32 R4.F53.B18 R4.F53.B4 R4.F52.B253 R4.F52.B239 R4.F52.B225 R4.F52.B211 R4.F52.B183 R4.F52.B169 R4.F52.B155 R4.F52.B141 R4.F52.B123 R4.F52.B109 R4.F52.B95 R4.F52.B81 R4.F52.B53 R4.F52.B39 R4.F52.B25 R4.F52.B11 R4.F52.B246 R4.F52.B232 R4.F52.B218 R4.F52.B204 R4.F52.B176 R4.F52.B162 R4.F52.B148 R4.F52.B134 R4.F52.B116 R4.F52.B102 R4.F52.B88 R4.F52.B74 R4.F52.B46 R4.F52.B32 R4.F52.B18 R4.F52.B4 R4.F55.B254 R4.F55.B240 R4.F55.B226 R4.F55.B212 R4.F55.B184 R4.F55.B170 R4.F55.B156 R4.F55.B142 R4.F55.B124 R4.F55.B110 R4.F55.B96 R4.F55.B82 R4.F55.B54 R4.F55.B40 R4.F55.B26 R4.F55.B12 R4.F55.B247 R4.F55.B233 R4.F55.B219 R4.F55.B205 R4.F55.B177 R4.F55.B163 R4.F55.B149 R4.F55.B135 R4.F55.B117 R4.F55.B103 R4.F55.B89 R4.F55.B75 R4.F55.B47 R4.F55.B33 R4.F55.B19 R4.F55.B5 R4.F54.B254 R4.F54.B240 R4.F54.B226 R4.F54.B212 R4.F54.B184 R4.F54.B170 R4.F54.B156 R4.F54.B142 R4.F54.B124 R4.F54.B110 R4.F54.B96 R4.F54.B82 R4.F54.B54 R4.F54.B40 R4.F54.B26 R4.F54.B12 R4.F54.B247 R4.F54.B233 R4.F54.B219 R4.F54.B205 R4.F54.B177 R4.F54.B163 R4.F54.B149 R4.F54.B135 R4.F54.B117 R4.F54.B103 R4.F54.B89 R4.F54.B75 R4.F54.B47 R4.F54.B33 R4.F54.B19 R4.F54.B5 R4.F53.B254 R4.F53.B240 R4.F53.B226 R4.F53.B212 R4.F53.B184 R4.F53.B170 R4.F53.B156 R4.F53.B142 R4.F53.B124 R4.F53.B110 R4.F53.B96 R4.F53.B82 R4.F53.B54 R4.F53.B40 R4.F53.B26 R4.F53.B12 R4.F53.B247 R4.F53.B233 R4.F53.B219 R4.F53.B205 R4.F53.B177 R4.F53.B163 R4.F53.B149 R4.F53.B135 R4.F53.B117 R4.F53.B103 R4.F53.B89 R4.F53.B75 R4.F53.B47 R4.F53.B33 R4.F53.B19 R4.F53.B5 R4.F52.B254 R4.F52.B240 R4.F52.B226 R4.F52.B212 R4.F52.B184 R4.F52.B170 R4.F52.B156 R4.F52.B142 R4.F52.B124 R4.F52.B110 R4.F52.B96 R4.F52.B82 R4.F52.B54 R4.F52.B40 R4.F52.B26 R4.F52.B12 R4.F52.B247 R4.F52.B233 R4.F52.B219 R4.F52.B205 R4.F52.B177 R4.F52.B163 R4.F52.B149 R4.F52.B135 R4.F52.B117 R4.F52.B103 R4.F52.B89 R4.F52.B75 R4.F52.B47 R4.F52.B33 R4.F52.B19 R4.F52.B5 R4.F55.B255 R4.F55.B241 R4.F55.B227 R4.F55.B213 R4.F55.B185 R4.F55.B171 R4.F55.B157 R4.F55.B143 R4.F55.B125 R4.F55.B111 R4.F55.B97 R4.F55.B83 R4.F55.B55 R4.F55.B41 R4.F55.B27 R4.F55.B13 R4.F55.B248 R4.F55.B234 R4.F55.B220 R4.F55.B206 R4.F55.B178 R4.F55.B164 R4.F55.B150 R4.F55.B136 R4.F55.B118 R4.F55.B104 R4.F55.B90 R4.F55.B76 R4.F55.B48 R4.F55.B34 R4.F55.B20 R4.F55.B6 R4.F54.B255 R4.F54.B241 R4.F54.B227 R4.F54.B213 R4.F54.B185 R4.F54.B171 R4.F54.B157 R4.F54.B143 R4.F54.B125 R4.F54.B111 R4.F54.B97 R4.F54.B83 R4.F54.B55 R4.F54.B41 R4.F54.B27 R4.F54.B13 R4.F54.B248 R4.F54.B234 R4.F54.B220 R4.F54.B206 R4.F54.B178 R4.F54.B164 R4.F54.B150 R4.F54.B136 R4.F54.B118 R4.F54.B104 R4.F54.B90 R4.F54.B76 R4.F54.B48 R4.F54.B34 R4.F54.B20 R4.F54.B6 R4.F53.B255 R4.F53.B241 R4.F53.B227 R4.F53.B213 R4.F53.B185 R4.F53.B171 R4.F53.B157 R4.F53.B143 R4.F53.B125 R4.F53.B111 R4.F53.B97 R4.F53.B83 R4.F53.B55 R4.F53.B41 R4.F53.B27 R4.F53.B13 R4.F53.B248 R4.F53.B234 R4.F53.B220 R4.F53.B206 R4.F53.B178 R4.F53.B164 R4.F53.B150 R4.F53.B136 R4.F53.B118 R4.F53.B104 R4.F53.B90 R4.F53.B76 R4.F53.B48 R4.F53.B34 R4.F53.B20 R4.F53.B6 R4.F52.B255 R4.F52.B241 R4.F52.B227 R4.F52.B213 R4.F52.B185 R4.F52.B171 R4.F52.B157 R4.F52.B143 R4.F52.B125 R4.F52.B111 R4.F52.B97 R4.F52.B83 R4.F52.B55 R4.F52.B41 R4.F52.B27 R4.F52.B13 R4.F52.B248 R4.F52.B234 R4.F52.B220 R4.F52.B206 R4.F52.B178 R4.F52.B164 R4.F52.B150 R4.F52.B136 R4.F52.B118 R4.F52.B104 R4.F52.B90 R4.F52.B76 R4.F52.B48 R4.F52.B34 R4.F52.B20 R4.F52.B6 R4.F51.B249 R4.F51.B235 R4.F51.B221 R4.F51.B207 R4.F51.B179 R4.F51.B165 R4.F51.B151 R4.F51.B137 R4.F51.B119 R4.F51.B105 R4.F51.B91 R4.F51.B77 R4.F51.B49 R4.F51.B35 R4.F51.B21 R4.F51.B7 R4.F51.B242 R4.F51.B228 R4.F51.B214 R4.F51.B200 R4.F51.B172 R4.F51.B158 R4.F51.B144 R4.F51.B130 R4.F51.B112 R4.F51.B98 R4.F51.B84 R4.F51.B70 R4.F51.B42 R4.F51.B28 R4.F51.B14 R4.F51.B0 R4.F50.B249 R4.F50.B235 R4.F50.B221 R4.F50.B207 R4.F50.B179 R4.F50.B165 R4.F50.B151 R4.F50.B137 R4.F50.B119 R4.F50.B105 R4.F50.B91 R4.F50.B77 R4.F50.B49 R4.F50.B35 R4.F50.B21 R4.F50.B7 R4.F50.B242 R4.F50.B228 R4.F50.B214 R4.F50.B200 R4.F50.B172 R4.F50.B158 R4.F50.B144 R4.F50.B130 R4.F50.B112 R4.F50.B98 R4.F50.B84 R4.F50.B70 R4.F50.B42 R4.F50.B28 R4.F50.B14 R4.F50.B0 R4.F49.B249 R4.F49.B235 R4.F49.B221 R4.F49.B207 R4.F49.B179 R4.F49.B165 R4.F49.B151 R4.F49.B137 R4.F49.B119 R4.F49.B105 R4.F49.B91 R4.F49.B77 R4.F49.B49 R4.F49.B35 R4.F49.B21 R4.F49.B7 R4.F49.B242 R4.F49.B228 R4.F49.B214 R4.F49.B200 R4.F49.B172 R4.F49.B158 R4.F49.B144 R4.F49.B130 R4.F49.B112 R4.F49.B98 R4.F49.B84 R4.F49.B70 R4.F49.B42 R4.F49.B28 R4.F49.B14 R4.F49.B0 R4.F48.B249 R4.F48.B235 R4.F48.B221 R4.F48.B207 R4.F48.B179 R4.F48.B165 R4.F48.B151 R4.F48.B137 R4.F48.B119 R4.F48.B105 R4.F48.B91 R4.F48.B77 R4.F48.B49 R4.F48.B35 R4.F48.B21 R4.F48.B7 R4.F48.B242 R4.F48.B228 R4.F48.B214 R4.F48.B200 R4.F48.B172 R4.F48.B158 R4.F48.B144 R4.F48.B130 R4.F48.B112 R4.F48.B98 R4.F48.B84 R4.F48.B70 R4.F48.B42 R4.F48.B28 R4.F48.B14 R4.F48.B0 R4.F51.B250 R4.F51.B236 R4.F51.B222 R4.F51.B208 R4.F51.B180 R4.F51.B166 R4.F51.B152 R4.F51.B138 R4.F51.B120 R4.F51.B106 R4.F51.B92 R4.F51.B78 R4.F51.B50 R4.F51.B36 R4.F51.B22 R4.F51.B8 R4.F51.B243 R4.F51.B229 R4.F51.B215 R4.F51.B201 R4.F51.B173 R4.F51.B159 R4.F51.B145 R4.F51.B131 R4.F51.B113 R4.F51.B99 R4.F51.B85 R4.F51.B71 R4.F51.B43 R4.F51.B29 R4.F51.B15 R4.F51.B1 R4.F50.B250 R4.F50.B236 R4.F50.B222 R4.F50.B208 R4.F50.B180 R4.F50.B166 R4.F50.B152 R4.F50.B138 R4.F50.B120 R4.F50.B106 R4.F50.B92 R4.F50.B78 R4.F50.B50 R4.F50.B36 R4.F50.B22 R4.F50.B8 R4.F50.B243 R4.F50.B229 R4.F50.B215 R4.F50.B201 R4.F50.B173 R4.F50.B159 R4.F50.B145 R4.F50.B131 R4.F50.B113 R4.F50.B99 R4.F50.B85 R4.F50.B71 R4.F50.B43 R4.F50.B29 R4.F50.B15 R4.F50.B1 R4.F49.B250 R4.F49.B236 R4.F49.B222 R4.F49.B208 R4.F49.B180 R4.F49.B166 R4.F49.B152 R4.F49.B138 R4.F49.B120 R4.F49.B106 R4.F49.B92 R4.F49.B78 R4.F49.B50 R4.F49.B36 R4.F49.B22 R4.F49.B8 R4.F49.B243 R4.F49.B229 R4.F49.B215 R4.F49.B201 R4.F49.B173 R4.F49.B159 R4.F49.B145 R4.F49.B131 R4.F49.B113 R4.F49.B99 R4.F49.B85 R4.F49.B71 R4.F49.B43 R4.F49.B29 R4.F49.B15 R4.F49.B1 R4.F48.B250 R4.F48.B236 R4.F48.B222 R4.F48.B208 R4.F48.B180 R4.F48.B166 R4.F48.B152 R4.F48.B138 R4.F48.B120 R4.F48.B106 R4.F48.B92 R4.F48.B78 R4.F48.B50 R4.F48.B36 R4.F48.B22 R4.F48.B8 R4.F48.B243 R4.F48.B229 R4.F48.B215 R4.F48.B201 R4.F48.B173 R4.F48.B159 R4.F48.B145 R4.F48.B131 R4.F48.B113 R4.F48.B99 R4.F48.B85 R4.F48.B71 R4.F48.B43 R4.F48.B29 R4.F48.B15 R4.F48.B1 R4.F51.B251 R4.F51.B237 R4.F51.B223 R4.F51.B209 R4.F51.B181 R4.F51.B167 R4.F51.B153 R4.F51.B139 R4.F51.B121 R4.F51.B107 R4.F51.B93 R4.F51.B79 R4.F51.B51 R4.F51.B37 R4.F51.B23 R4.F51.B9 R4.F51.B244 R4.F51.B230 R4.F51.B216 R4.F51.B202 R4.F51.B174 R4.F51.B160 R4.F51.B146 R4.F51.B132 R4.F51.B114 R4.F51.B100 R4.F51.B86 R4.F51.B72 R4.F51.B44 R4.F51.B30 R4.F51.B16 R4.F51.B2 R4.F50.B251 R4.F50.B237 R4.F50.B223 R4.F50.B209 R4.F50.B181 R4.F50.B167 R4.F50.B153 R4.F50.B139 R4.F50.B121 R4.F50.B107 R4.F50.B93 R4.F50.B79 R4.F50.B51 R4.F50.B37 R4.F50.B23 R4.F50.B9 R4.F50.B244 R4.F50.B230 R4.F50.B216 R4.F50.B202 R4.F50.B174 R4.F50.B160 R4.F50.B146 R4.F50.B132 R4.F50.B114 R4.F50.B100 R4.F50.B86 R4.F50.B72 R4.F50.B44 R4.F50.B30 R4.F50.B16 R4.F50.B2 R4.F49.B251 R4.F49.B237 R4.F49.B223 R4.F49.B209 R4.F49.B181 R4.F49.B167 R4.F49.B153 R4.F49.B139 R4.F49.B121 R4.F49.B107 R4.F49.B93 R4.F49.B79 R4.F49.B51 R4.F49.B37 R4.F49.B23 R4.F49.B9 R4.F49.B244 R4.F49.B230 R4.F49.B216 R4.F49.B202 R4.F49.B174 R4.F49.B160 R4.F49.B146 R4.F49.B132 R4.F49.B114 R4.F49.B100 R4.F49.B86 R4.F49.B72 R4.F49.B44 R4.F49.B30 R4.F49.B16 R4.F49.B2 R4.F48.B251 R4.F48.B237 R4.F48.B223 R4.F48.B209 R4.F48.B181 R4.F48.B167 R4.F48.B153 R4.F48.B139 R4.F48.B121 R4.F48.B107 R4.F48.B93 R4.F48.B79 R4.F48.B51 R4.F48.B37 R4.F48.B23 R4.F48.B9 R4.F48.B244 R4.F48.B230 R4.F48.B216 R4.F48.B202 R4.F48.B174 R4.F48.B160 R4.F48.B146 R4.F48.B132 R4.F48.B114 R4.F48.B100 R4.F48.B86 R4.F48.B72 R4.F48.B44 R4.F48.B30 R4.F48.B16 R4.F48.B2 R4.F51.B252 R4.F51.B238 R4.F51.B224 R4.F51.B210 R4.F51.B182 R4.F51.B168 R4.F51.B154 R4.F51.B140 R4.F51.B122 R4.F51.B108 R4.F51.B94 R4.F51.B80 R4.F51.B52 R4.F51.B38 R4.F51.B24 R4.F51.B10 R4.F51.B245 R4.F51.B231 R4.F51.B217 R4.F51.B203 R4.F51.B175 R4.F51.B161 R4.F51.B147 R4.F51.B133 R4.F51.B115 R4.F51.B101 R4.F51.B87 R4.F51.B73 R4.F51.B45 R4.F51.B31 R4.F51.B17 R4.F51.B3 R4.F50.B252 R4.F50.B238 R4.F50.B224 R4.F50.B210 R4.F50.B182 R4.F50.B168 R4.F50.B154 R4.F50.B140 R4.F50.B122 R4.F50.B108 R4.F50.B94 R4.F50.B80 R4.F50.B52 R4.F50.B38 R4.F50.B24 R4.F50.B10 R4.F50.B245 R4.F50.B231 R4.F50.B217 R4.F50.B203 R4.F50.B175 R4.F50.B161 R4.F50.B147 R4.F50.B133 R4.F50.B115 R4.F50.B101 R4.F50.B87 R4.F50.B73 R4.F50.B45 R4.F50.B31 R4.F50.B17 R4.F50.B3 R4.F49.B252 R4.F49.B238 R4.F49.B224 R4.F49.B210 R4.F49.B182 R4.F49.B168 R4.F49.B154 R4.F49.B140 R4.F49.B122 R4.F49.B108 R4.F49.B94 R4.F49.B80 R4.F49.B52 R4.F49.B38 R4.F49.B24 R4.F49.B10 R4.F49.B245 R4.F49.B231 R4.F49.B217 R4.F49.B203 R4.F49.B175 R4.F49.B161 R4.F49.B147 R4.F49.B133 R4.F49.B115 R4.F49.B101 R4.F49.B87 R4.F49.B73 R4.F49.B45 R4.F49.B31 R4.F49.B17 R4.F49.B3 R4.F48.B252 R4.F48.B238 R4.F48.B224 R4.F48.B210 R4.F48.B182 R4.F48.B168 R4.F48.B154 R4.F48.B140 R4.F48.B122 R4.F48.B108 R4.F48.B94 R4.F48.B80 R4.F48.B52 R4.F48.B38 R4.F48.B24 R4.F48.B10 R4.F48.B245 R4.F48.B231 R4.F48.B217 R4.F48.B203 R4.F48.B175 R4.F48.B161 R4.F48.B147 R4.F48.B133 R4.F48.B115 R4.F48.B101 R4.F48.B87 R4.F48.B73 R4.F48.B45 R4.F48.B31 R4.F48.B17 R4.F48.B3 R4.F51.B253 R4.F51.B239 R4.F51.B225 R4.F51.B211 R4.F51.B183 R4.F51.B169 R4.F51.B155 R4.F51.B141 R4.F51.B123 R4.F51.B109 R4.F51.B95 R4.F51.B81 R4.F51.B53 R4.F51.B39 R4.F51.B25 R4.F51.B11 R4.F51.B246 R4.F51.B232 R4.F51.B218 R4.F51.B204 R4.F51.B176 R4.F51.B162 R4.F51.B148 R4.F51.B134 R4.F51.B116 R4.F51.B102 R4.F51.B88 R4.F51.B74 R4.F51.B46 R4.F51.B32 R4.F51.B18 R4.F51.B4 R4.F50.B253 R4.F50.B239 R4.F50.B225 R4.F50.B211 R4.F50.B183 R4.F50.B169 R4.F50.B155 R4.F50.B141 R4.F50.B123 R4.F50.B109 R4.F50.B95 R4.F50.B81 R4.F50.B53 R4.F50.B39 R4.F50.B25 R4.F50.B11 R4.F50.B246 R4.F50.B232 R4.F50.B218 R4.F50.B204 R4.F50.B176 R4.F50.B162 R4.F50.B148 R4.F50.B134 R4.F50.B116 R4.F50.B102 R4.F50.B88 R4.F50.B74 R4.F50.B46 R4.F50.B32 R4.F50.B18 R4.F50.B4 R4.F49.B253 R4.F49.B239 R4.F49.B225 R4.F49.B211 R4.F49.B183 R4.F49.B169 R4.F49.B155 R4.F49.B141 R4.F49.B123 R4.F49.B109 R4.F49.B95 R4.F49.B81 R4.F49.B53 R4.F49.B39 R4.F49.B25 R4.F49.B11 R4.F49.B246 R4.F49.B232 R4.F49.B218 R4.F49.B204 R4.F49.B176 R4.F49.B162 R4.F49.B148 R4.F49.B134 R4.F49.B116 R4.F49.B102 R4.F49.B88 R4.F49.B74 R4.F49.B46 R4.F49.B32 R4.F49.B18 R4.F49.B4 R4.F48.B253 R4.F48.B239 R4.F48.B225 R4.F48.B211 R4.F48.B183 R4.F48.B169 R4.F48.B155 R4.F48.B141 R4.F48.B123 R4.F48.B109 R4.F48.B95 R4.F48.B81 R4.F48.B53 R4.F48.B39 R4.F48.B25 R4.F48.B11 R4.F48.B246 R4.F48.B232 R4.F48.B218 R4.F48.B204 R4.F48.B176 R4.F48.B162 R4.F48.B148 R4.F48.B134 R4.F48.B116 R4.F48.B102 R4.F48.B88 R4.F48.B74 R4.F48.B46 R4.F48.B32 R4.F48.B18 R4.F48.B4 R4.F51.B254 R4.F51.B240 R4.F51.B226 R4.F51.B212 R4.F51.B184 R4.F51.B170 R4.F51.B156 R4.F51.B142 R4.F51.B124 R4.F51.B110 R4.F51.B96 R4.F51.B82 R4.F51.B54 R4.F51.B40 R4.F51.B26 R4.F51.B12 R4.F51.B247 R4.F51.B233 R4.F51.B219 R4.F51.B205 R4.F51.B177 R4.F51.B163 R4.F51.B149 R4.F51.B135 R4.F51.B117 R4.F51.B103 R4.F51.B89 R4.F51.B75 R4.F51.B47 R4.F51.B33 R4.F51.B19 R4.F51.B5 R4.F50.B254 R4.F50.B240 R4.F50.B226 R4.F50.B212 R4.F50.B184 R4.F50.B170 R4.F50.B156 R4.F50.B142 R4.F50.B124 R4.F50.B110 R4.F50.B96 R4.F50.B82 R4.F50.B54 R4.F50.B40 R4.F50.B26 R4.F50.B12 R4.F50.B247 R4.F50.B233 R4.F50.B219 R4.F50.B205 R4.F50.B177 R4.F50.B163 R4.F50.B149 R4.F50.B135 R4.F50.B117 R4.F50.B103 R4.F50.B89 R4.F50.B75 R4.F50.B47 R4.F50.B33 R4.F50.B19 R4.F50.B5 R4.F49.B254 R4.F49.B240 R4.F49.B226 R4.F49.B212 R4.F49.B184 R4.F49.B170 R4.F49.B156 R4.F49.B142 R4.F49.B124 R4.F49.B110 R4.F49.B96 R4.F49.B82 R4.F49.B54 R4.F49.B40 R4.F49.B26 R4.F49.B12 R4.F49.B247 R4.F49.B233 R4.F49.B219 R4.F49.B205 R4.F49.B177 R4.F49.B163 R4.F49.B149 R4.F49.B135 R4.F49.B117 R4.F49.B103 R4.F49.B89 R4.F49.B75 R4.F49.B47 R4.F49.B33 R4.F49.B19 R4.F49.B5 R4.F48.B254 R4.F48.B240 R4.F48.B226 R4.F48.B212 R4.F48.B184 R4.F48.B170 R4.F48.B156 R4.F48.B142 R4.F48.B124 R4.F48.B110 R4.F48.B96 R4.F48.B82 R4.F48.B54 R4.F48.B40 R4.F48.B26 R4.F48.B12 R4.F48.B247 R4.F48.B233 R4.F48.B219 R4.F48.B205 R4.F48.B177 R4.F48.B163 R4.F48.B149 R4.F48.B135 R4.F48.B117 R4.F48.B103 R4.F48.B89 R4.F48.B75 R4.F48.B47 R4.F48.B33 R4.F48.B19 R4.F48.B5 R4.F51.B255 R4.F51.B241 R4.F51.B227 R4.F51.B213 R4.F51.B185 R4.F51.B171 R4.F51.B157 R4.F51.B143 R4.F51.B125 R4.F51.B111 R4.F51.B97 R4.F51.B83 R4.F51.B55 R4.F51.B41 R4.F51.B27 R4.F51.B13 R4.F51.B248 R4.F51.B234 R4.F51.B220 R4.F51.B206 R4.F51.B178 R4.F51.B164 R4.F51.B150 R4.F51.B136 R4.F51.B118 R4.F51.B104 R4.F51.B90 R4.F51.B76 R4.F51.B48 R4.F51.B34 R4.F51.B20 R4.F51.B6 R4.F50.B255 R4.F50.B241 R4.F50.B227 R4.F50.B213 R4.F50.B185 R4.F50.B171 R4.F50.B157 R4.F50.B143 R4.F50.B125 R4.F50.B111 R4.F50.B97 R4.F50.B83 R4.F50.B55 R4.F50.B41 R4.F50.B27 R4.F50.B13 R4.F50.B248 R4.F50.B234 R4.F50.B220 R4.F50.B206 R4.F50.B178 R4.F50.B164 R4.F50.B150 R4.F50.B136 R4.F50.B118 R4.F50.B104 R4.F50.B90 R4.F50.B76 R4.F50.B48 R4.F50.B34 R4.F50.B20 R4.F50.B6 R4.F49.B255 R4.F49.B241 R4.F49.B227 R4.F49.B213 R4.F49.B185 R4.F49.B171 R4.F49.B157 R4.F49.B143 R4.F49.B125 R4.F49.B111 R4.F49.B97 R4.F49.B83 R4.F49.B55 R4.F49.B41 R4.F49.B27 R4.F49.B13 R4.F49.B248 R4.F49.B234 R4.F49.B220 R4.F49.B206 R4.F49.B178 R4.F49.B164 R4.F49.B150 R4.F49.B136 R4.F49.B118 R4.F49.B104 R4.F49.B90 R4.F49.B76 R4.F49.B48 R4.F49.B34 R4.F49.B20 R4.F49.B6 R4.F48.B255 R4.F48.B241 R4.F48.B227 R4.F48.B213 R4.F48.B185 R4.F48.B171 R4.F48.B157 R4.F48.B143 R4.F48.B125 R4.F48.B111 R4.F48.B97 R4.F48.B83 R4.F48.B55 R4.F48.B41 R4.F48.B27 R4.F48.B13 R4.F48.B248 R4.F48.B234 R4.F48.B220 R4.F48.B206 R4.F48.B178 R4.F48.B164 R4.F48.B150 R4.F48.B136 R4.F48.B118 R4.F48.B104 R4.F48.B90 R4.F48.B76 R4.F48.B48 R4.F48.B34 R4.F48.B20 R4.F48.B6 R4.F47.B249 R4.F47.B235 R4.F47.B221 R4.F47.B207 R4.F47.B179 R4.F47.B165 R4.F47.B151 R4.F47.B137 R4.F47.B119 R4.F47.B105 R4.F47.B91 R4.F47.B77 R4.F47.B49 R4.F47.B35 R4.F47.B21 R4.F47.B7 R4.F47.B242 R4.F47.B228 R4.F47.B214 R4.F47.B200 R4.F47.B172 R4.F47.B158 R4.F47.B144 R4.F47.B130 R4.F47.B112 R4.F47.B98 R4.F47.B84 R4.F47.B70 R4.F47.B42 R4.F47.B28 R4.F47.B14 R4.F47.B0 R4.F46.B249 R4.F46.B235 R4.F46.B221 R4.F46.B207 R4.F46.B179 R4.F46.B165 R4.F46.B151 R4.F46.B137 R4.F46.B119 R4.F46.B105 R4.F46.B91 R4.F46.B77 R4.F46.B49 R4.F46.B35 R4.F46.B21 R4.F46.B7 R4.F46.B242 R4.F46.B228 R4.F46.B214 R4.F46.B200 R4.F46.B172 R4.F46.B158 R4.F46.B144 R4.F46.B130 R4.F46.B112 R4.F46.B98 R4.F46.B84 R4.F46.B70 R4.F46.B42 R4.F46.B28 R4.F46.B14 R4.F46.B0 R4.F45.B249 R4.F45.B235 R4.F45.B221 R4.F45.B207 R4.F45.B179 R4.F45.B165 R4.F45.B151 R4.F45.B137 R4.F45.B119 R4.F45.B105 R4.F45.B91 R4.F45.B77 R4.F45.B49 R4.F45.B35 R4.F45.B21 R4.F45.B7 R4.F45.B242 R4.F45.B228 R4.F45.B214 R4.F45.B200 R4.F45.B172 R4.F45.B158 R4.F45.B144 R4.F45.B130 R4.F45.B112 R4.F45.B98 R4.F45.B84 R4.F45.B70 R4.F45.B42 R4.F45.B28 R4.F45.B14 R4.F45.B0 R4.F44.B249 R4.F44.B235 R4.F44.B221 R4.F44.B207 R4.F44.B179 R4.F44.B165 R4.F44.B151 R4.F44.B137 R4.F44.B119 R4.F44.B105 R4.F44.B91 R4.F44.B77 R4.F44.B49 R4.F44.B35 R4.F44.B21 R4.F44.B7 R4.F44.B242 R4.F44.B228 R4.F44.B214 R4.F44.B200 R4.F44.B172 R4.F44.B158 R4.F44.B144 R4.F44.B130 R4.F44.B112 R4.F44.B98 R4.F44.B84 R4.F44.B70 R4.F44.B42 R4.F44.B28 R4.F44.B14 R4.F44.B0 R4.F47.B250 R4.F47.B236 R4.F47.B222 R4.F47.B208 R4.F47.B180 R4.F47.B166 R4.F47.B152 R4.F47.B138 R4.F47.B120 R4.F47.B106 R4.F47.B92 R4.F47.B78 R4.F47.B50 R4.F47.B36 R4.F47.B22 R4.F47.B8 R4.F47.B243 R4.F47.B229 R4.F47.B215 R4.F47.B201 R4.F47.B173 R4.F47.B159 R4.F47.B145 R4.F47.B131 R4.F47.B113 R4.F47.B99 R4.F47.B85 R4.F47.B71 R4.F47.B43 R4.F47.B29 R4.F47.B15 R4.F47.B1 R4.F46.B250 R4.F46.B236 R4.F46.B222 R4.F46.B208 R4.F46.B180 R4.F46.B166 R4.F46.B152 R4.F46.B138 R4.F46.B120 R4.F46.B106 R4.F46.B92 R4.F46.B78 R4.F46.B50 R4.F46.B36 R4.F46.B22 R4.F46.B8 R4.F46.B243 R4.F46.B229 R4.F46.B215 R4.F46.B201 R4.F46.B173 R4.F46.B159 R4.F46.B145 R4.F46.B131 R4.F46.B113 R4.F46.B99 R4.F46.B85 R4.F46.B71 R4.F46.B43 R4.F46.B29 R4.F46.B15 R4.F46.B1 R4.F45.B250 R4.F45.B236 R4.F45.B222 R4.F45.B208 R4.F45.B180 R4.F45.B166 R4.F45.B152 R4.F45.B138 R4.F45.B120 R4.F45.B106 R4.F45.B92 R4.F45.B78 R4.F45.B50 R4.F45.B36 R4.F45.B22 R4.F45.B8 R4.F45.B243 R4.F45.B229 R4.F45.B215 R4.F45.B201 R4.F45.B173 R4.F45.B159 R4.F45.B145 R4.F45.B131 R4.F45.B113 R4.F45.B99 R4.F45.B85 R4.F45.B71 R4.F45.B43 R4.F45.B29 R4.F45.B15 R4.F45.B1 R4.F44.B250 R4.F44.B236 R4.F44.B222 R4.F44.B208 R4.F44.B180 R4.F44.B166 R4.F44.B152 R4.F44.B138 R4.F44.B120 R4.F44.B106 R4.F44.B92 R4.F44.B78 R4.F44.B50 R4.F44.B36 R4.F44.B22 R4.F44.B8 R4.F44.B243 R4.F44.B229 R4.F44.B215 R4.F44.B201 R4.F44.B173 R4.F44.B159 R4.F44.B145 R4.F44.B131 R4.F44.B113 R4.F44.B99 R4.F44.B85 R4.F44.B71 R4.F44.B43 R4.F44.B29 R4.F44.B15 R4.F44.B1 R4.F47.B251 R4.F47.B237 R4.F47.B223 R4.F47.B209 R4.F47.B181 R4.F47.B167 R4.F47.B153 R4.F47.B139 R4.F47.B121 R4.F47.B107 R4.F47.B93 R4.F47.B79 R4.F47.B51 R4.F47.B37 R4.F47.B23 R4.F47.B9 R4.F47.B244 R4.F47.B230 R4.F47.B216 R4.F47.B202 R4.F47.B174 R4.F47.B160 R4.F47.B146 R4.F47.B132 R4.F47.B114 R4.F47.B100 R4.F47.B86 R4.F47.B72 R4.F47.B44 R4.F47.B30 R4.F47.B16 R4.F47.B2 R4.F46.B251 R4.F46.B237 R4.F46.B223 R4.F46.B209 R4.F46.B181 R4.F46.B167 R4.F46.B153 R4.F46.B139 R4.F46.B121 R4.F46.B107 R4.F46.B93 R4.F46.B79 R4.F46.B51 R4.F46.B37 R4.F46.B23 R4.F46.B9 R4.F46.B244 R4.F46.B230 R4.F46.B216 R4.F46.B202 R4.F46.B174 R4.F46.B160 R4.F46.B146 R4.F46.B132 R4.F46.B114 R4.F46.B100 R4.F46.B86 R4.F46.B72 R4.F46.B44 R4.F46.B30 R4.F46.B16 R4.F46.B2 R4.F45.B251 R4.F45.B237 R4.F45.B223 R4.F45.B209 R4.F45.B181 R4.F45.B167 R4.F45.B153 R4.F45.B139 R4.F45.B121 R4.F45.B107 R4.F45.B93 R4.F45.B79 R4.F45.B51 R4.F45.B37 R4.F45.B23 R4.F45.B9 R4.F45.B244 R4.F45.B230 R4.F45.B216 R4.F45.B202 R4.F45.B174 R4.F45.B160 R4.F45.B146 R4.F45.B132 R4.F45.B114 R4.F45.B100 R4.F45.B86 R4.F45.B72 R4.F45.B44 R4.F45.B30 R4.F45.B16 R4.F45.B2 R4.F44.B251 R4.F44.B237 R4.F44.B223 R4.F44.B209 R4.F44.B181 R4.F44.B167 R4.F44.B153 R4.F44.B139 R4.F44.B121 R4.F44.B107 R4.F44.B93 R4.F44.B79 R4.F44.B51 R4.F44.B37 R4.F44.B23 R4.F44.B9 R4.F44.B244 R4.F44.B230 R4.F44.B216 R4.F44.B202 R4.F44.B174 R4.F44.B160 R4.F44.B146 R4.F44.B132 R4.F44.B114 R4.F44.B100 R4.F44.B86 R4.F44.B72 R4.F44.B44 R4.F44.B30 R4.F44.B16 R4.F44.B2 R4.F47.B252 R4.F47.B238 R4.F47.B224 R4.F47.B210 R4.F47.B182 R4.F47.B168 R4.F47.B154 R4.F47.B140 R4.F47.B122 R4.F47.B108 R4.F47.B94 R4.F47.B80 R4.F47.B52 R4.F47.B38 R4.F47.B24 R4.F47.B10 R4.F47.B245 R4.F47.B231 R4.F47.B217 R4.F47.B203 R4.F47.B175 R4.F47.B161 R4.F47.B147 R4.F47.B133 R4.F47.B115 R4.F47.B101 R4.F47.B87 R4.F47.B73 R4.F47.B45 R4.F47.B31 R4.F47.B17 R4.F47.B3 R4.F46.B252 R4.F46.B238 R4.F46.B224 R4.F46.B210 R4.F46.B182 R4.F46.B168 R4.F46.B154 R4.F46.B140 R4.F46.B122 R4.F46.B108 R4.F46.B94 R4.F46.B80 R4.F46.B52 R4.F46.B38 R4.F46.B24 R4.F46.B10 R4.F46.B245 R4.F46.B231 R4.F46.B217 R4.F46.B203 R4.F46.B175 R4.F46.B161 R4.F46.B147 R4.F46.B133 R4.F46.B115 R4.F46.B101 R4.F46.B87 R4.F46.B73 R4.F46.B45 R4.F46.B31 R4.F46.B17 R4.F46.B3 R4.F45.B252 R4.F45.B238 R4.F45.B224 R4.F45.B210 R4.F45.B182 R4.F45.B168 R4.F45.B154 R4.F45.B140 R4.F45.B122 R4.F45.B108 R4.F45.B94 R4.F45.B80 R4.F45.B52 R4.F45.B38 R4.F45.B24 R4.F45.B10 R4.F45.B245 R4.F45.B231 R4.F45.B217 R4.F45.B203 R4.F45.B175 R4.F45.B161 R4.F45.B147 R4.F45.B133 R4.F45.B115 R4.F45.B101 R4.F45.B87 R4.F45.B73 R4.F45.B45 R4.F45.B31 R4.F45.B17 R4.F45.B3 R4.F44.B252 R4.F44.B238 R4.F44.B224 R4.F44.B210 R4.F44.B182 R4.F44.B168 R4.F44.B154 R4.F44.B140 R4.F44.B122 R4.F44.B108 R4.F44.B94 R4.F44.B80 R4.F44.B52 R4.F44.B38 R4.F44.B24 R4.F44.B10 R4.F44.B245 R4.F44.B231 R4.F44.B217 R4.F44.B203 R4.F44.B175 R4.F44.B161 R4.F44.B147 R4.F44.B133 R4.F44.B115 R4.F44.B101 R4.F44.B87 R4.F44.B73 R4.F44.B45 R4.F44.B31 R4.F44.B17 R4.F44.B3 R4.F47.B253 R4.F47.B239 R4.F47.B225 R4.F47.B211 R4.F47.B183 R4.F47.B169 R4.F47.B155 R4.F47.B141 R4.F47.B123 R4.F47.B109 R4.F47.B95 R4.F47.B81 R4.F47.B53 R4.F47.B39 R4.F47.B25 R4.F47.B11 R4.F47.B246 R4.F47.B232 R4.F47.B218 R4.F47.B204 R4.F47.B176 R4.F47.B162 R4.F47.B148 R4.F47.B134 R4.F47.B116 R4.F47.B102 R4.F47.B88 R4.F47.B74 R4.F47.B46 R4.F47.B32 R4.F47.B18 R4.F47.B4 R4.F46.B253 R4.F46.B239 R4.F46.B225 R4.F46.B211 R4.F46.B183 R4.F46.B169 R4.F46.B155 R4.F46.B141 R4.F46.B123 R4.F46.B109 R4.F46.B95 R4.F46.B81 R4.F46.B53 R4.F46.B39 R4.F46.B25 R4.F46.B11 R4.F46.B246 R4.F46.B232 R4.F46.B218 R4.F46.B204 R4.F46.B176 R4.F46.B162 R4.F46.B148 R4.F46.B134 R4.F46.B116 R4.F46.B102 R4.F46.B88 R4.F46.B74 R4.F46.B46 R4.F46.B32 R4.F46.B18 R4.F46.B4 R4.F45.B253 R4.F45.B239 R4.F45.B225 R4.F45.B211 R4.F45.B183 R4.F45.B169 R4.F45.B155 R4.F45.B141 R4.F45.B123 R4.F45.B109 R4.F45.B95 R4.F45.B81 R4.F45.B53 R4.F45.B39 R4.F45.B25 R4.F45.B11 R4.F45.B246 R4.F45.B232 R4.F45.B218 R4.F45.B204 R4.F45.B176 R4.F45.B162 R4.F45.B148 R4.F45.B134 R4.F45.B116 R4.F45.B102 R4.F45.B88 R4.F45.B74 R4.F45.B46 R4.F45.B32 R4.F45.B18 R4.F45.B4 R4.F44.B253 R4.F44.B239 R4.F44.B225 R4.F44.B211 R4.F44.B183 R4.F44.B169 R4.F44.B155 R4.F44.B141 R4.F44.B123 R4.F44.B109 R4.F44.B95 R4.F44.B81 R4.F44.B53 R4.F44.B39 R4.F44.B25 R4.F44.B11 R4.F44.B246 R4.F44.B232 R4.F44.B218 R4.F44.B204 R4.F44.B176 R4.F44.B162 R4.F44.B148 R4.F44.B134 R4.F44.B116 R4.F44.B102 R4.F44.B88 R4.F44.B74 R4.F44.B46 R4.F44.B32 R4.F44.B18 R4.F44.B4 R4.F47.B254 R4.F47.B240 R4.F47.B226 R4.F47.B212 R4.F47.B184 R4.F47.B170 R4.F47.B156 R4.F47.B142 R4.F47.B124 R4.F47.B110 R4.F47.B96 R4.F47.B82 R4.F47.B54 R4.F47.B40 R4.F47.B26 R4.F47.B12 R4.F47.B247 R4.F47.B233 R4.F47.B219 R4.F47.B205 R4.F47.B177 R4.F47.B163 R4.F47.B149 R4.F47.B135 R4.F47.B117 R4.F47.B103 R4.F47.B89 R4.F47.B75 R4.F47.B47 R4.F47.B33 R4.F47.B19 R4.F47.B5 R4.F46.B254 R4.F46.B240 R4.F46.B226 R4.F46.B212 R4.F46.B184 R4.F46.B170 R4.F46.B156 R4.F46.B142 R4.F46.B124 R4.F46.B110 R4.F46.B96 R4.F46.B82 R4.F46.B54 R4.F46.B40 R4.F46.B26 R4.F46.B12 R4.F46.B247 R4.F46.B233 R4.F46.B219 R4.F46.B205 R4.F46.B177 R4.F46.B163 R4.F46.B149 R4.F46.B135 R4.F46.B117 R4.F46.B103 R4.F46.B89 R4.F46.B75 R4.F46.B47 R4.F46.B33 R4.F46.B19 R4.F46.B5 R4.F45.B254 R4.F45.B240 R4.F45.B226 R4.F45.B212 R4.F45.B184 R4.F45.B170 R4.F45.B156 R4.F45.B142 R4.F45.B124 R4.F45.B110 R4.F45.B96 R4.F45.B82 R4.F45.B54 R4.F45.B40 R4.F45.B26 R4.F45.B12 R4.F45.B247 R4.F45.B233 R4.F45.B219 R4.F45.B205 R4.F45.B177 R4.F45.B163 R4.F45.B149 R4.F45.B135 R4.F45.B117 R4.F45.B103 R4.F45.B89 R4.F45.B75 R4.F45.B47 R4.F45.B33 R4.F45.B19 R4.F45.B5 R4.F44.B254 R4.F44.B240 R4.F44.B226 R4.F44.B212 R4.F44.B184 R4.F44.B170 R4.F44.B156 R4.F44.B142 R4.F44.B124 R4.F44.B110 R4.F44.B96 R4.F44.B82 R4.F44.B54 R4.F44.B40 R4.F44.B26 R4.F44.B12 R4.F44.B247 R4.F44.B233 R4.F44.B219 R4.F44.B205 R4.F44.B177 R4.F44.B163 R4.F44.B149 R4.F44.B135 R4.F44.B117 R4.F44.B103 R4.F44.B89 R4.F44.B75 R4.F44.B47 R4.F44.B33 R4.F44.B19 R4.F44.B5 R4.F47.B255 R4.F47.B241 R4.F47.B227 R4.F47.B213 R4.F47.B185 R4.F47.B171 R4.F47.B157 R4.F47.B143 R4.F47.B125 R4.F47.B111 R4.F47.B97 R4.F47.B83 R4.F47.B55 R4.F47.B41 R4.F47.B27 R4.F47.B13 R4.F47.B248 R4.F47.B234 R4.F47.B220 R4.F47.B206 R4.F47.B178 R4.F47.B164 R4.F47.B150 R4.F47.B136 R4.F47.B118 R4.F47.B104 R4.F47.B90 R4.F47.B76 R4.F47.B48 R4.F47.B34 R4.F47.B20 R4.F47.B6 R4.F46.B255 R4.F46.B241 R4.F46.B227 R4.F46.B213 R4.F46.B185 R4.F46.B171 R4.F46.B157 R4.F46.B143 R4.F46.B125 R4.F46.B111 R4.F46.B97 R4.F46.B83 R4.F46.B55 R4.F46.B41 R4.F46.B27 R4.F46.B13 R4.F46.B248 R4.F46.B234 R4.F46.B220 R4.F46.B206 R4.F46.B178 R4.F46.B164 R4.F46.B150 R4.F46.B136 R4.F46.B118 R4.F46.B104 R4.F46.B90 R4.F46.B76 R4.F46.B48 R4.F46.B34 R4.F46.B20 R4.F46.B6 R4.F45.B255 R4.F45.B241 R4.F45.B227 R4.F45.B213 R4.F45.B185 R4.F45.B171 R4.F45.B157 R4.F45.B143 R4.F45.B125 R4.F45.B111 R4.F45.B97 R4.F45.B83 R4.F45.B55 R4.F45.B41 R4.F45.B27 R4.F45.B13 R4.F45.B248 R4.F45.B234 R4.F45.B220 R4.F45.B206 R4.F45.B178 R4.F45.B164 R4.F45.B150 R4.F45.B136 R4.F45.B118 R4.F45.B104 R4.F45.B90 R4.F45.B76 R4.F45.B48 R4.F45.B34 R4.F45.B20 R4.F45.B6 R4.F44.B255 R4.F44.B241 R4.F44.B227 R4.F44.B213 R4.F44.B185 R4.F44.B171 R4.F44.B157 R4.F44.B143 R4.F44.B125 R4.F44.B111 R4.F44.B97 R4.F44.B83 R4.F44.B55 R4.F44.B41 R4.F44.B27 R4.F44.B13 R4.F44.B248 R4.F44.B234 R4.F44.B220 R4.F44.B206 R4.F44.B178 R4.F44.B164 R4.F44.B150 R4.F44.B136 R4.F44.B118 R4.F44.B104 R4.F44.B90 R4.F44.B76 R4.F44.B48 R4.F44.B34 R4.F44.B20 R4.F44.B6 R4.F43.B249 R4.F43.B235 R4.F43.B221 R4.F43.B207 R4.F43.B179 R4.F43.B165 R4.F43.B151 R4.F43.B137 R4.F43.B119 R4.F43.B105 R4.F43.B91 R4.F43.B77 R4.F43.B49 R4.F43.B35 R4.F43.B21 R4.F43.B7 R4.F43.B242 R4.F43.B228 R4.F43.B214 R4.F43.B200 R4.F43.B172 R4.F43.B158 R4.F43.B144 R4.F43.B130 R4.F43.B112 R4.F43.B98 R4.F43.B84 R4.F43.B70 R4.F43.B42 R4.F43.B28 R4.F43.B14 R4.F43.B0 R4.F42.B249 R4.F42.B235 R4.F42.B221 R4.F42.B207 R4.F42.B179 R4.F42.B165 R4.F42.B151 R4.F42.B137 R4.F42.B119 R4.F42.B105 R4.F42.B91 R4.F42.B77 R4.F42.B49 R4.F42.B35 R4.F42.B21 R4.F42.B7 R4.F42.B242 R4.F42.B228 R4.F42.B214 R4.F42.B200 R4.F42.B172 R4.F42.B158 R4.F42.B144 R4.F42.B130 R4.F42.B112 R4.F42.B98 R4.F42.B84 R4.F42.B70 R4.F42.B42 R4.F42.B28 R4.F42.B14 R4.F42.B0 R4.F41.B249 R4.F41.B235 R4.F41.B221 R4.F41.B207 R4.F41.B179 R4.F41.B165 R4.F41.B151 R4.F41.B137 R4.F41.B119 R4.F41.B105 R4.F41.B91 R4.F41.B77 R4.F41.B49 R4.F41.B35 R4.F41.B21 R4.F41.B7 R4.F41.B242 R4.F41.B228 R4.F41.B214 R4.F41.B200 R4.F41.B172 R4.F41.B158 R4.F41.B144 R4.F41.B130 R4.F41.B112 R4.F41.B98 R4.F41.B84 R4.F41.B70 R4.F41.B42 R4.F41.B28 R4.F41.B14 R4.F41.B0 R4.F40.B249 R4.F40.B235 R4.F40.B221 R4.F40.B207 R4.F40.B179 R4.F40.B165 R4.F40.B151 R4.F40.B137 R4.F40.B119 R4.F40.B105 R4.F40.B91 R4.F40.B77 R4.F40.B49 R4.F40.B35 R4.F40.B21 R4.F40.B7 R4.F40.B242 R4.F40.B228 R4.F40.B214 R4.F40.B200 R4.F40.B172 R4.F40.B158 R4.F40.B144 R4.F40.B130 R4.F40.B112 R4.F40.B98 R4.F40.B84 R4.F40.B70 R4.F40.B42 R4.F40.B28 R4.F40.B14 R4.F40.B0 R4.F43.B250 R4.F43.B236 R4.F43.B222 R4.F43.B208 R4.F43.B180 R4.F43.B166 R4.F43.B152 R4.F43.B138 R4.F43.B120 R4.F43.B106 R4.F43.B92 R4.F43.B78 R4.F43.B50 R4.F43.B36 R4.F43.B22 R4.F43.B8 R4.F43.B243 R4.F43.B229 R4.F43.B215 R4.F43.B201 R4.F43.B173 R4.F43.B159 R4.F43.B145 R4.F43.B131 R4.F43.B113 R4.F43.B99 R4.F43.B85 R4.F43.B71 R4.F43.B43 R4.F43.B29 R4.F43.B15 R4.F43.B1 R4.F42.B250 R4.F42.B236 R4.F42.B222 R4.F42.B208 R4.F42.B180 R4.F42.B166 R4.F42.B152 R4.F42.B138 R4.F42.B120 R4.F42.B106 R4.F42.B92 R4.F42.B78 R4.F42.B50 R4.F42.B36 R4.F42.B22 R4.F42.B8 R4.F42.B243 R4.F42.B229 R4.F42.B215 R4.F42.B201 R4.F42.B173 R4.F42.B159 R4.F42.B145 R4.F42.B131 R4.F42.B113 R4.F42.B99 R4.F42.B85 R4.F42.B71 R4.F42.B43 R4.F42.B29 R4.F42.B15 R4.F42.B1 R4.F41.B250 R4.F41.B236 R4.F41.B222 R4.F41.B208 R4.F41.B180 R4.F41.B166 R4.F41.B152 R4.F41.B138 R4.F41.B120 R4.F41.B106 R4.F41.B92 R4.F41.B78 R4.F41.B50 R4.F41.B36 R4.F41.B22 R4.F41.B8 R4.F41.B243 R4.F41.B229 R4.F41.B215 R4.F41.B201 R4.F41.B173 R4.F41.B159 R4.F41.B145 R4.F41.B131 R4.F41.B113 R4.F41.B99 R4.F41.B85 R4.F41.B71 R4.F41.B43 R4.F41.B29 R4.F41.B15 R4.F41.B1 R4.F40.B250 R4.F40.B236 R4.F40.B222 R4.F40.B208 R4.F40.B180 R4.F40.B166 R4.F40.B152 R4.F40.B138 R4.F40.B120 R4.F40.B106 R4.F40.B92 R4.F40.B78 R4.F40.B50 R4.F40.B36 R4.F40.B22 R4.F40.B8 R4.F40.B243 R4.F40.B229 R4.F40.B215 R4.F40.B201 R4.F40.B173 R4.F40.B159 R4.F40.B145 R4.F40.B131 R4.F40.B113 R4.F40.B99 R4.F40.B85 R4.F40.B71 R4.F40.B43 R4.F40.B29 R4.F40.B15 R4.F40.B1 R4.F43.B251 R4.F43.B237 R4.F43.B223 R4.F43.B209 R4.F43.B181 R4.F43.B167 R4.F43.B153 R4.F43.B139 R4.F43.B121 R4.F43.B107 R4.F43.B93 R4.F43.B79 R4.F43.B51 R4.F43.B37 R4.F43.B23 R4.F43.B9 R4.F43.B244 R4.F43.B230 R4.F43.B216 R4.F43.B202 R4.F43.B174 R4.F43.B160 R4.F43.B146 R4.F43.B132 R4.F43.B114 R4.F43.B100 R4.F43.B86 R4.F43.B72 R4.F43.B44 R4.F43.B30 R4.F43.B16 R4.F43.B2 R4.F42.B251 R4.F42.B237 R4.F42.B223 R4.F42.B209 R4.F42.B181 R4.F42.B167 R4.F42.B153 R4.F42.B139 R4.F42.B121 R4.F42.B107 R4.F42.B93 R4.F42.B79 R4.F42.B51 R4.F42.B37 R4.F42.B23 R4.F42.B9 R4.F42.B244 R4.F42.B230 R4.F42.B216 R4.F42.B202 R4.F42.B174 R4.F42.B160 R4.F42.B146 R4.F42.B132 R4.F42.B114 R4.F42.B100 R4.F42.B86 R4.F42.B72 R4.F42.B44 R4.F42.B30 R4.F42.B16 R4.F42.B2 R4.F41.B251 R4.F41.B237 R4.F41.B223 R4.F41.B209 R4.F41.B181 R4.F41.B167 R4.F41.B153 R4.F41.B139 R4.F41.B121 R4.F41.B107 R4.F41.B93 R4.F41.B79 R4.F41.B51 R4.F41.B37 R4.F41.B23 R4.F41.B9 R4.F41.B244 R4.F41.B230 R4.F41.B216 R4.F41.B202 R4.F41.B174 R4.F41.B160 R4.F41.B146 R4.F41.B132 R4.F41.B114 R4.F41.B100 R4.F41.B86 R4.F41.B72 R4.F41.B44 R4.F41.B30 R4.F41.B16 R4.F41.B2 R4.F40.B251 R4.F40.B237 R4.F40.B223 R4.F40.B209 R4.F40.B181 R4.F40.B167 R4.F40.B153 R4.F40.B139 R4.F40.B121 R4.F40.B107 R4.F40.B93 R4.F40.B79 R4.F40.B51 R4.F40.B37 R4.F40.B23 R4.F40.B9 R4.F40.B244 R4.F40.B230 R4.F40.B216 R4.F40.B202 R4.F40.B174 R4.F40.B160 R4.F40.B146 R4.F40.B132 R4.F40.B114 R4.F40.B100 R4.F40.B86 R4.F40.B72 R4.F40.B44 R4.F40.B30 R4.F40.B16 R4.F40.B2 R4.F43.B252 R4.F43.B238 R4.F43.B224 R4.F43.B210 R4.F43.B182 R4.F43.B168 R4.F43.B154 R4.F43.B140 R4.F43.B122 R4.F43.B108 R4.F43.B94 R4.F43.B80 R4.F43.B52 R4.F43.B38 R4.F43.B24 R4.F43.B10 R4.F43.B245 R4.F43.B231 R4.F43.B217 R4.F43.B203 R4.F43.B175 R4.F43.B161 R4.F43.B147 R4.F43.B133 R4.F43.B115 R4.F43.B101 R4.F43.B87 R4.F43.B73 R4.F43.B45 R4.F43.B31 R4.F43.B17 R4.F43.B3 R4.F42.B252 R4.F42.B238 R4.F42.B224 R4.F42.B210 R4.F42.B182 R4.F42.B168 R4.F42.B154 R4.F42.B140 R4.F42.B122 R4.F42.B108 R4.F42.B94 R4.F42.B80 R4.F42.B52 R4.F42.B38 R4.F42.B24 R4.F42.B10 R4.F42.B245 R4.F42.B231 R4.F42.B217 R4.F42.B203 R4.F42.B175 R4.F42.B161 R4.F42.B147 R4.F42.B133 R4.F42.B115 R4.F42.B101 R4.F42.B87 R4.F42.B73 R4.F42.B45 R4.F42.B31 R4.F42.B17 R4.F42.B3 R4.F41.B252 R4.F41.B238 R4.F41.B224 R4.F41.B210 R4.F41.B182 R4.F41.B168 R4.F41.B154 R4.F41.B140 R4.F41.B122 R4.F41.B108 R4.F41.B94 R4.F41.B80 R4.F41.B52 R4.F41.B38 R4.F41.B24 R4.F41.B10 R4.F41.B245 R4.F41.B231 R4.F41.B217 R4.F41.B203 R4.F41.B175 R4.F41.B161 R4.F41.B147 R4.F41.B133 R4.F41.B115 R4.F41.B101 R4.F41.B87 R4.F41.B73 R4.F41.B45 R4.F41.B31 R4.F41.B17 R4.F41.B3 R4.F40.B252 R4.F40.B238 R4.F40.B224 R4.F40.B210 R4.F40.B182 R4.F40.B168 R4.F40.B154 R4.F40.B140 R4.F40.B122 R4.F40.B108 R4.F40.B94 R4.F40.B80 R4.F40.B52 R4.F40.B38 R4.F40.B24 R4.F40.B10 R4.F40.B245 R4.F40.B231 R4.F40.B217 R4.F40.B203 R4.F40.B175 R4.F40.B161 R4.F40.B147 R4.F40.B133 R4.F40.B115 R4.F40.B101 R4.F40.B87 R4.F40.B73 R4.F40.B45 R4.F40.B31 R4.F40.B17 R4.F40.B3 R4.F43.B253 R4.F43.B239 R4.F43.B225 R4.F43.B211 R4.F43.B183 R4.F43.B169 R4.F43.B155 R4.F43.B141 R4.F43.B123 R4.F43.B109 R4.F43.B95 R4.F43.B81 R4.F43.B53 R4.F43.B39 R4.F43.B25 R4.F43.B11 R4.F43.B246 R4.F43.B232 R4.F43.B218 R4.F43.B204 R4.F43.B176 R4.F43.B162 R4.F43.B148 R4.F43.B134 R4.F43.B116 R4.F43.B102 R4.F43.B88 R4.F43.B74 R4.F43.B46 R4.F43.B32 R4.F43.B18 R4.F43.B4 R4.F42.B253 R4.F42.B239 R4.F42.B225 R4.F42.B211 R4.F42.B183 R4.F42.B169 R4.F42.B155 R4.F42.B141 R4.F42.B123 R4.F42.B109 R4.F42.B95 R4.F42.B81 R4.F42.B53 R4.F42.B39 R4.F42.B25 R4.F42.B11 R4.F42.B246 R4.F42.B232 R4.F42.B218 R4.F42.B204 R4.F42.B176 R4.F42.B162 R4.F42.B148 R4.F42.B134 R4.F42.B116 R4.F42.B102 R4.F42.B88 R4.F42.B74 R4.F42.B46 R4.F42.B32 R4.F42.B18 R4.F42.B4 R4.F41.B253 R4.F41.B239 R4.F41.B225 R4.F41.B211 R4.F41.B183 R4.F41.B169 R4.F41.B155 R4.F41.B141 R4.F41.B123 R4.F41.B109 R4.F41.B95 R4.F41.B81 R4.F41.B53 R4.F41.B39 R4.F41.B25 R4.F41.B11 R4.F41.B246 R4.F41.B232 R4.F41.B218 R4.F41.B204 R4.F41.B176 R4.F41.B162 R4.F41.B148 R4.F41.B134 R4.F41.B116 R4.F41.B102 R4.F41.B88 R4.F41.B74 R4.F41.B46 R4.F41.B32 R4.F41.B18 R4.F41.B4 R4.F40.B253 R4.F40.B239 R4.F40.B225 R4.F40.B211 R4.F40.B183 R4.F40.B169 R4.F40.B155 R4.F40.B141 R4.F40.B123 R4.F40.B109 R4.F40.B95 R4.F40.B81 R4.F40.B53 R4.F40.B39 R4.F40.B25 R4.F40.B11 R4.F40.B246 R4.F40.B232 R4.F40.B218 R4.F40.B204 R4.F40.B176 R4.F40.B162 R4.F40.B148 R4.F40.B134 R4.F40.B116 R4.F40.B102 R4.F40.B88 R4.F40.B74 R4.F40.B46 R4.F40.B32 R4.F40.B18 R4.F40.B4 R4.F43.B254 R4.F43.B240 R4.F43.B226 R4.F43.B212 R4.F43.B184 R4.F43.B170 R4.F43.B156 R4.F43.B142 R4.F43.B124 R4.F43.B110 R4.F43.B96 R4.F43.B82 R4.F43.B54 R4.F43.B40 R4.F43.B26 R4.F43.B12 R4.F43.B247 R4.F43.B233 R4.F43.B219 R4.F43.B205 R4.F43.B177 R4.F43.B163 R4.F43.B149 R4.F43.B135 R4.F43.B117 R4.F43.B103 R4.F43.B89 R4.F43.B75 R4.F43.B47 R4.F43.B33 R4.F43.B19 R4.F43.B5 R4.F42.B254 R4.F42.B240 R4.F42.B226 R4.F42.B212 R4.F42.B184 R4.F42.B170 R4.F42.B156 R4.F42.B142 R4.F42.B124 R4.F42.B110 R4.F42.B96 R4.F42.B82 R4.F42.B54 R4.F42.B40 R4.F42.B26 R4.F42.B12 R4.F42.B247 R4.F42.B233 R4.F42.B219 R4.F42.B205 R4.F42.B177 R4.F42.B163 R4.F42.B149 R4.F42.B135 R4.F42.B117 R4.F42.B103 R4.F42.B89 R4.F42.B75 R4.F42.B47 R4.F42.B33 R4.F42.B19 R4.F42.B5 R4.F41.B254 R4.F41.B240 R4.F41.B226 R4.F41.B212 R4.F41.B184 R4.F41.B170 R4.F41.B156 R4.F41.B142 R4.F41.B124 R4.F41.B110 R4.F41.B96 R4.F41.B82 R4.F41.B54 R4.F41.B40 R4.F41.B26 R4.F41.B12 R4.F41.B247 R4.F41.B233 R4.F41.B219 R4.F41.B205 R4.F41.B177 R4.F41.B163 R4.F41.B149 R4.F41.B135 R4.F41.B117 R4.F41.B103 R4.F41.B89 R4.F41.B75 R4.F41.B47 R4.F41.B33 R4.F41.B19 R4.F41.B5 R4.F40.B254 R4.F40.B240 R4.F40.B226 R4.F40.B212 R4.F40.B184 R4.F40.B170 R4.F40.B156 R4.F40.B142 R4.F40.B124 R4.F40.B110 R4.F40.B96 R4.F40.B82 R4.F40.B54 R4.F40.B40 R4.F40.B26 R4.F40.B12 R4.F40.B247 R4.F40.B233 R4.F40.B219 R4.F40.B205 R4.F40.B177 R4.F40.B163 R4.F40.B149 R4.F40.B135 R4.F40.B117 R4.F40.B103 R4.F40.B89 R4.F40.B75 R4.F40.B47 R4.F40.B33 R4.F40.B19 R4.F40.B5 R4.F43.B255 R4.F43.B241 R4.F43.B227 R4.F43.B213 R4.F43.B185 R4.F43.B171 R4.F43.B157 R4.F43.B143 R4.F43.B125 R4.F43.B111 R4.F43.B97 R4.F43.B83 R4.F43.B55 R4.F43.B41 R4.F43.B27 R4.F43.B13 R4.F43.B248 R4.F43.B234 R4.F43.B220 R4.F43.B206 R4.F43.B178 R4.F43.B164 R4.F43.B150 R4.F43.B136 R4.F43.B118 R4.F43.B104 R4.F43.B90 R4.F43.B76 R4.F43.B48 R4.F43.B34 R4.F43.B20 R4.F43.B6 R4.F42.B255 R4.F42.B241 R4.F42.B227 R4.F42.B213 R4.F42.B185 R4.F42.B171 R4.F42.B157 R4.F42.B143 R4.F42.B125 R4.F42.B111 R4.F42.B97 R4.F42.B83 R4.F42.B55 R4.F42.B41 R4.F42.B27 R4.F42.B13 R4.F42.B248 R4.F42.B234 R4.F42.B220 R4.F42.B206 R4.F42.B178 R4.F42.B164 R4.F42.B150 R4.F42.B136 R4.F42.B118 R4.F42.B104 R4.F42.B90 R4.F42.B76 R4.F42.B48 R4.F42.B34 R4.F42.B20 R4.F42.B6 R4.F41.B255 R4.F41.B241 R4.F41.B227 R4.F41.B213 R4.F41.B185 R4.F41.B171 R4.F41.B157 R4.F41.B143 R4.F41.B125 R4.F41.B111 R4.F41.B97 R4.F41.B83 R4.F41.B55 R4.F41.B41 R4.F41.B27 R4.F41.B13 R4.F41.B248 R4.F41.B234 R4.F41.B220 R4.F41.B206 R4.F41.B178 R4.F41.B164 R4.F41.B150 R4.F41.B136 R4.F41.B118 R4.F41.B104 R4.F41.B90 R4.F41.B76 R4.F41.B48 R4.F41.B34 R4.F41.B20 R4.F41.B6 R4.F40.B255 R4.F40.B241 R4.F40.B227 R4.F40.B213 R4.F40.B185 R4.F40.B171 R4.F40.B157 R4.F40.B143 R4.F40.B125 R4.F40.B111 R4.F40.B97 R4.F40.B83 R4.F40.B55 R4.F40.B41 R4.F40.B27 R4.F40.B13 R4.F40.B248 R4.F40.B234 R4.F40.B220 R4.F40.B206 R4.F40.B178 R4.F40.B164 R4.F40.B150 R4.F40.B136 R4.F40.B118 R4.F40.B104 R4.F40.B90 R4.F40.B76 R4.F40.B48 R4.F40.B34 R4.F40.B20 R4.F40.B6 R4.F39.B249 R4.F39.B235 R4.F39.B221 R4.F39.B207 R4.F39.B179 R4.F39.B165 R4.F39.B151 R4.F39.B137 R4.F39.B119 R4.F39.B105 R4.F39.B91 R4.F39.B77 R4.F39.B49 R4.F39.B35 R4.F39.B21 R4.F39.B7 R4.F39.B242 R4.F39.B228 R4.F39.B214 R4.F39.B200 R4.F39.B172 R4.F39.B158 R4.F39.B144 R4.F39.B130 R4.F39.B112 R4.F39.B98 R4.F39.B84 R4.F39.B70 R4.F39.B42 R4.F39.B28 R4.F39.B14 R4.F39.B0 R4.F38.B249 R4.F38.B235 R4.F38.B221 R4.F38.B207 R4.F38.B179 R4.F38.B165 R4.F38.B151 R4.F38.B137 R4.F38.B119 R4.F38.B105 R4.F38.B91 R4.F38.B77 R4.F38.B49 R4.F38.B35 R4.F38.B21 R4.F38.B7 R4.F38.B242 R4.F38.B228 R4.F38.B214 R4.F38.B200 R4.F38.B172 R4.F38.B158 R4.F38.B144 R4.F38.B130 R4.F38.B112 R4.F38.B98 R4.F38.B84 R4.F38.B70 R4.F38.B42 R4.F38.B28 R4.F38.B14 R4.F38.B0 R4.F37.B249 R4.F37.B235 R4.F37.B221 R4.F37.B207 R4.F37.B179 R4.F37.B165 R4.F37.B151 R4.F37.B137 R4.F37.B119 R4.F37.B105 R4.F37.B91 R4.F37.B77 R4.F37.B49 R4.F37.B35 R4.F37.B21 R4.F37.B7 R4.F37.B242 R4.F37.B228 R4.F37.B214 R4.F37.B200 R4.F37.B172 R4.F37.B158 R4.F37.B144 R4.F37.B130 R4.F37.B112 R4.F37.B98 R4.F37.B84 R4.F37.B70 R4.F37.B42 R4.F37.B28 R4.F37.B14 R4.F37.B0 R4.F36.B249 R4.F36.B235 R4.F36.B221 R4.F36.B207 R4.F36.B179 R4.F36.B165 R4.F36.B151 R4.F36.B137 R4.F36.B119 R4.F36.B105 R4.F36.B91 R4.F36.B77 R4.F36.B49 R4.F36.B35 R4.F36.B21 R4.F36.B7 R4.F36.B242 R4.F36.B228 R4.F36.B214 R4.F36.B200 R4.F36.B172 R4.F36.B158 R4.F36.B144 R4.F36.B130 R4.F36.B112 R4.F36.B98 R4.F36.B84 R4.F36.B70 R4.F36.B42 R4.F36.B28 R4.F36.B14 R4.F36.B0 R4.F39.B250 R4.F39.B236 R4.F39.B222 R4.F39.B208 R4.F39.B180 R4.F39.B166 R4.F39.B152 R4.F39.B138 R4.F39.B120 R4.F39.B106 R4.F39.B92 R4.F39.B78 R4.F39.B50 R4.F39.B36 R4.F39.B22 R4.F39.B8 R4.F39.B243 R4.F39.B229 R4.F39.B215 R4.F39.B201 R4.F39.B173 R4.F39.B159 R4.F39.B145 R4.F39.B131 R4.F39.B113 R4.F39.B99 R4.F39.B85 R4.F39.B71 R4.F39.B43 R4.F39.B29 R4.F39.B15 R4.F39.B1 R4.F38.B250 R4.F38.B236 R4.F38.B222 R4.F38.B208 R4.F38.B180 R4.F38.B166 R4.F38.B152 R4.F38.B138 R4.F38.B120 R4.F38.B106 R4.F38.B92 R4.F38.B78 R4.F38.B50 R4.F38.B36 R4.F38.B22 R4.F38.B8 R4.F38.B243 R4.F38.B229 R4.F38.B215 R4.F38.B201 R4.F38.B173 R4.F38.B159 R4.F38.B145 R4.F38.B131 R4.F38.B113 R4.F38.B99 R4.F38.B85 R4.F38.B71 R4.F38.B43 R4.F38.B29 R4.F38.B15 R4.F38.B1 R4.F37.B250 R4.F37.B236 R4.F37.B222 R4.F37.B208 R4.F37.B180 R4.F37.B166 R4.F37.B152 R4.F37.B138 R4.F37.B120 R4.F37.B106 R4.F37.B92 R4.F37.B78 R4.F37.B50 R4.F37.B36 R4.F37.B22 R4.F37.B8 R4.F37.B243 R4.F37.B229 R4.F37.B215 R4.F37.B201 R4.F37.B173 R4.F37.B159 R4.F37.B145 R4.F37.B131 R4.F37.B113 R4.F37.B99 R4.F37.B85 R4.F37.B71 R4.F37.B43 R4.F37.B29 R4.F37.B15 R4.F37.B1 R4.F36.B250 R4.F36.B236 R4.F36.B222 R4.F36.B208 R4.F36.B180 R4.F36.B166 R4.F36.B152 R4.F36.B138 R4.F36.B120 R4.F36.B106 R4.F36.B92 R4.F36.B78 R4.F36.B50 R4.F36.B36 R4.F36.B22 R4.F36.B8 R4.F36.B243 R4.F36.B229 R4.F36.B215 R4.F36.B201 R4.F36.B173 R4.F36.B159 R4.F36.B145 R4.F36.B131 R4.F36.B113 R4.F36.B99 R4.F36.B85 R4.F36.B71 R4.F36.B43 R4.F36.B29 R4.F36.B15 R4.F36.B1 R4.F39.B251 R4.F39.B237 R4.F39.B223 R4.F39.B209 R4.F39.B181 R4.F39.B167 R4.F39.B153 R4.F39.B139 R4.F39.B121 R4.F39.B107 R4.F39.B93 R4.F39.B79 R4.F39.B51 R4.F39.B37 R4.F39.B23 R4.F39.B9 R4.F39.B244 R4.F39.B230 R4.F39.B216 R4.F39.B202 R4.F39.B174 R4.F39.B160 R4.F39.B146 R4.F39.B132 R4.F39.B114 R4.F39.B100 R4.F39.B86 R4.F39.B72 R4.F39.B44 R4.F39.B30 R4.F39.B16 R4.F39.B2 R4.F38.B251 R4.F38.B237 R4.F38.B223 R4.F38.B209 R4.F38.B181 R4.F38.B167 R4.F38.B153 R4.F38.B139 R4.F38.B121 R4.F38.B107 R4.F38.B93 R4.F38.B79 R4.F38.B51 R4.F38.B37 R4.F38.B23 R4.F38.B9 R4.F38.B244 R4.F38.B230 R4.F38.B216 R4.F38.B202 R4.F38.B174 R4.F38.B160 R4.F38.B146 R4.F38.B132 R4.F38.B114 R4.F38.B100 R4.F38.B86 R4.F38.B72 R4.F38.B44 R4.F38.B30 R4.F38.B16 R4.F38.B2 R4.F37.B251 R4.F37.B237 R4.F37.B223 R4.F37.B209 R4.F37.B181 R4.F37.B167 R4.F37.B153 R4.F37.B139 R4.F37.B121 R4.F37.B107 R4.F37.B93 R4.F37.B79 R4.F37.B51 R4.F37.B37 R4.F37.B23 R4.F37.B9 R4.F37.B244 R4.F37.B230 R4.F37.B216 R4.F37.B202 R4.F37.B174 R4.F37.B160 R4.F37.B146 R4.F37.B132 R4.F37.B114 R4.F37.B100 R4.F37.B86 R4.F37.B72 R4.F37.B44 R4.F37.B30 R4.F37.B16 R4.F37.B2 R4.F36.B251 R4.F36.B237 R4.F36.B223 R4.F36.B209 R4.F36.B181 R4.F36.B167 R4.F36.B153 R4.F36.B139 R4.F36.B121 R4.F36.B107 R4.F36.B93 R4.F36.B79 R4.F36.B51 R4.F36.B37 R4.F36.B23 R4.F36.B9 R4.F36.B244 R4.F36.B230 R4.F36.B216 R4.F36.B202 R4.F36.B174 R4.F36.B160 R4.F36.B146 R4.F36.B132 R4.F36.B114 R4.F36.B100 R4.F36.B86 R4.F36.B72 R4.F36.B44 R4.F36.B30 R4.F36.B16 R4.F36.B2 R4.F39.B252 R4.F39.B238 R4.F39.B224 R4.F39.B210 R4.F39.B182 R4.F39.B168 R4.F39.B154 R4.F39.B140 R4.F39.B122 R4.F39.B108 R4.F39.B94 R4.F39.B80 R4.F39.B52 R4.F39.B38 R4.F39.B24 R4.F39.B10 R4.F39.B245 R4.F39.B231 R4.F39.B217 R4.F39.B203 R4.F39.B175 R4.F39.B161 R4.F39.B147 R4.F39.B133 R4.F39.B115 R4.F39.B101 R4.F39.B87 R4.F39.B73 R4.F39.B45 R4.F39.B31 R4.F39.B17 R4.F39.B3 R4.F38.B252 R4.F38.B238 R4.F38.B224 R4.F38.B210 R4.F38.B182 R4.F38.B168 R4.F38.B154 R4.F38.B140 R4.F38.B122 R4.F38.B108 R4.F38.B94 R4.F38.B80 R4.F38.B52 R4.F38.B38 R4.F38.B24 R4.F38.B10 R4.F38.B245 R4.F38.B231 R4.F38.B217 R4.F38.B203 R4.F38.B175 R4.F38.B161 R4.F38.B147 R4.F38.B133 R4.F38.B115 R4.F38.B101 R4.F38.B87 R4.F38.B73 R4.F38.B45 R4.F38.B31 R4.F38.B17 R4.F38.B3 R4.F37.B252 R4.F37.B238 R4.F37.B224 R4.F37.B210 R4.F37.B182 R4.F37.B168 R4.F37.B154 R4.F37.B140 R4.F37.B122 R4.F37.B108 R4.F37.B94 R4.F37.B80 R4.F37.B52 R4.F37.B38 R4.F37.B24 R4.F37.B10 R4.F37.B245 R4.F37.B231 R4.F37.B217 R4.F37.B203 R4.F37.B175 R4.F37.B161 R4.F37.B147 R4.F37.B133 R4.F37.B115 R4.F37.B101 R4.F37.B87 R4.F37.B73 R4.F37.B45 R4.F37.B31 R4.F37.B17 R4.F37.B3 R4.F36.B252 R4.F36.B238 R4.F36.B224 R4.F36.B210 R4.F36.B182 R4.F36.B168 R4.F36.B154 R4.F36.B140 R4.F36.B122 R4.F36.B108 R4.F36.B94 R4.F36.B80 R4.F36.B52 R4.F36.B38 R4.F36.B24 R4.F36.B10 R4.F36.B245 R4.F36.B231 R4.F36.B217 R4.F36.B203 R4.F36.B175 R4.F36.B161 R4.F36.B147 R4.F36.B133 R4.F36.B115 R4.F36.B101 R4.F36.B87 R4.F36.B73 R4.F36.B45 R4.F36.B31 R4.F36.B17 R4.F36.B3 R4.F39.B253 R4.F39.B239 R4.F39.B225 R4.F39.B211 R4.F39.B183 R4.F39.B169 R4.F39.B155 R4.F39.B141 R4.F39.B123 R4.F39.B109 R4.F39.B95 R4.F39.B81 R4.F39.B53 R4.F39.B39 R4.F39.B25 R4.F39.B11 R4.F39.B246 R4.F39.B232 R4.F39.B218 R4.F39.B204 R4.F39.B176 R4.F39.B162 R4.F39.B148 R4.F39.B134 R4.F39.B116 R4.F39.B102 R4.F39.B88 R4.F39.B74 R4.F39.B46 R4.F39.B32 R4.F39.B18 R4.F39.B4 R4.F38.B253 R4.F38.B239 R4.F38.B225 R4.F38.B211 R4.F38.B183 R4.F38.B169 R4.F38.B155 R4.F38.B141 R4.F38.B123 R4.F38.B109 R4.F38.B95 R4.F38.B81 R4.F38.B53 R4.F38.B39 R4.F38.B25 R4.F38.B11 R4.F38.B246 R4.F38.B232 R4.F38.B218 R4.F38.B204 R4.F38.B176 R4.F38.B162 R4.F38.B148 R4.F38.B134 R4.F38.B116 R4.F38.B102 R4.F38.B88 R4.F38.B74 R4.F38.B46 R4.F38.B32 R4.F38.B18 R4.F38.B4 R4.F37.B253 R4.F37.B239 R4.F37.B225 R4.F37.B211 R4.F37.B183 R4.F37.B169 R4.F37.B155 R4.F37.B141 R4.F37.B123 R4.F37.B109 R4.F37.B95 R4.F37.B81 R4.F37.B53 R4.F37.B39 R4.F37.B25 R4.F37.B11 R4.F37.B246 R4.F37.B232 R4.F37.B218 R4.F37.B204 R4.F37.B176 R4.F37.B162 R4.F37.B148 R4.F37.B134 R4.F37.B116 R4.F37.B102 R4.F37.B88 R4.F37.B74 R4.F37.B46 R4.F37.B32 R4.F37.B18 R4.F37.B4 R4.F36.B253 R4.F36.B239 R4.F36.B225 R4.F36.B211 R4.F36.B183 R4.F36.B169 R4.F36.B155 R4.F36.B141 R4.F36.B123 R4.F36.B109 R4.F36.B95 R4.F36.B81 R4.F36.B53 R4.F36.B39 R4.F36.B25 R4.F36.B11 R4.F36.B246 R4.F36.B232 R4.F36.B218 R4.F36.B204 R4.F36.B176 R4.F36.B162 R4.F36.B148 R4.F36.B134 R4.F36.B116 R4.F36.B102 R4.F36.B88 R4.F36.B74 R4.F36.B46 R4.F36.B32 R4.F36.B18 R4.F36.B4 R4.F39.B254 R4.F39.B240 R4.F39.B226 R4.F39.B212 R4.F39.B184 R4.F39.B170 R4.F39.B156 R4.F39.B142 R4.F39.B124 R4.F39.B110 R4.F39.B96 R4.F39.B82 R4.F39.B54 R4.F39.B40 R4.F39.B26 R4.F39.B12 R4.F39.B247 R4.F39.B233 R4.F39.B219 R4.F39.B205 R4.F39.B177 R4.F39.B163 R4.F39.B149 R4.F39.B135 R4.F39.B117 R4.F39.B103 R4.F39.B89 R4.F39.B75 R4.F39.B47 R4.F39.B33 R4.F39.B19 R4.F39.B5 R4.F38.B254 R4.F38.B240 R4.F38.B226 R4.F38.B212 R4.F38.B184 R4.F38.B170 R4.F38.B156 R4.F38.B142 R4.F38.B124 R4.F38.B110 R4.F38.B96 R4.F38.B82 R4.F38.B54 R4.F38.B40 R4.F38.B26 R4.F38.B12 R4.F38.B247 R4.F38.B233 R4.F38.B219 R4.F38.B205 R4.F38.B177 R4.F38.B163 R4.F38.B149 R4.F38.B135 R4.F38.B117 R4.F38.B103 R4.F38.B89 R4.F38.B75 R4.F38.B47 R4.F38.B33 R4.F38.B19 R4.F38.B5 R4.F37.B254 R4.F37.B240 R4.F37.B226 R4.F37.B212 R4.F37.B184 R4.F37.B170 R4.F37.B156 R4.F37.B142 R4.F37.B124 R4.F37.B110 R4.F37.B96 R4.F37.B82 R4.F37.B54 R4.F37.B40 R4.F37.B26 R4.F37.B12 R4.F37.B247 R4.F37.B233 R4.F37.B219 R4.F37.B205 R4.F37.B177 R4.F37.B163 R4.F37.B149 R4.F37.B135 R4.F37.B117 R4.F37.B103 R4.F37.B89 R4.F37.B75 R4.F37.B47 R4.F37.B33 R4.F37.B19 R4.F37.B5 R4.F36.B254 R4.F36.B240 R4.F36.B226 R4.F36.B212 R4.F36.B184 R4.F36.B170 R4.F36.B156 R4.F36.B142 R4.F36.B124 R4.F36.B110 R4.F36.B96 R4.F36.B82 R4.F36.B54 R4.F36.B40 R4.F36.B26 R4.F36.B12 R4.F36.B247 R4.F36.B233 R4.F36.B219 R4.F36.B205 R4.F36.B177 R4.F36.B163 R4.F36.B149 R4.F36.B135 R4.F36.B117 R4.F36.B103 R4.F36.B89 R4.F36.B75 R4.F36.B47 R4.F36.B33 R4.F36.B19 R4.F36.B5 R4.F39.B255 R4.F39.B241 R4.F39.B227 R4.F39.B213 R4.F39.B185 R4.F39.B171 R4.F39.B157 R4.F39.B143 R4.F39.B125 R4.F39.B111 R4.F39.B97 R4.F39.B83 R4.F39.B55 R4.F39.B41 R4.F39.B27 R4.F39.B13 R4.F39.B248 R4.F39.B234 R4.F39.B220 R4.F39.B206 R4.F39.B178 R4.F39.B164 R4.F39.B150 R4.F39.B136 R4.F39.B118 R4.F39.B104 R4.F39.B90 R4.F39.B76 R4.F39.B48 R4.F39.B34 R4.F39.B20 R4.F39.B6 R4.F38.B255 R4.F38.B241 R4.F38.B227 R4.F38.B213 R4.F38.B185 R4.F38.B171 R4.F38.B157 R4.F38.B143 R4.F38.B125 R4.F38.B111 R4.F38.B97 R4.F38.B83 R4.F38.B55 R4.F38.B41 R4.F38.B27 R4.F38.B13 R4.F38.B248 R4.F38.B234 R4.F38.B220 R4.F38.B206 R4.F38.B178 R4.F38.B164 R4.F38.B150 R4.F38.B136 R4.F38.B118 R4.F38.B104 R4.F38.B90 R4.F38.B76 R4.F38.B48 R4.F38.B34 R4.F38.B20 R4.F38.B6 R4.F37.B255 R4.F37.B241 R4.F37.B227 R4.F37.B213 R4.F37.B185 R4.F37.B171 R4.F37.B157 R4.F37.B143 R4.F37.B125 R4.F37.B111 R4.F37.B97 R4.F37.B83 R4.F37.B55 R4.F37.B41 R4.F37.B27 R4.F37.B13 R4.F37.B248 R4.F37.B234 R4.F37.B220 R4.F37.B206 R4.F37.B178 R4.F37.B164 R4.F37.B150 R4.F37.B136 R4.F37.B118 R4.F37.B104 R4.F37.B90 R4.F37.B76 R4.F37.B48 R4.F37.B34 R4.F37.B20 R4.F37.B6 R4.F36.B255 R4.F36.B241 R4.F36.B227 R4.F36.B213 R4.F36.B185 R4.F36.B171 R4.F36.B157 R4.F36.B143 R4.F36.B125 R4.F36.B111 R4.F36.B97 R4.F36.B83 R4.F36.B55 R4.F36.B41 R4.F36.B27 R4.F36.B13 R4.F36.B248 R4.F36.B234 R4.F36.B220 R4.F36.B206 R4.F36.B178 R4.F36.B164 R4.F36.B150 R4.F36.B136 R4.F36.B118 R4.F36.B104 R4.F36.B90 R4.F36.B76 R4.F36.B48 R4.F36.B34 R4.F36.B20 R4.F36.B6 R4.F35.B249 R4.F35.B235 R4.F35.B221 R4.F35.B207 R4.F35.B179 R4.F35.B165 R4.F35.B151 R4.F35.B137 R4.F35.B119 R4.F35.B105 R4.F35.B91 R4.F35.B77 R4.F35.B49 R4.F35.B35 R4.F35.B21 R4.F35.B7 R4.F35.B242 R4.F35.B228 R4.F35.B214 R4.F35.B200 R4.F35.B172 R4.F35.B158 R4.F35.B144 R4.F35.B130 R4.F35.B112 R4.F35.B98 R4.F35.B84 R4.F35.B70 R4.F35.B42 R4.F35.B28 R4.F35.B14 R4.F35.B0 R4.F34.B249 R4.F34.B235 R4.F34.B221 R4.F34.B207 R4.F34.B179 R4.F34.B165 R4.F34.B151 R4.F34.B137 R4.F34.B119 R4.F34.B105 R4.F34.B91 R4.F34.B77 R4.F34.B49 R4.F34.B35 R4.F34.B21 R4.F34.B7 R4.F34.B242 R4.F34.B228 R4.F34.B214 R4.F34.B200 R4.F34.B172 R4.F34.B158 R4.F34.B144 R4.F34.B130 R4.F34.B112 R4.F34.B98 R4.F34.B84 R4.F34.B70 R4.F34.B42 R4.F34.B28 R4.F34.B14 R4.F34.B0 R4.F33.B249 R4.F33.B235 R4.F33.B221 R4.F33.B207 R4.F33.B179 R4.F33.B165 R4.F33.B151 R4.F33.B137 R4.F33.B119 R4.F33.B105 R4.F33.B91 R4.F33.B77 R4.F33.B49 R4.F33.B35 R4.F33.B21 R4.F33.B7 R4.F33.B242 R4.F33.B228 R4.F33.B214 R4.F33.B200 R4.F33.B172 R4.F33.B158 R4.F33.B144 R4.F33.B130 R4.F33.B112 R4.F33.B98 R4.F33.B84 R4.F33.B70 R4.F33.B42 R4.F33.B28 R4.F33.B14 R4.F33.B0 R4.F32.B249 R4.F32.B235 R4.F32.B221 R4.F32.B207 R4.F32.B179 R4.F32.B165 R4.F32.B151 R4.F32.B137 R4.F32.B119 R4.F32.B105 R4.F32.B91 R4.F32.B77 R4.F32.B49 R4.F32.B35 R4.F32.B21 R4.F32.B7 R4.F32.B242 R4.F32.B228 R4.F32.B214 R4.F32.B200 R4.F32.B172 R4.F32.B158 R4.F32.B144 R4.F32.B130 R4.F32.B112 R4.F32.B98 R4.F32.B84 R4.F32.B70 R4.F32.B42 R4.F32.B28 R4.F32.B14 R4.F32.B0 R4.F35.B250 R4.F35.B236 R4.F35.B222 R4.F35.B208 R4.F35.B180 R4.F35.B166 R4.F35.B152 R4.F35.B138 R4.F35.B120 R4.F35.B106 R4.F35.B92 R4.F35.B78 R4.F35.B50 R4.F35.B36 R4.F35.B22 R4.F35.B8 R4.F35.B243 R4.F35.B229 R4.F35.B215 R4.F35.B201 R4.F35.B173 R4.F35.B159 R4.F35.B145 R4.F35.B131 R4.F35.B113 R4.F35.B99 R4.F35.B85 R4.F35.B71 R4.F35.B43 R4.F35.B29 R4.F35.B15 R4.F35.B1 R4.F34.B250 R4.F34.B236 R4.F34.B222 R4.F34.B208 R4.F34.B180 R4.F34.B166 R4.F34.B152 R4.F34.B138 R4.F34.B120 R4.F34.B106 R4.F34.B92 R4.F34.B78 R4.F34.B50 R4.F34.B36 R4.F34.B22 R4.F34.B8 R4.F34.B243 R4.F34.B229 R4.F34.B215 R4.F34.B201 R4.F34.B173 R4.F34.B159 R4.F34.B145 R4.F34.B131 R4.F34.B113 R4.F34.B99 R4.F34.B85 R4.F34.B71 R4.F34.B43 R4.F34.B29 R4.F34.B15 R4.F34.B1 R4.F33.B250 R4.F33.B236 R4.F33.B222 R4.F33.B208 R4.F33.B180 R4.F33.B166 R4.F33.B152 R4.F33.B138 R4.F33.B120 R4.F33.B106 R4.F33.B92 R4.F33.B78 R4.F33.B50 R4.F33.B36 R4.F33.B22 R4.F33.B8 R4.F33.B243 R4.F33.B229 R4.F33.B215 R4.F33.B201 R4.F33.B173 R4.F33.B159 R4.F33.B145 R4.F33.B131 R4.F33.B113 R4.F33.B99 R4.F33.B85 R4.F33.B71 R4.F33.B43 R4.F33.B29 R4.F33.B15 R4.F33.B1 R4.F32.B250 R4.F32.B236 R4.F32.B222 R4.F32.B208 R4.F32.B180 R4.F32.B166 R4.F32.B152 R4.F32.B138 R4.F32.B120 R4.F32.B106 R4.F32.B92 R4.F32.B78 R4.F32.B50 R4.F32.B36 R4.F32.B22 R4.F32.B8 R4.F32.B243 R4.F32.B229 R4.F32.B215 R4.F32.B201 R4.F32.B173 R4.F32.B159 R4.F32.B145 R4.F32.B131 R4.F32.B113 R4.F32.B99 R4.F32.B85 R4.F32.B71 R4.F32.B43 R4.F32.B29 R4.F32.B15 R4.F32.B1 R4.F35.B251 R4.F35.B237 R4.F35.B223 R4.F35.B209 R4.F35.B181 R4.F35.B167 R4.F35.B153 R4.F35.B139 R4.F35.B121 R4.F35.B107 R4.F35.B93 R4.F35.B79 R4.F35.B51 R4.F35.B37 R4.F35.B23 R4.F35.B9 R4.F35.B244 R4.F35.B230 R4.F35.B216 R4.F35.B202 R4.F35.B174 R4.F35.B160 R4.F35.B146 R4.F35.B132 R4.F35.B114 R4.F35.B100 R4.F35.B86 R4.F35.B72 R4.F35.B44 R4.F35.B30 R4.F35.B16 R4.F35.B2 R4.F34.B251 R4.F34.B237 R4.F34.B223 R4.F34.B209 R4.F34.B181 R4.F34.B167 R4.F34.B153 R4.F34.B139 R4.F34.B121 R4.F34.B107 R4.F34.B93 R4.F34.B79 R4.F34.B51 R4.F34.B37 R4.F34.B23 R4.F34.B9 R4.F34.B244 R4.F34.B230 R4.F34.B216 R4.F34.B202 R4.F34.B174 R4.F34.B160 R4.F34.B146 R4.F34.B132 R4.F34.B114 R4.F34.B100 R4.F34.B86 R4.F34.B72 R4.F34.B44 R4.F34.B30 R4.F34.B16 R4.F34.B2 R4.F33.B251 R4.F33.B237 R4.F33.B223 R4.F33.B209 R4.F33.B181 R4.F33.B167 R4.F33.B153 R4.F33.B139 R4.F33.B121 R4.F33.B107 R4.F33.B93 R4.F33.B79 R4.F33.B51 R4.F33.B37 R4.F33.B23 R4.F33.B9 R4.F33.B244 R4.F33.B230 R4.F33.B216 R4.F33.B202 R4.F33.B174 R4.F33.B160 R4.F33.B146 R4.F33.B132 R4.F33.B114 R4.F33.B100 R4.F33.B86 R4.F33.B72 R4.F33.B44 R4.F33.B30 R4.F33.B16 R4.F33.B2 R4.F32.B251 R4.F32.B237 R4.F32.B223 R4.F32.B209 R4.F32.B181 R4.F32.B167 R4.F32.B153 R4.F32.B139 R4.F32.B121 R4.F32.B107 R4.F32.B93 R4.F32.B79 R4.F32.B51 R4.F32.B37 R4.F32.B23 R4.F32.B9 R4.F32.B244 R4.F32.B230 R4.F32.B216 R4.F32.B202 R4.F32.B174 R4.F32.B160 R4.F32.B146 R4.F32.B132 R4.F32.B114 R4.F32.B100 R4.F32.B86 R4.F32.B72 R4.F32.B44 R4.F32.B30 R4.F32.B16 R4.F32.B2 R4.F35.B252 R4.F35.B238 R4.F35.B224 R4.F35.B210 R4.F35.B182 R4.F35.B168 R4.F35.B154 R4.F35.B140 R4.F35.B122 R4.F35.B108 R4.F35.B94 R4.F35.B80 R4.F35.B52 R4.F35.B38 R4.F35.B24 R4.F35.B10 R4.F35.B245 R4.F35.B231 R4.F35.B217 R4.F35.B203 R4.F35.B175 R4.F35.B161 R4.F35.B147 R4.F35.B133 R4.F35.B115 R4.F35.B101 R4.F35.B87 R4.F35.B73 R4.F35.B45 R4.F35.B31 R4.F35.B17 R4.F35.B3 R4.F34.B252 R4.F34.B238 R4.F34.B224 R4.F34.B210 R4.F34.B182 R4.F34.B168 R4.F34.B154 R4.F34.B140 R4.F34.B122 R4.F34.B108 R4.F34.B94 R4.F34.B80 R4.F34.B52 R4.F34.B38 R4.F34.B24 R4.F34.B10 R4.F34.B245 R4.F34.B231 R4.F34.B217 R4.F34.B203 R4.F34.B175 R4.F34.B161 R4.F34.B147 R4.F34.B133 R4.F34.B115 R4.F34.B101 R4.F34.B87 R4.F34.B73 R4.F34.B45 R4.F34.B31 R4.F34.B17 R4.F34.B3 R4.F33.B252 R4.F33.B238 R4.F33.B224 R4.F33.B210 R4.F33.B182 R4.F33.B168 R4.F33.B154 R4.F33.B140 R4.F33.B122 R4.F33.B108 R4.F33.B94 R4.F33.B80 R4.F33.B52 R4.F33.B38 R4.F33.B24 R4.F33.B10 R4.F33.B245 R4.F33.B231 R4.F33.B217 R4.F33.B203 R4.F33.B175 R4.F33.B161 R4.F33.B147 R4.F33.B133 R4.F33.B115 R4.F33.B101 R4.F33.B87 R4.F33.B73 R4.F33.B45 R4.F33.B31 R4.F33.B17 R4.F33.B3 R4.F32.B252 R4.F32.B238 R4.F32.B224 R4.F32.B210 R4.F32.B182 R4.F32.B168 R4.F32.B154 R4.F32.B140 R4.F32.B122 R4.F32.B108 R4.F32.B94 R4.F32.B80 R4.F32.B52 R4.F32.B38 R4.F32.B24 R4.F32.B10 R4.F32.B245 R4.F32.B231 R4.F32.B217 R4.F32.B203 R4.F32.B175 R4.F32.B161 R4.F32.B147 R4.F32.B133 R4.F32.B115 R4.F32.B101 R4.F32.B87 R4.F32.B73 R4.F32.B45 R4.F32.B31 R4.F32.B17 R4.F32.B3 R4.F35.B253 R4.F35.B239 R4.F35.B225 R4.F35.B211 R4.F35.B183 R4.F35.B169 R4.F35.B155 R4.F35.B141 R4.F35.B123 R4.F35.B109 R4.F35.B95 R4.F35.B81 R4.F35.B53 R4.F35.B39 R4.F35.B25 R4.F35.B11 R4.F35.B246 R4.F35.B232 R4.F35.B218 R4.F35.B204 R4.F35.B176 R4.F35.B162 R4.F35.B148 R4.F35.B134 R4.F35.B116 R4.F35.B102 R4.F35.B88 R4.F35.B74 R4.F35.B46 R4.F35.B32 R4.F35.B18 R4.F35.B4 R4.F34.B253 R4.F34.B239 R4.F34.B225 R4.F34.B211 R4.F34.B183 R4.F34.B169 R4.F34.B155 R4.F34.B141 R4.F34.B123 R4.F34.B109 R4.F34.B95 R4.F34.B81 R4.F34.B53 R4.F34.B39 R4.F34.B25 R4.F34.B11 R4.F34.B246 R4.F34.B232 R4.F34.B218 R4.F34.B204 R4.F34.B176 R4.F34.B162 R4.F34.B148 R4.F34.B134 R4.F34.B116 R4.F34.B102 R4.F34.B88 R4.F34.B74 R4.F34.B46 R4.F34.B32 R4.F34.B18 R4.F34.B4 R4.F33.B253 R4.F33.B239 R4.F33.B225 R4.F33.B211 R4.F33.B183 R4.F33.B169 R4.F33.B155 R4.F33.B141 R4.F33.B123 R4.F33.B109 R4.F33.B95 R4.F33.B81 R4.F33.B53 R4.F33.B39 R4.F33.B25 R4.F33.B11 R4.F33.B246 R4.F33.B232 R4.F33.B218 R4.F33.B204 R4.F33.B176 R4.F33.B162 R4.F33.B148 R4.F33.B134 R4.F33.B116 R4.F33.B102 R4.F33.B88 R4.F33.B74 R4.F33.B46 R4.F33.B32 R4.F33.B18 R4.F33.B4 R4.F32.B253 R4.F32.B239 R4.F32.B225 R4.F32.B211 R4.F32.B183 R4.F32.B169 R4.F32.B155 R4.F32.B141 R4.F32.B123 R4.F32.B109 R4.F32.B95 R4.F32.B81 R4.F32.B53 R4.F32.B39 R4.F32.B25 R4.F32.B11 R4.F32.B246 R4.F32.B232 R4.F32.B218 R4.F32.B204 R4.F32.B176 R4.F32.B162 R4.F32.B148 R4.F32.B134 R4.F32.B116 R4.F32.B102 R4.F32.B88 R4.F32.B74 R4.F32.B46 R4.F32.B32 R4.F32.B18 R4.F32.B4 R4.F35.B254 R4.F35.B240 R4.F35.B226 R4.F35.B212 R4.F35.B184 R4.F35.B170 R4.F35.B156 R4.F35.B142 R4.F35.B124 R4.F35.B110 R4.F35.B96 R4.F35.B82 R4.F35.B54 R4.F35.B40 R4.F35.B26 R4.F35.B12 R4.F35.B247 R4.F35.B233 R4.F35.B219 R4.F35.B205 R4.F35.B177 R4.F35.B163 R4.F35.B149 R4.F35.B135 R4.F35.B117 R4.F35.B103 R4.F35.B89 R4.F35.B75 R4.F35.B47 R4.F35.B33 R4.F35.B19 R4.F35.B5 R4.F34.B254 R4.F34.B240 R4.F34.B226 R4.F34.B212 R4.F34.B184 R4.F34.B170 R4.F34.B156 R4.F34.B142 R4.F34.B124 R4.F34.B110 R4.F34.B96 R4.F34.B82 R4.F34.B54 R4.F34.B40 R4.F34.B26 R4.F34.B12 R4.F34.B247 R4.F34.B233 R4.F34.B219 R4.F34.B205 R4.F34.B177 R4.F34.B163 R4.F34.B149 R4.F34.B135 R4.F34.B117 R4.F34.B103 R4.F34.B89 R4.F34.B75 R4.F34.B47 R4.F34.B33 R4.F34.B19 R4.F34.B5 R4.F33.B254 R4.F33.B240 R4.F33.B226 R4.F33.B212 R4.F33.B184 R4.F33.B170 R4.F33.B156 R4.F33.B142 R4.F33.B124 R4.F33.B110 R4.F33.B96 R4.F33.B82 R4.F33.B54 R4.F33.B40 R4.F33.B26 R4.F33.B12 R4.F33.B247 R4.F33.B233 R4.F33.B219 R4.F33.B205 R4.F33.B177 R4.F33.B163 R4.F33.B149 R4.F33.B135 R4.F33.B117 R4.F33.B103 R4.F33.B89 R4.F33.B75 R4.F33.B47 R4.F33.B33 R4.F33.B19 R4.F33.B5 R4.F32.B254 R4.F32.B240 R4.F32.B226 R4.F32.B212 R4.F32.B184 R4.F32.B170 R4.F32.B156 R4.F32.B142 R4.F32.B124 R4.F32.B110 R4.F32.B96 R4.F32.B82 R4.F32.B54 R4.F32.B40 R4.F32.B26 R4.F32.B12 R4.F32.B247 R4.F32.B233 R4.F32.B219 R4.F32.B205 R4.F32.B177 R4.F32.B163 R4.F32.B149 R4.F32.B135 R4.F32.B117 R4.F32.B103 R4.F32.B89 R4.F32.B75 R4.F32.B47 R4.F32.B33 R4.F32.B19 R4.F32.B5 R4.F35.B255 R4.F35.B241 R4.F35.B227 R4.F35.B213 R4.F35.B185 R4.F35.B171 R4.F35.B157 R4.F35.B143 R4.F35.B125 R4.F35.B111 R4.F35.B97 R4.F35.B83 R4.F35.B55 R4.F35.B41 R4.F35.B27 R4.F35.B13 R4.F35.B248 R4.F35.B234 R4.F35.B220 R4.F35.B206 R4.F35.B178 R4.F35.B164 R4.F35.B150 R4.F35.B136 R4.F35.B118 R4.F35.B104 R4.F35.B90 R4.F35.B76 R4.F35.B48 R4.F35.B34 R4.F35.B20 R4.F35.B6 R4.F34.B255 R4.F34.B241 R4.F34.B227 R4.F34.B213 R4.F34.B185 R4.F34.B171 R4.F34.B157 R4.F34.B143 R4.F34.B125 R4.F34.B111 R4.F34.B97 R4.F34.B83 R4.F34.B55 R4.F34.B41 R4.F34.B27 R4.F34.B13 R4.F34.B248 R4.F34.B234 R4.F34.B220 R4.F34.B206 R4.F34.B178 R4.F34.B164 R4.F34.B150 R4.F34.B136 R4.F34.B118 R4.F34.B104 R4.F34.B90 R4.F34.B76 R4.F34.B48 R4.F34.B34 R4.F34.B20 R4.F34.B6 R4.F33.B255 R4.F33.B241 R4.F33.B227 R4.F33.B213 R4.F33.B185 R4.F33.B171 R4.F33.B157 R4.F33.B143 R4.F33.B125 R4.F33.B111 R4.F33.B97 R4.F33.B83 R4.F33.B55 R4.F33.B41 R4.F33.B27 R4.F33.B13 R4.F33.B248 R4.F33.B234 R4.F33.B220 R4.F33.B206 R4.F33.B178 R4.F33.B164 R4.F33.B150 R4.F33.B136 R4.F33.B118 R4.F33.B104 R4.F33.B90 R4.F33.B76 R4.F33.B48 R4.F33.B34 R4.F33.B20 R4.F33.B6 R4.F32.B255 R4.F32.B241 R4.F32.B227 R4.F32.B213 R4.F32.B185 R4.F32.B171 R4.F32.B157 R4.F32.B143 R4.F32.B125 R4.F32.B111 R4.F32.B97 R4.F32.B83 R4.F32.B55 R4.F32.B41 R4.F32.B27 R4.F32.B13 R4.F32.B248 R4.F32.B234 R4.F32.B220 R4.F32.B206 R4.F32.B178 R4.F32.B164 R4.F32.B150 R4.F32.B136 R4.F32.B118 R4.F32.B104 R4.F32.B90 R4.F32.B76 R4.F32.B48 R4.F32.B34 R4.F32.B20 R4.F32.B6 R4.F31.B249 R4.F31.B235 R4.F31.B221 R4.F31.B207 R4.F31.B179 R4.F31.B165 R4.F31.B151 R4.F31.B137 R4.F31.B119 R4.F31.B105 R4.F31.B91 R4.F31.B77 R4.F31.B49 R4.F31.B35 R4.F31.B21 R4.F31.B7 R4.F31.B242 R4.F31.B228 R4.F31.B214 R4.F31.B200 R4.F31.B172 R4.F31.B158 R4.F31.B144 R4.F31.B130 R4.F31.B112 R4.F31.B98 R4.F31.B84 R4.F31.B70 R4.F31.B42 R4.F31.B28 R4.F31.B14 R4.F31.B0 R4.F30.B249 R4.F30.B235 R4.F30.B221 R4.F30.B207 R4.F30.B179 R4.F30.B165 R4.F30.B151 R4.F30.B137 R4.F30.B119 R4.F30.B105 R4.F30.B91 R4.F30.B77 R4.F30.B49 R4.F30.B35 R4.F30.B21 R4.F30.B7 R4.F30.B242 R4.F30.B228 R4.F30.B214 R4.F30.B200 R4.F30.B172 R4.F30.B158 R4.F30.B144 R4.F30.B130 R4.F30.B112 R4.F30.B98 R4.F30.B84 R4.F30.B70 R4.F30.B42 R4.F30.B28 R4.F30.B14 R4.F30.B0 R4.F29.B249 R4.F29.B235 R4.F29.B221 R4.F29.B207 R4.F29.B179 R4.F29.B165 R4.F29.B151 R4.F29.B137 R4.F29.B119 R4.F29.B105 R4.F29.B91 R4.F29.B77 R4.F29.B49 R4.F29.B35 R4.F29.B21 R4.F29.B7 R4.F29.B242 R4.F29.B228 R4.F29.B214 R4.F29.B200 R4.F29.B172 R4.F29.B158 R4.F29.B144 R4.F29.B130 R4.F29.B112 R4.F29.B98 R4.F29.B84 R4.F29.B70 R4.F29.B42 R4.F29.B28 R4.F29.B14 R4.F29.B0 R4.F28.B249 R4.F28.B235 R4.F28.B221 R4.F28.B207 R4.F28.B179 R4.F28.B165 R4.F28.B151 R4.F28.B137 R4.F28.B119 R4.F28.B105 R4.F28.B91 R4.F28.B77 R4.F28.B49 R4.F28.B35 R4.F28.B21 R4.F28.B7 R4.F28.B242 R4.F28.B228 R4.F28.B214 R4.F28.B200 R4.F28.B172 R4.F28.B158 R4.F28.B144 R4.F28.B130 R4.F28.B112 R4.F28.B98 R4.F28.B84 R4.F28.B70 R4.F28.B42 R4.F28.B28 R4.F28.B14 R4.F28.B0 R4.F31.B250 R4.F31.B236 R4.F31.B222 R4.F31.B208 R4.F31.B180 R4.F31.B166 R4.F31.B152 R4.F31.B138 R4.F31.B120 R4.F31.B106 R4.F31.B92 R4.F31.B78 R4.F31.B50 R4.F31.B36 R4.F31.B22 R4.F31.B8 R4.F31.B243 R4.F31.B229 R4.F31.B215 R4.F31.B201 R4.F31.B173 R4.F31.B159 R4.F31.B145 R4.F31.B131 R4.F31.B113 R4.F31.B99 R4.F31.B85 R4.F31.B71 R4.F31.B43 R4.F31.B29 R4.F31.B15 R4.F31.B1 R4.F30.B250 R4.F30.B236 R4.F30.B222 R4.F30.B208 R4.F30.B180 R4.F30.B166 R4.F30.B152 R4.F30.B138 R4.F30.B120 R4.F30.B106 R4.F30.B92 R4.F30.B78 R4.F30.B50 R4.F30.B36 R4.F30.B22 R4.F30.B8 R4.F30.B243 R4.F30.B229 R4.F30.B215 R4.F30.B201 R4.F30.B173 R4.F30.B159 R4.F30.B145 R4.F30.B131 R4.F30.B113 R4.F30.B99 R4.F30.B85 R4.F30.B71 R4.F30.B43 R4.F30.B29 R4.F30.B15 R4.F30.B1 R4.F29.B250 R4.F29.B236 R4.F29.B222 R4.F29.B208 R4.F29.B180 R4.F29.B166 R4.F29.B152 R4.F29.B138 R4.F29.B120 R4.F29.B106 R4.F29.B92 R4.F29.B78 R4.F29.B50 R4.F29.B36 R4.F29.B22 R4.F29.B8 R4.F29.B243 R4.F29.B229 R4.F29.B215 R4.F29.B201 R4.F29.B173 R4.F29.B159 R4.F29.B145 R4.F29.B131 R4.F29.B113 R4.F29.B99 R4.F29.B85 R4.F29.B71 R4.F29.B43 R4.F29.B29 R4.F29.B15 R4.F29.B1 R4.F28.B250 R4.F28.B236 R4.F28.B222 R4.F28.B208 R4.F28.B180 R4.F28.B166 R4.F28.B152 R4.F28.B138 R4.F28.B120 R4.F28.B106 R4.F28.B92 R4.F28.B78 R4.F28.B50 R4.F28.B36 R4.F28.B22 R4.F28.B8 R4.F28.B243 R4.F28.B229 R4.F28.B215 R4.F28.B201 R4.F28.B173 R4.F28.B159 R4.F28.B145 R4.F28.B131 R4.F28.B113 R4.F28.B99 R4.F28.B85 R4.F28.B71 R4.F28.B43 R4.F28.B29 R4.F28.B15 R4.F28.B1 R4.F31.B251 R4.F31.B237 R4.F31.B223 R4.F31.B209 R4.F31.B181 R4.F31.B167 R4.F31.B153 R4.F31.B139 R4.F31.B121 R4.F31.B107 R4.F31.B93 R4.F31.B79 R4.F31.B51 R4.F31.B37 R4.F31.B23 R4.F31.B9 R4.F31.B244 R4.F31.B230 R4.F31.B216 R4.F31.B202 R4.F31.B174 R4.F31.B160 R4.F31.B146 R4.F31.B132 R4.F31.B114 R4.F31.B100 R4.F31.B86 R4.F31.B72 R4.F31.B44 R4.F31.B30 R4.F31.B16 R4.F31.B2 R4.F30.B251 R4.F30.B237 R4.F30.B223 R4.F30.B209 R4.F30.B181 R4.F30.B167 R4.F30.B153 R4.F30.B139 R4.F30.B121 R4.F30.B107 R4.F30.B93 R4.F30.B79 R4.F30.B51 R4.F30.B37 R4.F30.B23 R4.F30.B9 R4.F30.B244 R4.F30.B230 R4.F30.B216 R4.F30.B202 R4.F30.B174 R4.F30.B160 R4.F30.B146 R4.F30.B132 R4.F30.B114 R4.F30.B100 R4.F30.B86 R4.F30.B72 R4.F30.B44 R4.F30.B30 R4.F30.B16 R4.F30.B2 R4.F29.B251 R4.F29.B237 R4.F29.B223 R4.F29.B209 R4.F29.B181 R4.F29.B167 R4.F29.B153 R4.F29.B139 R4.F29.B121 R4.F29.B107 R4.F29.B93 R4.F29.B79 R4.F29.B51 R4.F29.B37 R4.F29.B23 R4.F29.B9 R4.F29.B244 R4.F29.B230 R4.F29.B216 R4.F29.B202 R4.F29.B174 R4.F29.B160 R4.F29.B146 R4.F29.B132 R4.F29.B114 R4.F29.B100 R4.F29.B86 R4.F29.B72 R4.F29.B44 R4.F29.B30 R4.F29.B16 R4.F29.B2 R4.F28.B251 R4.F28.B237 R4.F28.B223 R4.F28.B209 R4.F28.B181 R4.F28.B167 R4.F28.B153 R4.F28.B139 R4.F28.B121 R4.F28.B107 R4.F28.B93 R4.F28.B79 R4.F28.B51 R4.F28.B37 R4.F28.B23 R4.F28.B9 R4.F28.B244 R4.F28.B230 R4.F28.B216 R4.F28.B202 R4.F28.B174 R4.F28.B160 R4.F28.B146 R4.F28.B132 R4.F28.B114 R4.F28.B100 R4.F28.B86 R4.F28.B72 R4.F28.B44 R4.F28.B30 R4.F28.B16 R4.F28.B2 R4.F31.B252 R4.F31.B238 R4.F31.B224 R4.F31.B210 R4.F31.B182 R4.F31.B168 R4.F31.B154 R4.F31.B140 R4.F31.B122 R4.F31.B108 R4.F31.B94 R4.F31.B80 R4.F31.B52 R4.F31.B38 R4.F31.B24 R4.F31.B10 R4.F31.B245 R4.F31.B231 R4.F31.B217 R4.F31.B203 R4.F31.B175 R4.F31.B161 R4.F31.B147 R4.F31.B133 R4.F31.B115 R4.F31.B101 R4.F31.B87 R4.F31.B73 R4.F31.B45 R4.F31.B31 R4.F31.B17 R4.F31.B3 R4.F30.B252 R4.F30.B238 R4.F30.B224 R4.F30.B210 R4.F30.B182 R4.F30.B168 R4.F30.B154 R4.F30.B140 R4.F30.B122 R4.F30.B108 R4.F30.B94 R4.F30.B80 R4.F30.B52 R4.F30.B38 R4.F30.B24 R4.F30.B10 R4.F30.B245 R4.F30.B231 R4.F30.B217 R4.F30.B203 R4.F30.B175 R4.F30.B161 R4.F30.B147 R4.F30.B133 R4.F30.B115 R4.F30.B101 R4.F30.B87 R4.F30.B73 R4.F30.B45 R4.F30.B31 R4.F30.B17 R4.F30.B3 R4.F29.B252 R4.F29.B238 R4.F29.B224 R4.F29.B210 R4.F29.B182 R4.F29.B168 R4.F29.B154 R4.F29.B140 R4.F29.B122 R4.F29.B108 R4.F29.B94 R4.F29.B80 R4.F29.B52 R4.F29.B38 R4.F29.B24 R4.F29.B10 R4.F29.B245 R4.F29.B231 R4.F29.B217 R4.F29.B203 R4.F29.B175 R4.F29.B161 R4.F29.B147 R4.F29.B133 R4.F29.B115 R4.F29.B101 R4.F29.B87 R4.F29.B73 R4.F29.B45 R4.F29.B31 R4.F29.B17 R4.F29.B3 R4.F28.B252 R4.F28.B238 R4.F28.B224 R4.F28.B210 R4.F28.B182 R4.F28.B168 R4.F28.B154 R4.F28.B140 R4.F28.B122 R4.F28.B108 R4.F28.B94 R4.F28.B80 R4.F28.B52 R4.F28.B38 R4.F28.B24 R4.F28.B10 R4.F28.B245 R4.F28.B231 R4.F28.B217 R4.F28.B203 R4.F28.B175 R4.F28.B161 R4.F28.B147 R4.F28.B133 R4.F28.B115 R4.F28.B101 R4.F28.B87 R4.F28.B73 R4.F28.B45 R4.F28.B31 R4.F28.B17 R4.F28.B3 R4.F31.B253 R4.F31.B239 R4.F31.B225 R4.F31.B211 R4.F31.B183 R4.F31.B169 R4.F31.B155 R4.F31.B141 R4.F31.B123 R4.F31.B109 R4.F31.B95 R4.F31.B81 R4.F31.B53 R4.F31.B39 R4.F31.B25 R4.F31.B11 R4.F31.B246 R4.F31.B232 R4.F31.B218 R4.F31.B204 R4.F31.B176 R4.F31.B162 R4.F31.B148 R4.F31.B134 R4.F31.B116 R4.F31.B102 R4.F31.B88 R4.F31.B74 R4.F31.B46 R4.F31.B32 R4.F31.B18 R4.F31.B4 R4.F30.B253 R4.F30.B239 R4.F30.B225 R4.F30.B211 R4.F30.B183 R4.F30.B169 R4.F30.B155 R4.F30.B141 R4.F30.B123 R4.F30.B109 R4.F30.B95 R4.F30.B81 R4.F30.B53 R4.F30.B39 R4.F30.B25 R4.F30.B11 R4.F30.B246 R4.F30.B232 R4.F30.B218 R4.F30.B204 R4.F30.B176 R4.F30.B162 R4.F30.B148 R4.F30.B134 R4.F30.B116 R4.F30.B102 R4.F30.B88 R4.F30.B74 R4.F30.B46 R4.F30.B32 R4.F30.B18 R4.F30.B4 R4.F29.B253 R4.F29.B239 R4.F29.B225 R4.F29.B211 R4.F29.B183 R4.F29.B169 R4.F29.B155 R4.F29.B141 R4.F29.B123 R4.F29.B109 R4.F29.B95 R4.F29.B81 R4.F29.B53 R4.F29.B39 R4.F29.B25 R4.F29.B11 R4.F29.B246 R4.F29.B232 R4.F29.B218 R4.F29.B204 R4.F29.B176 R4.F29.B162 R4.F29.B148 R4.F29.B134 R4.F29.B116 R4.F29.B102 R4.F29.B88 R4.F29.B74 R4.F29.B46 R4.F29.B32 R4.F29.B18 R4.F29.B4 R4.F28.B253 R4.F28.B239 R4.F28.B225 R4.F28.B211 R4.F28.B183 R4.F28.B169 R4.F28.B155 R4.F28.B141 R4.F28.B123 R4.F28.B109 R4.F28.B95 R4.F28.B81 R4.F28.B53 R4.F28.B39 R4.F28.B25 R4.F28.B11 R4.F28.B246 R4.F28.B232 R4.F28.B218 R4.F28.B204 R4.F28.B176 R4.F28.B162 R4.F28.B148 R4.F28.B134 R4.F28.B116 R4.F28.B102 R4.F28.B88 R4.F28.B74 R4.F28.B46 R4.F28.B32 R4.F28.B18 R4.F28.B4 R4.F31.B254 R4.F31.B240 R4.F31.B226 R4.F31.B212 R4.F31.B184 R4.F31.B170 R4.F31.B156 R4.F31.B142 R4.F31.B124 R4.F31.B110 R4.F31.B96 R4.F31.B82 R4.F31.B54 R4.F31.B40 R4.F31.B26 R4.F31.B12 R4.F31.B247 R4.F31.B233 R4.F31.B219 R4.F31.B205 R4.F31.B177 R4.F31.B163 R4.F31.B149 R4.F31.B135 R4.F31.B117 R4.F31.B103 R4.F31.B89 R4.F31.B75 R4.F31.B47 R4.F31.B33 R4.F31.B19 R4.F31.B5 R4.F30.B254 R4.F30.B240 R4.F30.B226 R4.F30.B212 R4.F30.B184 R4.F30.B170 R4.F30.B156 R4.F30.B142 R4.F30.B124 R4.F30.B110 R4.F30.B96 R4.F30.B82 R4.F30.B54 R4.F30.B40 R4.F30.B26 R4.F30.B12 R4.F30.B247 R4.F30.B233 R4.F30.B219 R4.F30.B205 R4.F30.B177 R4.F30.B163 R4.F30.B149 R4.F30.B135 R4.F30.B117 R4.F30.B103 R4.F30.B89 R4.F30.B75 R4.F30.B47 R4.F30.B33 R4.F30.B19 R4.F30.B5 R4.F29.B254 R4.F29.B240 R4.F29.B226 R4.F29.B212 R4.F29.B184 R4.F29.B170 R4.F29.B156 R4.F29.B142 R4.F29.B124 R4.F29.B110 R4.F29.B96 R4.F29.B82 R4.F29.B54 R4.F29.B40 R4.F29.B26 R4.F29.B12 R4.F29.B247 R4.F29.B233 R4.F29.B219 R4.F29.B205 R4.F29.B177 R4.F29.B163 R4.F29.B149 R4.F29.B135 R4.F29.B117 R4.F29.B103 R4.F29.B89 R4.F29.B75 R4.F29.B47 R4.F29.B33 R4.F29.B19 R4.F29.B5 R4.F28.B254 R4.F28.B240 R4.F28.B226 R4.F28.B212 R4.F28.B184 R4.F28.B170 R4.F28.B156 R4.F28.B142 R4.F28.B124 R4.F28.B110 R4.F28.B96 R4.F28.B82 R4.F28.B54 R4.F28.B40 R4.F28.B26 R4.F28.B12 R4.F28.B247 R4.F28.B233 R4.F28.B219 R4.F28.B205 R4.F28.B177 R4.F28.B163 R4.F28.B149 R4.F28.B135 R4.F28.B117 R4.F28.B103 R4.F28.B89 R4.F28.B75 R4.F28.B47 R4.F28.B33 R4.F28.B19 R4.F28.B5 R4.F31.B255 R4.F31.B241 R4.F31.B227 R4.F31.B213 R4.F31.B185 R4.F31.B171 R4.F31.B157 R4.F31.B143 R4.F31.B125 R4.F31.B111 R4.F31.B97 R4.F31.B83 R4.F31.B55 R4.F31.B41 R4.F31.B27 R4.F31.B13 R4.F31.B248 R4.F31.B234 R4.F31.B220 R4.F31.B206 R4.F31.B178 R4.F31.B164 R4.F31.B150 R4.F31.B136 R4.F31.B118 R4.F31.B104 R4.F31.B90 R4.F31.B76 R4.F31.B48 R4.F31.B34 R4.F31.B20 R4.F31.B6 R4.F30.B255 R4.F30.B241 R4.F30.B227 R4.F30.B213 R4.F30.B185 R4.F30.B171 R4.F30.B157 R4.F30.B143 R4.F30.B125 R4.F30.B111 R4.F30.B97 R4.F30.B83 R4.F30.B55 R4.F30.B41 R4.F30.B27 R4.F30.B13 R4.F30.B248 R4.F30.B234 R4.F30.B220 R4.F30.B206 R4.F30.B178 R4.F30.B164 R4.F30.B150 R4.F30.B136 R4.F30.B118 R4.F30.B104 R4.F30.B90 R4.F30.B76 R4.F30.B48 R4.F30.B34 R4.F30.B20 R4.F30.B6 R4.F29.B255 R4.F29.B241 R4.F29.B227 R4.F29.B213 R4.F29.B185 R4.F29.B171 R4.F29.B157 R4.F29.B143 R4.F29.B125 R4.F29.B111 R4.F29.B97 R4.F29.B83 R4.F29.B55 R4.F29.B41 R4.F29.B27 R4.F29.B13 R4.F29.B248 R4.F29.B234 R4.F29.B220 R4.F29.B206 R4.F29.B178 R4.F29.B164 R4.F29.B150 R4.F29.B136 R4.F29.B118 R4.F29.B104 R4.F29.B90 R4.F29.B76 R4.F29.B48 R4.F29.B34 R4.F29.B20 R4.F29.B6 R4.F28.B255 R4.F28.B241 R4.F28.B227 R4.F28.B213 R4.F28.B185 R4.F28.B171 R4.F28.B157 R4.F28.B143 R4.F28.B125 R4.F28.B111 R4.F28.B97 R4.F28.B83 R4.F28.B55 R4.F28.B41 R4.F28.B27 R4.F28.B13 R4.F28.B248 R4.F28.B234 R4.F28.B220 R4.F28.B206 R4.F28.B178 R4.F28.B164 R4.F28.B150 R4.F28.B136 R4.F28.B118 R4.F28.B104 R4.F28.B90 R4.F28.B76 R4.F28.B48 R4.F28.B34 R4.F28.B20 R4.F28.B6 R4.F27.B249 R4.F27.B235 R4.F27.B221 R4.F27.B207 R4.F27.B179 R4.F27.B165 R4.F27.B151 R4.F27.B137 R4.F27.B119 R4.F27.B105 R4.F27.B91 R4.F27.B77 R4.F27.B49 R4.F27.B35 R4.F27.B21 R4.F27.B7 R4.F27.B242 R4.F27.B228 R4.F27.B214 R4.F27.B200 R4.F27.B172 R4.F27.B158 R4.F27.B144 R4.F27.B130 R4.F27.B112 R4.F27.B98 R4.F27.B84 R4.F27.B70 R4.F27.B42 R4.F27.B28 R4.F27.B14 R4.F27.B0 R4.F26.B249 R4.F26.B235 R4.F26.B221 R4.F26.B207 R4.F26.B179 R4.F26.B165 R4.F26.B151 R4.F26.B137 R4.F26.B119 R4.F26.B105 R4.F26.B91 R4.F26.B77 R4.F26.B49 R4.F26.B35 R4.F26.B21 R4.F26.B7 R4.F26.B242 R4.F26.B228 R4.F26.B214 R4.F26.B200 R4.F26.B172 R4.F26.B158 R4.F26.B144 R4.F26.B130 R4.F26.B112 R4.F26.B98 R4.F26.B84 R4.F26.B70 R4.F26.B42 R4.F26.B28 R4.F26.B14 R4.F26.B0 R4.F25.B249 R4.F25.B235 R4.F25.B221 R4.F25.B207 R4.F25.B179 R4.F25.B165 R4.F25.B151 R4.F25.B137 R4.F25.B119 R4.F25.B105 R4.F25.B91 R4.F25.B77 R4.F25.B49 R4.F25.B35 R4.F25.B21 R4.F25.B7 R4.F25.B242 R4.F25.B228 R4.F25.B214 R4.F25.B200 R4.F25.B172 R4.F25.B158 R4.F25.B144 R4.F25.B130 R4.F25.B112 R4.F25.B98 R4.F25.B84 R4.F25.B70 R4.F25.B42 R4.F25.B28 R4.F25.B14 R4.F25.B0 R4.F24.B249 R4.F24.B235 R4.F24.B221 R4.F24.B207 R4.F24.B179 R4.F24.B165 R4.F24.B151 R4.F24.B137 R4.F24.B119 R4.F24.B105 R4.F24.B91 R4.F24.B77 R4.F24.B49 R4.F24.B35 R4.F24.B21 R4.F24.B7 R4.F24.B242 R4.F24.B228 R4.F24.B214 R4.F24.B200 R4.F24.B172 R4.F24.B158 R4.F24.B144 R4.F24.B130 R4.F24.B112 R4.F24.B98 R4.F24.B84 R4.F24.B70 R4.F24.B42 R4.F24.B28 R4.F24.B14 R4.F24.B0 R4.F27.B250 R4.F27.B236 R4.F27.B222 R4.F27.B208 R4.F27.B180 R4.F27.B166 R4.F27.B152 R4.F27.B138 R4.F27.B120 R4.F27.B106 R4.F27.B92 R4.F27.B78 R4.F27.B50 R4.F27.B36 R4.F27.B22 R4.F27.B8 R4.F27.B243 R4.F27.B229 R4.F27.B215 R4.F27.B201 R4.F27.B173 R4.F27.B159 R4.F27.B145 R4.F27.B131 R4.F27.B113 R4.F27.B99 R4.F27.B85 R4.F27.B71 R4.F27.B43 R4.F27.B29 R4.F27.B15 R4.F27.B1 R4.F26.B250 R4.F26.B236 R4.F26.B222 R4.F26.B208 R4.F26.B180 R4.F26.B166 R4.F26.B152 R4.F26.B138 R4.F26.B120 R4.F26.B106 R4.F26.B92 R4.F26.B78 R4.F26.B50 R4.F26.B36 R4.F26.B22 R4.F26.B8 R4.F26.B243 R4.F26.B229 R4.F26.B215 R4.F26.B201 R4.F26.B173 R4.F26.B159 R4.F26.B145 R4.F26.B131 R4.F26.B113 R4.F26.B99 R4.F26.B85 R4.F26.B71 R4.F26.B43 R4.F26.B29 R4.F26.B15 R4.F26.B1 R4.F25.B250 R4.F25.B236 R4.F25.B222 R4.F25.B208 R4.F25.B180 R4.F25.B166 R4.F25.B152 R4.F25.B138 R4.F25.B120 R4.F25.B106 R4.F25.B92 R4.F25.B78 R4.F25.B50 R4.F25.B36 R4.F25.B22 R4.F25.B8 R4.F25.B243 R4.F25.B229 R4.F25.B215 R4.F25.B201 R4.F25.B173 R4.F25.B159 R4.F25.B145 R4.F25.B131 R4.F25.B113 R4.F25.B99 R4.F25.B85 R4.F25.B71 R4.F25.B43 R4.F25.B29 R4.F25.B15 R4.F25.B1 R4.F24.B250 R4.F24.B236 R4.F24.B222 R4.F24.B208 R4.F24.B180 R4.F24.B166 R4.F24.B152 R4.F24.B138 R4.F24.B120 R4.F24.B106 R4.F24.B92 R4.F24.B78 R4.F24.B50 R4.F24.B36 R4.F24.B22 R4.F24.B8 R4.F24.B243 R4.F24.B229 R4.F24.B215 R4.F24.B201 R4.F24.B173 R4.F24.B159 R4.F24.B145 R4.F24.B131 R4.F24.B113 R4.F24.B99 R4.F24.B85 R4.F24.B71 R4.F24.B43 R4.F24.B29 R4.F24.B15 R4.F24.B1 R4.F27.B251 R4.F27.B237 R4.F27.B223 R4.F27.B209 R4.F27.B181 R4.F27.B167 R4.F27.B153 R4.F27.B139 R4.F27.B121 R4.F27.B107 R4.F27.B93 R4.F27.B79 R4.F27.B51 R4.F27.B37 R4.F27.B23 R4.F27.B9 R4.F27.B244 R4.F27.B230 R4.F27.B216 R4.F27.B202 R4.F27.B174 R4.F27.B160 R4.F27.B146 R4.F27.B132 R4.F27.B114 R4.F27.B100 R4.F27.B86 R4.F27.B72 R4.F27.B44 R4.F27.B30 R4.F27.B16 R4.F27.B2 R4.F26.B251 R4.F26.B237 R4.F26.B223 R4.F26.B209 R4.F26.B181 R4.F26.B167 R4.F26.B153 R4.F26.B139 R4.F26.B121 R4.F26.B107 R4.F26.B93 R4.F26.B79 R4.F26.B51 R4.F26.B37 R4.F26.B23 R4.F26.B9 R4.F26.B244 R4.F26.B230 R4.F26.B216 R4.F26.B202 R4.F26.B174 R4.F26.B160 R4.F26.B146 R4.F26.B132 R4.F26.B114 R4.F26.B100 R4.F26.B86 R4.F26.B72 R4.F26.B44 R4.F26.B30 R4.F26.B16 R4.F26.B2 R4.F25.B251 R4.F25.B237 R4.F25.B223 R4.F25.B209 R4.F25.B181 R4.F25.B167 R4.F25.B153 R4.F25.B139 R4.F25.B121 R4.F25.B107 R4.F25.B93 R4.F25.B79 R4.F25.B51 R4.F25.B37 R4.F25.B23 R4.F25.B9 R4.F25.B244 R4.F25.B230 R4.F25.B216 R4.F25.B202 R4.F25.B174 R4.F25.B160 R4.F25.B146 R4.F25.B132 R4.F25.B114 R4.F25.B100 R4.F25.B86 R4.F25.B72 R4.F25.B44 R4.F25.B30 R4.F25.B16 R4.F25.B2 R4.F24.B251 R4.F24.B237 R4.F24.B223 R4.F24.B209 R4.F24.B181 R4.F24.B167 R4.F24.B153 R4.F24.B139 R4.F24.B121 R4.F24.B107 R4.F24.B93 R4.F24.B79 R4.F24.B51 R4.F24.B37 R4.F24.B23 R4.F24.B9 R4.F24.B244 R4.F24.B230 R4.F24.B216 R4.F24.B202 R4.F24.B174 R4.F24.B160 R4.F24.B146 R4.F24.B132 R4.F24.B114 R4.F24.B100 R4.F24.B86 R4.F24.B72 R4.F24.B44 R4.F24.B30 R4.F24.B16 R4.F24.B2 R4.F27.B252 R4.F27.B238 R4.F27.B224 R4.F27.B210 R4.F27.B182 R4.F27.B168 R4.F27.B154 R4.F27.B140 R4.F27.B122 R4.F27.B108 R4.F27.B94 R4.F27.B80 R4.F27.B52 R4.F27.B38 R4.F27.B24 R4.F27.B10 R4.F27.B245 R4.F27.B231 R4.F27.B217 R4.F27.B203 R4.F27.B175 R4.F27.B161 R4.F27.B147 R4.F27.B133 R4.F27.B115 R4.F27.B101 R4.F27.B87 R4.F27.B73 R4.F27.B45 R4.F27.B31 R4.F27.B17 R4.F27.B3 R4.F26.B252 R4.F26.B238 R4.F26.B224 R4.F26.B210 R4.F26.B182 R4.F26.B168 R4.F26.B154 R4.F26.B140 R4.F26.B122 R4.F26.B108 R4.F26.B94 R4.F26.B80 R4.F26.B52 R4.F26.B38 R4.F26.B24 R4.F26.B10 R4.F26.B245 R4.F26.B231 R4.F26.B217 R4.F26.B203 R4.F26.B175 R4.F26.B161 R4.F26.B147 R4.F26.B133 R4.F26.B115 R4.F26.B101 R4.F26.B87 R4.F26.B73 R4.F26.B45 R4.F26.B31 R4.F26.B17 R4.F26.B3 R4.F25.B252 R4.F25.B238 R4.F25.B224 R4.F25.B210 R4.F25.B182 R4.F25.B168 R4.F25.B154 R4.F25.B140 R4.F25.B122 R4.F25.B108 R4.F25.B94 R4.F25.B80 R4.F25.B52 R4.F25.B38 R4.F25.B24 R4.F25.B10 R4.F25.B245 R4.F25.B231 R4.F25.B217 R4.F25.B203 R4.F25.B175 R4.F25.B161 R4.F25.B147 R4.F25.B133 R4.F25.B115 R4.F25.B101 R4.F25.B87 R4.F25.B73 R4.F25.B45 R4.F25.B31 R4.F25.B17 R4.F25.B3 R4.F24.B252 R4.F24.B238 R4.F24.B224 R4.F24.B210 R4.F24.B182 R4.F24.B168 R4.F24.B154 R4.F24.B140 R4.F24.B122 R4.F24.B108 R4.F24.B94 R4.F24.B80 R4.F24.B52 R4.F24.B38 R4.F24.B24 R4.F24.B10 R4.F24.B245 R4.F24.B231 R4.F24.B217 R4.F24.B203 R4.F24.B175 R4.F24.B161 R4.F24.B147 R4.F24.B133 R4.F24.B115 R4.F24.B101 R4.F24.B87 R4.F24.B73 R4.F24.B45 R4.F24.B31 R4.F24.B17 R4.F24.B3 R4.F27.B253 R4.F27.B239 R4.F27.B225 R4.F27.B211 R4.F27.B183 R4.F27.B169 R4.F27.B155 R4.F27.B141 R4.F27.B123 R4.F27.B109 R4.F27.B95 R4.F27.B81 R4.F27.B53 R4.F27.B39 R4.F27.B25 R4.F27.B11 R4.F27.B246 R4.F27.B232 R4.F27.B218 R4.F27.B204 R4.F27.B176 R4.F27.B162 R4.F27.B148 R4.F27.B134 R4.F27.B116 R4.F27.B102 R4.F27.B88 R4.F27.B74 R4.F27.B46 R4.F27.B32 R4.F27.B18 R4.F27.B4 R4.F26.B253 R4.F26.B239 R4.F26.B225 R4.F26.B211 R4.F26.B183 R4.F26.B169 R4.F26.B155 R4.F26.B141 R4.F26.B123 R4.F26.B109 R4.F26.B95 R4.F26.B81 R4.F26.B53 R4.F26.B39 R4.F26.B25 R4.F26.B11 R4.F26.B246 R4.F26.B232 R4.F26.B218 R4.F26.B204 R4.F26.B176 R4.F26.B162 R4.F26.B148 R4.F26.B134 R4.F26.B116 R4.F26.B102 R4.F26.B88 R4.F26.B74 R4.F26.B46 R4.F26.B32 R4.F26.B18 R4.F26.B4 R4.F25.B253 R4.F25.B239 R4.F25.B225 R4.F25.B211 R4.F25.B183 R4.F25.B169 R4.F25.B155 R4.F25.B141 R4.F25.B123 R4.F25.B109 R4.F25.B95 R4.F25.B81 R4.F25.B53 R4.F25.B39 R4.F25.B25 R4.F25.B11 R4.F25.B246 R4.F25.B232 R4.F25.B218 R4.F25.B204 R4.F25.B176 R4.F25.B162 R4.F25.B148 R4.F25.B134 R4.F25.B116 R4.F25.B102 R4.F25.B88 R4.F25.B74 R4.F25.B46 R4.F25.B32 R4.F25.B18 R4.F25.B4 R4.F24.B253 R4.F24.B239 R4.F24.B225 R4.F24.B211 R4.F24.B183 R4.F24.B169 R4.F24.B155 R4.F24.B141 R4.F24.B123 R4.F24.B109 R4.F24.B95 R4.F24.B81 R4.F24.B53 R4.F24.B39 R4.F24.B25 R4.F24.B11 R4.F24.B246 R4.F24.B232 R4.F24.B218 R4.F24.B204 R4.F24.B176 R4.F24.B162 R4.F24.B148 R4.F24.B134 R4.F24.B116 R4.F24.B102 R4.F24.B88 R4.F24.B74 R4.F24.B46 R4.F24.B32 R4.F24.B18 R4.F24.B4 R4.F27.B254 R4.F27.B240 R4.F27.B226 R4.F27.B212 R4.F27.B184 R4.F27.B170 R4.F27.B156 R4.F27.B142 R4.F27.B124 R4.F27.B110 R4.F27.B96 R4.F27.B82 R4.F27.B54 R4.F27.B40 R4.F27.B26 R4.F27.B12 R4.F27.B247 R4.F27.B233 R4.F27.B219 R4.F27.B205 R4.F27.B177 R4.F27.B163 R4.F27.B149 R4.F27.B135 R4.F27.B117 R4.F27.B103 R4.F27.B89 R4.F27.B75 R4.F27.B47 R4.F27.B33 R4.F27.B19 R4.F27.B5 R4.F26.B254 R4.F26.B240 R4.F26.B226 R4.F26.B212 R4.F26.B184 R4.F26.B170 R4.F26.B156 R4.F26.B142 R4.F26.B124 R4.F26.B110 R4.F26.B96 R4.F26.B82 R4.F26.B54 R4.F26.B40 R4.F26.B26 R4.F26.B12 R4.F26.B247 R4.F26.B233 R4.F26.B219 R4.F26.B205 R4.F26.B177 R4.F26.B163 R4.F26.B149 R4.F26.B135 R4.F26.B117 R4.F26.B103 R4.F26.B89 R4.F26.B75 R4.F26.B47 R4.F26.B33 R4.F26.B19 R4.F26.B5 R4.F25.B254 R4.F25.B240 R4.F25.B226 R4.F25.B212 R4.F25.B184 R4.F25.B170 R4.F25.B156 R4.F25.B142 R4.F25.B124 R4.F25.B110 R4.F25.B96 R4.F25.B82 R4.F25.B54 R4.F25.B40 R4.F25.B26 R4.F25.B12 R4.F25.B247 R4.F25.B233 R4.F25.B219 R4.F25.B205 R4.F25.B177 R4.F25.B163 R4.F25.B149 R4.F25.B135 R4.F25.B117 R4.F25.B103 R4.F25.B89 R4.F25.B75 R4.F25.B47 R4.F25.B33 R4.F25.B19 R4.F25.B5 R4.F24.B254 R4.F24.B240 R4.F24.B226 R4.F24.B212 R4.F24.B184 R4.F24.B170 R4.F24.B156 R4.F24.B142 R4.F24.B124 R4.F24.B110 R4.F24.B96 R4.F24.B82 R4.F24.B54 R4.F24.B40 R4.F24.B26 R4.F24.B12 R4.F24.B247 R4.F24.B233 R4.F24.B219 R4.F24.B205 R4.F24.B177 R4.F24.B163 R4.F24.B149 R4.F24.B135 R4.F24.B117 R4.F24.B103 R4.F24.B89 R4.F24.B75 R4.F24.B47 R4.F24.B33 R4.F24.B19 R4.F24.B5 R4.F27.B255 R4.F27.B241 R4.F27.B227 R4.F27.B213 R4.F27.B185 R4.F27.B171 R4.F27.B157 R4.F27.B143 R4.F27.B125 R4.F27.B111 R4.F27.B97 R4.F27.B83 R4.F27.B55 R4.F27.B41 R4.F27.B27 R4.F27.B13 R4.F27.B248 R4.F27.B234 R4.F27.B220 R4.F27.B206 R4.F27.B178 R4.F27.B164 R4.F27.B150 R4.F27.B136 R4.F27.B118 R4.F27.B104 R4.F27.B90 R4.F27.B76 R4.F27.B48 R4.F27.B34 R4.F27.B20 R4.F27.B6 R4.F26.B255 R4.F26.B241 R4.F26.B227 R4.F26.B213 R4.F26.B185 R4.F26.B171 R4.F26.B157 R4.F26.B143 R4.F26.B125 R4.F26.B111 R4.F26.B97 R4.F26.B83 R4.F26.B55 R4.F26.B41 R4.F26.B27 R4.F26.B13 R4.F26.B248 R4.F26.B234 R4.F26.B220 R4.F26.B206 R4.F26.B178 R4.F26.B164 R4.F26.B150 R4.F26.B136 R4.F26.B118 R4.F26.B104 R4.F26.B90 R4.F26.B76 R4.F26.B48 R4.F26.B34 R4.F26.B20 R4.F26.B6 R4.F25.B255 R4.F25.B241 R4.F25.B227 R4.F25.B213 R4.F25.B185 R4.F25.B171 R4.F25.B157 R4.F25.B143 R4.F25.B125 R4.F25.B111 R4.F25.B97 R4.F25.B83 R4.F25.B55 R4.F25.B41 R4.F25.B27 R4.F25.B13 R4.F25.B248 R4.F25.B234 R4.F25.B220 R4.F25.B206 R4.F25.B178 R4.F25.B164 R4.F25.B150 R4.F25.B136 R4.F25.B118 R4.F25.B104 R4.F25.B90 R4.F25.B76 R4.F25.B48 R4.F25.B34 R4.F25.B20 R4.F25.B6 R4.F24.B255 R4.F24.B241 R4.F24.B227 R4.F24.B213 R4.F24.B185 R4.F24.B171 R4.F24.B157 R4.F24.B143 R4.F24.B125 R4.F24.B111 R4.F24.B97 R4.F24.B83 R4.F24.B55 R4.F24.B41 R4.F24.B27 R4.F24.B13 R4.F24.B248 R4.F24.B234 R4.F24.B220 R4.F24.B206 R4.F24.B178 R4.F24.B164 R4.F24.B150 R4.F24.B136 R4.F24.B118 R4.F24.B104 R4.F24.B90 R4.F24.B76 R4.F24.B48 R4.F24.B34 R4.F24.B20 R4.F24.B6 R4.F23.B249 R4.F23.B235 R4.F23.B221 R4.F23.B207 R4.F23.B179 R4.F23.B165 R4.F23.B151 R4.F23.B137 R4.F23.B119 R4.F23.B105 R4.F23.B91 R4.F23.B77 R4.F23.B49 R4.F23.B35 R4.F23.B21 R4.F23.B7 R4.F23.B242 R4.F23.B228 R4.F23.B214 R4.F23.B200 R4.F23.B172 R4.F23.B158 R4.F23.B144 R4.F23.B130 R4.F23.B112 R4.F23.B98 R4.F23.B84 R4.F23.B70 R4.F23.B42 R4.F23.B28 R4.F23.B14 R4.F23.B0 R4.F22.B249 R4.F22.B235 R4.F22.B221 R4.F22.B207 R4.F22.B179 R4.F22.B165 R4.F22.B151 R4.F22.B137 R4.F22.B119 R4.F22.B105 R4.F22.B91 R4.F22.B77 R4.F22.B49 R4.F22.B35 R4.F22.B21 R4.F22.B7 R4.F22.B242 R4.F22.B228 R4.F22.B214 R4.F22.B200 R4.F22.B172 R4.F22.B158 R4.F22.B144 R4.F22.B130 R4.F22.B112 R4.F22.B98 R4.F22.B84 R4.F22.B70 R4.F22.B42 R4.F22.B28 R4.F22.B14 R4.F22.B0 R4.F21.B249 R4.F21.B235 R4.F21.B221 R4.F21.B207 R4.F21.B179 R4.F21.B165 R4.F21.B151 R4.F21.B137 R4.F21.B119 R4.F21.B105 R4.F21.B91 R4.F21.B77 R4.F21.B49 R4.F21.B35 R4.F21.B21 R4.F21.B7 R4.F21.B242 R4.F21.B228 R4.F21.B214 R4.F21.B200 R4.F21.B172 R4.F21.B158 R4.F21.B144 R4.F21.B130 R4.F21.B112 R4.F21.B98 R4.F21.B84 R4.F21.B70 R4.F21.B42 R4.F21.B28 R4.F21.B14 R4.F21.B0 R4.F20.B249 R4.F20.B235 R4.F20.B221 R4.F20.B207 R4.F20.B179 R4.F20.B165 R4.F20.B151 R4.F20.B137 R4.F20.B119 R4.F20.B105 R4.F20.B91 R4.F20.B77 R4.F20.B49 R4.F20.B35 R4.F20.B21 R4.F20.B7 R4.F20.B242 R4.F20.B228 R4.F20.B214 R4.F20.B200 R4.F20.B172 R4.F20.B158 R4.F20.B144 R4.F20.B130 R4.F20.B112 R4.F20.B98 R4.F20.B84 R4.F20.B70 R4.F20.B42 R4.F20.B28 R4.F20.B14 R4.F20.B0 R4.F23.B250 R4.F23.B236 R4.F23.B222 R4.F23.B208 R4.F23.B180 R4.F23.B166 R4.F23.B152 R4.F23.B138 R4.F23.B120 R4.F23.B106 R4.F23.B92 R4.F23.B78 R4.F23.B50 R4.F23.B36 R4.F23.B22 R4.F23.B8 R4.F23.B243 R4.F23.B229 R4.F23.B215 R4.F23.B201 R4.F23.B173 R4.F23.B159 R4.F23.B145 R4.F23.B131 R4.F23.B113 R4.F23.B99 R4.F23.B85 R4.F23.B71 R4.F23.B43 R4.F23.B29 R4.F23.B15 R4.F23.B1 R4.F22.B250 R4.F22.B236 R4.F22.B222 R4.F22.B208 R4.F22.B180 R4.F22.B166 R4.F22.B152 R4.F22.B138 R4.F22.B120 R4.F22.B106 R4.F22.B92 R4.F22.B78 R4.F22.B50 R4.F22.B36 R4.F22.B22 R4.F22.B8 R4.F22.B243 R4.F22.B229 R4.F22.B215 R4.F22.B201 R4.F22.B173 R4.F22.B159 R4.F22.B145 R4.F22.B131 R4.F22.B113 R4.F22.B99 R4.F22.B85 R4.F22.B71 R4.F22.B43 R4.F22.B29 R4.F22.B15 R4.F22.B1 R4.F21.B250 R4.F21.B236 R4.F21.B222 R4.F21.B208 R4.F21.B180 R4.F21.B166 R4.F21.B152 R4.F21.B138 R4.F21.B120 R4.F21.B106 R4.F21.B92 R4.F21.B78 R4.F21.B50 R4.F21.B36 R4.F21.B22 R4.F21.B8 R4.F21.B243 R4.F21.B229 R4.F21.B215 R4.F21.B201 R4.F21.B173 R4.F21.B159 R4.F21.B145 R4.F21.B131 R4.F21.B113 R4.F21.B99 R4.F21.B85 R4.F21.B71 R4.F21.B43 R4.F21.B29 R4.F21.B15 R4.F21.B1 R4.F20.B250 R4.F20.B236 R4.F20.B222 R4.F20.B208 R4.F20.B180 R4.F20.B166 R4.F20.B152 R4.F20.B138 R4.F20.B120 R4.F20.B106 R4.F20.B92 R4.F20.B78 R4.F20.B50 R4.F20.B36 R4.F20.B22 R4.F20.B8 R4.F20.B243 R4.F20.B229 R4.F20.B215 R4.F20.B201 R4.F20.B173 R4.F20.B159 R4.F20.B145 R4.F20.B131 R4.F20.B113 R4.F20.B99 R4.F20.B85 R4.F20.B71 R4.F20.B43 R4.F20.B29 R4.F20.B15 R4.F20.B1 R4.F23.B251 R4.F23.B237 R4.F23.B223 R4.F23.B209 R4.F23.B181 R4.F23.B167 R4.F23.B153 R4.F23.B139 R4.F23.B121 R4.F23.B107 R4.F23.B93 R4.F23.B79 R4.F23.B51 R4.F23.B37 R4.F23.B23 R4.F23.B9 R4.F23.B244 R4.F23.B230 R4.F23.B216 R4.F23.B202 R4.F23.B174 R4.F23.B160 R4.F23.B146 R4.F23.B132 R4.F23.B114 R4.F23.B100 R4.F23.B86 R4.F23.B72 R4.F23.B44 R4.F23.B30 R4.F23.B16 R4.F23.B2 R4.F22.B251 R4.F22.B237 R4.F22.B223 R4.F22.B209 R4.F22.B181 R4.F22.B167 R4.F22.B153 R4.F22.B139 R4.F22.B121 R4.F22.B107 R4.F22.B93 R4.F22.B79 R4.F22.B51 R4.F22.B37 R4.F22.B23 R4.F22.B9 R4.F22.B244 R4.F22.B230 R4.F22.B216 R4.F22.B202 R4.F22.B174 R4.F22.B160 R4.F22.B146 R4.F22.B132 R4.F22.B114 R4.F22.B100 R4.F22.B86 R4.F22.B72 R4.F22.B44 R4.F22.B30 R4.F22.B16 R4.F22.B2 R4.F21.B251 R4.F21.B237 R4.F21.B223 R4.F21.B209 R4.F21.B181 R4.F21.B167 R4.F21.B153 R4.F21.B139 R4.F21.B121 R4.F21.B107 R4.F21.B93 R4.F21.B79 R4.F21.B51 R4.F21.B37 R4.F21.B23 R4.F21.B9 R4.F21.B244 R4.F21.B230 R4.F21.B216 R4.F21.B202 R4.F21.B174 R4.F21.B160 R4.F21.B146 R4.F21.B132 R4.F21.B114 R4.F21.B100 R4.F21.B86 R4.F21.B72 R4.F21.B44 R4.F21.B30 R4.F21.B16 R4.F21.B2 R4.F20.B251 R4.F20.B237 R4.F20.B223 R4.F20.B209 R4.F20.B181 R4.F20.B167 R4.F20.B153 R4.F20.B139 R4.F20.B121 R4.F20.B107 R4.F20.B93 R4.F20.B79 R4.F20.B51 R4.F20.B37 R4.F20.B23 R4.F20.B9 R4.F20.B244 R4.F20.B230 R4.F20.B216 R4.F20.B202 R4.F20.B174 R4.F20.B160 R4.F20.B146 R4.F20.B132 R4.F20.B114 R4.F20.B100 R4.F20.B86 R4.F20.B72 R4.F20.B44 R4.F20.B30 R4.F20.B16 R4.F20.B2 R4.F23.B252 R4.F23.B238 R4.F23.B224 R4.F23.B210 R4.F23.B182 R4.F23.B168 R4.F23.B154 R4.F23.B140 R4.F23.B122 R4.F23.B108 R4.F23.B94 R4.F23.B80 R4.F23.B52 R4.F23.B38 R4.F23.B24 R4.F23.B10 R4.F23.B245 R4.F23.B231 R4.F23.B217 R4.F23.B203 R4.F23.B175 R4.F23.B161 R4.F23.B147 R4.F23.B133 R4.F23.B115 R4.F23.B101 R4.F23.B87 R4.F23.B73 R4.F23.B45 R4.F23.B31 R4.F23.B17 R4.F23.B3 R4.F22.B252 R4.F22.B238 R4.F22.B224 R4.F22.B210 R4.F22.B182 R4.F22.B168 R4.F22.B154 R4.F22.B140 R4.F22.B122 R4.F22.B108 R4.F22.B94 R4.F22.B80 R4.F22.B52 R4.F22.B38 R4.F22.B24 R4.F22.B10 R4.F22.B245 R4.F22.B231 R4.F22.B217 R4.F22.B203 R4.F22.B175 R4.F22.B161 R4.F22.B147 R4.F22.B133 R4.F22.B115 R4.F22.B101 R4.F22.B87 R4.F22.B73 R4.F22.B45 R4.F22.B31 R4.F22.B17 R4.F22.B3 R4.F21.B252 R4.F21.B238 R4.F21.B224 R4.F21.B210 R4.F21.B182 R4.F21.B168 R4.F21.B154 R4.F21.B140 R4.F21.B122 R4.F21.B108 R4.F21.B94 R4.F21.B80 R4.F21.B52 R4.F21.B38 R4.F21.B24 R4.F21.B10 R4.F21.B245 R4.F21.B231 R4.F21.B217 R4.F21.B203 R4.F21.B175 R4.F21.B161 R4.F21.B147 R4.F21.B133 R4.F21.B115 R4.F21.B101 R4.F21.B87 R4.F21.B73 R4.F21.B45 R4.F21.B31 R4.F21.B17 R4.F21.B3 R4.F20.B252 R4.F20.B238 R4.F20.B224 R4.F20.B210 R4.F20.B182 R4.F20.B168 R4.F20.B154 R4.F20.B140 R4.F20.B122 R4.F20.B108 R4.F20.B94 R4.F20.B80 R4.F20.B52 R4.F20.B38 R4.F20.B24 R4.F20.B10 R4.F20.B245 R4.F20.B231 R4.F20.B217 R4.F20.B203 R4.F20.B175 R4.F20.B161 R4.F20.B147 R4.F20.B133 R4.F20.B115 R4.F20.B101 R4.F20.B87 R4.F20.B73 R4.F20.B45 R4.F20.B31 R4.F20.B17 R4.F20.B3 R4.F23.B253 R4.F23.B239 R4.F23.B225 R4.F23.B211 R4.F23.B183 R4.F23.B169 R4.F23.B155 R4.F23.B141 R4.F23.B123 R4.F23.B109 R4.F23.B95 R4.F23.B81 R4.F23.B53 R4.F23.B39 R4.F23.B25 R4.F23.B11 R4.F23.B246 R4.F23.B232 R4.F23.B218 R4.F23.B204 R4.F23.B176 R4.F23.B162 R4.F23.B148 R4.F23.B134 R4.F23.B116 R4.F23.B102 R4.F23.B88 R4.F23.B74 R4.F23.B46 R4.F23.B32 R4.F23.B18 R4.F23.B4 R4.F22.B253 R4.F22.B239 R4.F22.B225 R4.F22.B211 R4.F22.B183 R4.F22.B169 R4.F22.B155 R4.F22.B141 R4.F22.B123 R4.F22.B109 R4.F22.B95 R4.F22.B81 R4.F22.B53 R4.F22.B39 R4.F22.B25 R4.F22.B11 R4.F22.B246 R4.F22.B232 R4.F22.B218 R4.F22.B204 R4.F22.B176 R4.F22.B162 R4.F22.B148 R4.F22.B134 R4.F22.B116 R4.F22.B102 R4.F22.B88 R4.F22.B74 R4.F22.B46 R4.F22.B32 R4.F22.B18 R4.F22.B4 R4.F21.B253 R4.F21.B239 R4.F21.B225 R4.F21.B211 R4.F21.B183 R4.F21.B169 R4.F21.B155 R4.F21.B141 R4.F21.B123 R4.F21.B109 R4.F21.B95 R4.F21.B81 R4.F21.B53 R4.F21.B39 R4.F21.B25 R4.F21.B11 R4.F21.B246 R4.F21.B232 R4.F21.B218 R4.F21.B204 R4.F21.B176 R4.F21.B162 R4.F21.B148 R4.F21.B134 R4.F21.B116 R4.F21.B102 R4.F21.B88 R4.F21.B74 R4.F21.B46 R4.F21.B32 R4.F21.B18 R4.F21.B4 R4.F20.B253 R4.F20.B239 R4.F20.B225 R4.F20.B211 R4.F20.B183 R4.F20.B169 R4.F20.B155 R4.F20.B141 R4.F20.B123 R4.F20.B109 R4.F20.B95 R4.F20.B81 R4.F20.B53 R4.F20.B39 R4.F20.B25 R4.F20.B11 R4.F20.B246 R4.F20.B232 R4.F20.B218 R4.F20.B204 R4.F20.B176 R4.F20.B162 R4.F20.B148 R4.F20.B134 R4.F20.B116 R4.F20.B102 R4.F20.B88 R4.F20.B74 R4.F20.B46 R4.F20.B32 R4.F20.B18 R4.F20.B4 R4.F23.B254 R4.F23.B240 R4.F23.B226 R4.F23.B212 R4.F23.B184 R4.F23.B170 R4.F23.B156 R4.F23.B142 R4.F23.B124 R4.F23.B110 R4.F23.B96 R4.F23.B82 R4.F23.B54 R4.F23.B40 R4.F23.B26 R4.F23.B12 R4.F23.B247 R4.F23.B233 R4.F23.B219 R4.F23.B205 R4.F23.B177 R4.F23.B163 R4.F23.B149 R4.F23.B135 R4.F23.B117 R4.F23.B103 R4.F23.B89 R4.F23.B75 R4.F23.B47 R4.F23.B33 R4.F23.B19 R4.F23.B5 R4.F22.B254 R4.F22.B240 R4.F22.B226 R4.F22.B212 R4.F22.B184 R4.F22.B170 R4.F22.B156 R4.F22.B142 R4.F22.B124 R4.F22.B110 R4.F22.B96 R4.F22.B82 R4.F22.B54 R4.F22.B40 R4.F22.B26 R4.F22.B12 R4.F22.B247 R4.F22.B233 R4.F22.B219 R4.F22.B205 R4.F22.B177 R4.F22.B163 R4.F22.B149 R4.F22.B135 R4.F22.B117 R4.F22.B103 R4.F22.B89 R4.F22.B75 R4.F22.B47 R4.F22.B33 R4.F22.B19 R4.F22.B5 R4.F21.B254 R4.F21.B240 R4.F21.B226 R4.F21.B212 R4.F21.B184 R4.F21.B170 R4.F21.B156 R4.F21.B142 R4.F21.B124 R4.F21.B110 R4.F21.B96 R4.F21.B82 R4.F21.B54 R4.F21.B40 R4.F21.B26 R4.F21.B12 R4.F21.B247 R4.F21.B233 R4.F21.B219 R4.F21.B205 R4.F21.B177 R4.F21.B163 R4.F21.B149 R4.F21.B135 R4.F21.B117 R4.F21.B103 R4.F21.B89 R4.F21.B75 R4.F21.B47 R4.F21.B33 R4.F21.B19 R4.F21.B5 R4.F20.B254 R4.F20.B240 R4.F20.B226 R4.F20.B212 R4.F20.B184 R4.F20.B170 R4.F20.B156 R4.F20.B142 R4.F20.B124 R4.F20.B110 R4.F20.B96 R4.F20.B82 R4.F20.B54 R4.F20.B40 R4.F20.B26 R4.F20.B12 R4.F20.B247 R4.F20.B233 R4.F20.B219 R4.F20.B205 R4.F20.B177 R4.F20.B163 R4.F20.B149 R4.F20.B135 R4.F20.B117 R4.F20.B103 R4.F20.B89 R4.F20.B75 R4.F20.B47 R4.F20.B33 R4.F20.B19 R4.F20.B5 R4.F23.B255 R4.F23.B241 R4.F23.B227 R4.F23.B213 R4.F23.B185 R4.F23.B171 R4.F23.B157 R4.F23.B143 R4.F23.B125 R4.F23.B111 R4.F23.B97 R4.F23.B83 R4.F23.B55 R4.F23.B41 R4.F23.B27 R4.F23.B13 R4.F23.B248 R4.F23.B234 R4.F23.B220 R4.F23.B206 R4.F23.B178 R4.F23.B164 R4.F23.B150 R4.F23.B136 R4.F23.B118 R4.F23.B104 R4.F23.B90 R4.F23.B76 R4.F23.B48 R4.F23.B34 R4.F23.B20 R4.F23.B6 R4.F22.B255 R4.F22.B241 R4.F22.B227 R4.F22.B213 R4.F22.B185 R4.F22.B171 R4.F22.B157 R4.F22.B143 R4.F22.B125 R4.F22.B111 R4.F22.B97 R4.F22.B83 R4.F22.B55 R4.F22.B41 R4.F22.B27 R4.F22.B13 R4.F22.B248 R4.F22.B234 R4.F22.B220 R4.F22.B206 R4.F22.B178 R4.F22.B164 R4.F22.B150 R4.F22.B136 R4.F22.B118 R4.F22.B104 R4.F22.B90 R4.F22.B76 R4.F22.B48 R4.F22.B34 R4.F22.B20 R4.F22.B6 R4.F21.B255 R4.F21.B241 R4.F21.B227 R4.F21.B213 R4.F21.B185 R4.F21.B171 R4.F21.B157 R4.F21.B143 R4.F21.B125 R4.F21.B111 R4.F21.B97 R4.F21.B83 R4.F21.B55 R4.F21.B41 R4.F21.B27 R4.F21.B13 R4.F21.B248 R4.F21.B234 R4.F21.B220 R4.F21.B206 R4.F21.B178 R4.F21.B164 R4.F21.B150 R4.F21.B136 R4.F21.B118 R4.F21.B104 R4.F21.B90 R4.F21.B76 R4.F21.B48 R4.F21.B34 R4.F21.B20 R4.F21.B6 R4.F20.B255 R4.F20.B241 R4.F20.B227 R4.F20.B213 R4.F20.B185 R4.F20.B171 R4.F20.B157 R4.F20.B143 R4.F20.B125 R4.F20.B111 R4.F20.B97 R4.F20.B83 R4.F20.B55 R4.F20.B41 R4.F20.B27 R4.F20.B13 R4.F20.B248 R4.F20.B234 R4.F20.B220 R4.F20.B206 R4.F20.B178 R4.F20.B164 R4.F20.B150 R4.F20.B136 R4.F20.B118 R4.F20.B104 R4.F20.B90 R4.F20.B76 R4.F20.B48 R4.F20.B34 R4.F20.B20 R4.F20.B6 R4.F19.B249 R4.F19.B235 R4.F19.B221 R4.F19.B207 R4.F19.B179 R4.F19.B165 R4.F19.B151 R4.F19.B137 R4.F19.B119 R4.F19.B105 R4.F19.B91 R4.F19.B77 R4.F19.B49 R4.F19.B35 R4.F19.B21 R4.F19.B7 R4.F19.B242 R4.F19.B228 R4.F19.B214 R4.F19.B200 R4.F19.B172 R4.F19.B158 R4.F19.B144 R4.F19.B130 R4.F19.B112 R4.F19.B98 R4.F19.B84 R4.F19.B70 R4.F19.B42 R4.F19.B28 R4.F19.B14 R4.F19.B0 R4.F18.B249 R4.F18.B235 R4.F18.B221 R4.F18.B207 R4.F18.B179 R4.F18.B165 R4.F18.B151 R4.F18.B137 R4.F18.B119 R4.F18.B105 R4.F18.B91 R4.F18.B77 R4.F18.B49 R4.F18.B35 R4.F18.B21 R4.F18.B7 R4.F18.B242 R4.F18.B228 R4.F18.B214 R4.F18.B200 R4.F18.B172 R4.F18.B158 R4.F18.B144 R4.F18.B130 R4.F18.B112 R4.F18.B98 R4.F18.B84 R4.F18.B70 R4.F18.B42 R4.F18.B28 R4.F18.B14 R4.F18.B0 R4.F17.B249 R4.F17.B235 R4.F17.B221 R4.F17.B207 R4.F17.B179 R4.F17.B165 R4.F17.B151 R4.F17.B137 R4.F17.B119 R4.F17.B105 R4.F17.B91 R4.F17.B77 R4.F17.B49 R4.F17.B35 R4.F17.B21 R4.F17.B7 R4.F17.B242 R4.F17.B228 R4.F17.B214 R4.F17.B200 R4.F17.B172 R4.F17.B158 R4.F17.B144 R4.F17.B130 R4.F17.B112 R4.F17.B98 R4.F17.B84 R4.F17.B70 R4.F17.B42 R4.F17.B28 R4.F17.B14 R4.F17.B0 R4.F16.B249 R4.F16.B235 R4.F16.B221 R4.F16.B207 R4.F16.B179 R4.F16.B165 R4.F16.B151 R4.F16.B137 R4.F16.B119 R4.F16.B105 R4.F16.B91 R4.F16.B77 R4.F16.B49 R4.F16.B35 R4.F16.B21 R4.F16.B7 R4.F16.B242 R4.F16.B228 R4.F16.B214 R4.F16.B200 R4.F16.B172 R4.F16.B158 R4.F16.B144 R4.F16.B130 R4.F16.B112 R4.F16.B98 R4.F16.B84 R4.F16.B70 R4.F16.B42 R4.F16.B28 R4.F16.B14 R4.F16.B0 R4.F19.B250 R4.F19.B236 R4.F19.B222 R4.F19.B208 R4.F19.B180 R4.F19.B166 R4.F19.B152 R4.F19.B138 R4.F19.B120 R4.F19.B106 R4.F19.B92 R4.F19.B78 R4.F19.B50 R4.F19.B36 R4.F19.B22 R4.F19.B8 R4.F19.B243 R4.F19.B229 R4.F19.B215 R4.F19.B201 R4.F19.B173 R4.F19.B159 R4.F19.B145 R4.F19.B131 R4.F19.B113 R4.F19.B99 R4.F19.B85 R4.F19.B71 R4.F19.B43 R4.F19.B29 R4.F19.B15 R4.F19.B1 R4.F18.B250 R4.F18.B236 R4.F18.B222 R4.F18.B208 R4.F18.B180 R4.F18.B166 R4.F18.B152 R4.F18.B138 R4.F18.B120 R4.F18.B106 R4.F18.B92 R4.F18.B78 R4.F18.B50 R4.F18.B36 R4.F18.B22 R4.F18.B8 R4.F18.B243 R4.F18.B229 R4.F18.B215 R4.F18.B201 R4.F18.B173 R4.F18.B159 R4.F18.B145 R4.F18.B131 R4.F18.B113 R4.F18.B99 R4.F18.B85 R4.F18.B71 R4.F18.B43 R4.F18.B29 R4.F18.B15 R4.F18.B1 R4.F17.B250 R4.F17.B236 R4.F17.B222 R4.F17.B208 R4.F17.B180 R4.F17.B166 R4.F17.B152 R4.F17.B138 R4.F17.B120 R4.F17.B106 R4.F17.B92 R4.F17.B78 R4.F17.B50 R4.F17.B36 R4.F17.B22 R4.F17.B8 R4.F17.B243 R4.F17.B229 R4.F17.B215 R4.F17.B201 R4.F17.B173 R4.F17.B159 R4.F17.B145 R4.F17.B131 R4.F17.B113 R4.F17.B99 R4.F17.B85 R4.F17.B71 R4.F17.B43 R4.F17.B29 R4.F17.B15 R4.F17.B1 R4.F16.B250 R4.F16.B236 R4.F16.B222 R4.F16.B208 R4.F16.B180 R4.F16.B166 R4.F16.B152 R4.F16.B138 R4.F16.B120 R4.F16.B106 R4.F16.B92 R4.F16.B78 R4.F16.B50 R4.F16.B36 R4.F16.B22 R4.F16.B8 R4.F16.B243 R4.F16.B229 R4.F16.B215 R4.F16.B201 R4.F16.B173 R4.F16.B159 R4.F16.B145 R4.F16.B131 R4.F16.B113 R4.F16.B99 R4.F16.B85 R4.F16.B71 R4.F16.B43 R4.F16.B29 R4.F16.B15 R4.F16.B1 R4.F19.B251 R4.F19.B237 R4.F19.B223 R4.F19.B209 R4.F19.B181 R4.F19.B167 R4.F19.B153 R4.F19.B139 R4.F19.B121 R4.F19.B107 R4.F19.B93 R4.F19.B79 R4.F19.B51 R4.F19.B37 R4.F19.B23 R4.F19.B9 R4.F19.B244 R4.F19.B230 R4.F19.B216 R4.F19.B202 R4.F19.B174 R4.F19.B160 R4.F19.B146 R4.F19.B132 R4.F19.B114 R4.F19.B100 R4.F19.B86 R4.F19.B72 R4.F19.B44 R4.F19.B30 R4.F19.B16 R4.F19.B2 R4.F18.B251 R4.F18.B237 R4.F18.B223 R4.F18.B209 R4.F18.B181 R4.F18.B167 R4.F18.B153 R4.F18.B139 R4.F18.B121 R4.F18.B107 R4.F18.B93 R4.F18.B79 R4.F18.B51 R4.F18.B37 R4.F18.B23 R4.F18.B9 R4.F18.B244 R4.F18.B230 R4.F18.B216 R4.F18.B202 R4.F18.B174 R4.F18.B160 R4.F18.B146 R4.F18.B132 R4.F18.B114 R4.F18.B100 R4.F18.B86 R4.F18.B72 R4.F18.B44 R4.F18.B30 R4.F18.B16 R4.F18.B2 R4.F17.B251 R4.F17.B237 R4.F17.B223 R4.F17.B209 R4.F17.B181 R4.F17.B167 R4.F17.B153 R4.F17.B139 R4.F17.B121 R4.F17.B107 R4.F17.B93 R4.F17.B79 R4.F17.B51 R4.F17.B37 R4.F17.B23 R4.F17.B9 R4.F17.B244 R4.F17.B230 R4.F17.B216 R4.F17.B202 R4.F17.B174 R4.F17.B160 R4.F17.B146 R4.F17.B132 R4.F17.B114 R4.F17.B100 R4.F17.B86 R4.F17.B72 R4.F17.B44 R4.F17.B30 R4.F17.B16 R4.F17.B2 R4.F16.B251 R4.F16.B237 R4.F16.B223 R4.F16.B209 R4.F16.B181 R4.F16.B167 R4.F16.B153 R4.F16.B139 R4.F16.B121 R4.F16.B107 R4.F16.B93 R4.F16.B79 R4.F16.B51 R4.F16.B37 R4.F16.B23 R4.F16.B9 R4.F16.B244 R4.F16.B230 R4.F16.B216 R4.F16.B202 R4.F16.B174 R4.F16.B160 R4.F16.B146 R4.F16.B132 R4.F16.B114 R4.F16.B100 R4.F16.B86 R4.F16.B72 R4.F16.B44 R4.F16.B30 R4.F16.B16 R4.F16.B2 R4.F19.B252 R4.F19.B238 R4.F19.B224 R4.F19.B210 R4.F19.B182 R4.F19.B168 R4.F19.B154 R4.F19.B140 R4.F19.B122 R4.F19.B108 R4.F19.B94 R4.F19.B80 R4.F19.B52 R4.F19.B38 R4.F19.B24 R4.F19.B10 R4.F19.B245 R4.F19.B231 R4.F19.B217 R4.F19.B203 R4.F19.B175 R4.F19.B161 R4.F19.B147 R4.F19.B133 R4.F19.B115 R4.F19.B101 R4.F19.B87 R4.F19.B73 R4.F19.B45 R4.F19.B31 R4.F19.B17 R4.F19.B3 R4.F18.B252 R4.F18.B238 R4.F18.B224 R4.F18.B210 R4.F18.B182 R4.F18.B168 R4.F18.B154 R4.F18.B140 R4.F18.B122 R4.F18.B108 R4.F18.B94 R4.F18.B80 R4.F18.B52 R4.F18.B38 R4.F18.B24 R4.F18.B10 R4.F18.B245 R4.F18.B231 R4.F18.B217 R4.F18.B203 R4.F18.B175 R4.F18.B161 R4.F18.B147 R4.F18.B133 R4.F18.B115 R4.F18.B101 R4.F18.B87 R4.F18.B73 R4.F18.B45 R4.F18.B31 R4.F18.B17 R4.F18.B3 R4.F17.B252 R4.F17.B238 R4.F17.B224 R4.F17.B210 R4.F17.B182 R4.F17.B168 R4.F17.B154 R4.F17.B140 R4.F17.B122 R4.F17.B108 R4.F17.B94 R4.F17.B80 R4.F17.B52 R4.F17.B38 R4.F17.B24 R4.F17.B10 R4.F17.B245 R4.F17.B231 R4.F17.B217 R4.F17.B203 R4.F17.B175 R4.F17.B161 R4.F17.B147 R4.F17.B133 R4.F17.B115 R4.F17.B101 R4.F17.B87 R4.F17.B73 R4.F17.B45 R4.F17.B31 R4.F17.B17 R4.F17.B3 R4.F16.B252 R4.F16.B238 R4.F16.B224 R4.F16.B210 R4.F16.B182 R4.F16.B168 R4.F16.B154 R4.F16.B140 R4.F16.B122 R4.F16.B108 R4.F16.B94 R4.F16.B80 R4.F16.B52 R4.F16.B38 R4.F16.B24 R4.F16.B10 R4.F16.B245 R4.F16.B231 R4.F16.B217 R4.F16.B203 R4.F16.B175 R4.F16.B161 R4.F16.B147 R4.F16.B133 R4.F16.B115 R4.F16.B101 R4.F16.B87 R4.F16.B73 R4.F16.B45 R4.F16.B31 R4.F16.B17 R4.F16.B3 R4.F19.B253 R4.F19.B239 R4.F19.B225 R4.F19.B211 R4.F19.B183 R4.F19.B169 R4.F19.B155 R4.F19.B141 R4.F19.B123 R4.F19.B109 R4.F19.B95 R4.F19.B81 R4.F19.B53 R4.F19.B39 R4.F19.B25 R4.F19.B11 R4.F19.B246 R4.F19.B232 R4.F19.B218 R4.F19.B204 R4.F19.B176 R4.F19.B162 R4.F19.B148 R4.F19.B134 R4.F19.B116 R4.F19.B102 R4.F19.B88 R4.F19.B74 R4.F19.B46 R4.F19.B32 R4.F19.B18 R4.F19.B4 R4.F18.B253 R4.F18.B239 R4.F18.B225 R4.F18.B211 R4.F18.B183 R4.F18.B169 R4.F18.B155 R4.F18.B141 R4.F18.B123 R4.F18.B109 R4.F18.B95 R4.F18.B81 R4.F18.B53 R4.F18.B39 R4.F18.B25 R4.F18.B11 R4.F18.B246 R4.F18.B232 R4.F18.B218 R4.F18.B204 R4.F18.B176 R4.F18.B162 R4.F18.B148 R4.F18.B134 R4.F18.B116 R4.F18.B102 R4.F18.B88 R4.F18.B74 R4.F18.B46 R4.F18.B32 R4.F18.B18 R4.F18.B4 R4.F17.B253 R4.F17.B239 R4.F17.B225 R4.F17.B211 R4.F17.B183 R4.F17.B169 R4.F17.B155 R4.F17.B141 R4.F17.B123 R4.F17.B109 R4.F17.B95 R4.F17.B81 R4.F17.B53 R4.F17.B39 R4.F17.B25 R4.F17.B11 R4.F17.B246 R4.F17.B232 R4.F17.B218 R4.F17.B204 R4.F17.B176 R4.F17.B162 R4.F17.B148 R4.F17.B134 R4.F17.B116 R4.F17.B102 R4.F17.B88 R4.F17.B74 R4.F17.B46 R4.F17.B32 R4.F17.B18 R4.F17.B4 R4.F16.B253 R4.F16.B239 R4.F16.B225 R4.F16.B211 R4.F16.B183 R4.F16.B169 R4.F16.B155 R4.F16.B141 R4.F16.B123 R4.F16.B109 R4.F16.B95 R4.F16.B81 R4.F16.B53 R4.F16.B39 R4.F16.B25 R4.F16.B11 R4.F16.B246 R4.F16.B232 R4.F16.B218 R4.F16.B204 R4.F16.B176 R4.F16.B162 R4.F16.B148 R4.F16.B134 R4.F16.B116 R4.F16.B102 R4.F16.B88 R4.F16.B74 R4.F16.B46 R4.F16.B32 R4.F16.B18 R4.F16.B4 R4.F19.B254 R4.F19.B240 R4.F19.B226 R4.F19.B212 R4.F19.B184 R4.F19.B170 R4.F19.B156 R4.F19.B142 R4.F19.B124 R4.F19.B110 R4.F19.B96 R4.F19.B82 R4.F19.B54 R4.F19.B40 R4.F19.B26 R4.F19.B12 R4.F19.B247 R4.F19.B233 R4.F19.B219 R4.F19.B205 R4.F19.B177 R4.F19.B163 R4.F19.B149 R4.F19.B135 R4.F19.B117 R4.F19.B103 R4.F19.B89 R4.F19.B75 R4.F19.B47 R4.F19.B33 R4.F19.B19 R4.F19.B5 R4.F18.B254 R4.F18.B240 R4.F18.B226 R4.F18.B212 R4.F18.B184 R4.F18.B170 R4.F18.B156 R4.F18.B142 R4.F18.B124 R4.F18.B110 R4.F18.B96 R4.F18.B82 R4.F18.B54 R4.F18.B40 R4.F18.B26 R4.F18.B12 R4.F18.B247 R4.F18.B233 R4.F18.B219 R4.F18.B205 R4.F18.B177 R4.F18.B163 R4.F18.B149 R4.F18.B135 R4.F18.B117 R4.F18.B103 R4.F18.B89 R4.F18.B75 R4.F18.B47 R4.F18.B33 R4.F18.B19 R4.F18.B5 R4.F17.B254 R4.F17.B240 R4.F17.B226 R4.F17.B212 R4.F17.B184 R4.F17.B170 R4.F17.B156 R4.F17.B142 R4.F17.B124 R4.F17.B110 R4.F17.B96 R4.F17.B82 R4.F17.B54 R4.F17.B40 R4.F17.B26 R4.F17.B12 R4.F17.B247 R4.F17.B233 R4.F17.B219 R4.F17.B205 R4.F17.B177 R4.F17.B163 R4.F17.B149 R4.F17.B135 R4.F17.B117 R4.F17.B103 R4.F17.B89 R4.F17.B75 R4.F17.B47 R4.F17.B33 R4.F17.B19 R4.F17.B5 R4.F16.B254 R4.F16.B240 R4.F16.B226 R4.F16.B212 R4.F16.B184 R4.F16.B170 R4.F16.B156 R4.F16.B142 R4.F16.B124 R4.F16.B110 R4.F16.B96 R4.F16.B82 R4.F16.B54 R4.F16.B40 R4.F16.B26 R4.F16.B12 R4.F16.B247 R4.F16.B233 R4.F16.B219 R4.F16.B205 R4.F16.B177 R4.F16.B163 R4.F16.B149 R4.F16.B135 R4.F16.B117 R4.F16.B103 R4.F16.B89 R4.F16.B75 R4.F16.B47 R4.F16.B33 R4.F16.B19 R4.F16.B5 R4.F19.B255 R4.F19.B241 R4.F19.B227 R4.F19.B213 R4.F19.B185 R4.F19.B171 R4.F19.B157 R4.F19.B143 R4.F19.B125 R4.F19.B111 R4.F19.B97 R4.F19.B83 R4.F19.B55 R4.F19.B41 R4.F19.B27 R4.F19.B13 R4.F19.B248 R4.F19.B234 R4.F19.B220 R4.F19.B206 R4.F19.B178 R4.F19.B164 R4.F19.B150 R4.F19.B136 R4.F19.B118 R4.F19.B104 R4.F19.B90 R4.F19.B76 R4.F19.B48 R4.F19.B34 R4.F19.B20 R4.F19.B6 R4.F18.B255 R4.F18.B241 R4.F18.B227 R4.F18.B213 R4.F18.B185 R4.F18.B171 R4.F18.B157 R4.F18.B143 R4.F18.B125 R4.F18.B111 R4.F18.B97 R4.F18.B83 R4.F18.B55 R4.F18.B41 R4.F18.B27 R4.F18.B13 R4.F18.B248 R4.F18.B234 R4.F18.B220 R4.F18.B206 R4.F18.B178 R4.F18.B164 R4.F18.B150 R4.F18.B136 R4.F18.B118 R4.F18.B104 R4.F18.B90 R4.F18.B76 R4.F18.B48 R4.F18.B34 R4.F18.B20 R4.F18.B6 R4.F17.B255 R4.F17.B241 R4.F17.B227 R4.F17.B213 R4.F17.B185 R4.F17.B171 R4.F17.B157 R4.F17.B143 R4.F17.B125 R4.F17.B111 R4.F17.B97 R4.F17.B83 R4.F17.B55 R4.F17.B41 R4.F17.B27 R4.F17.B13 R4.F17.B248 R4.F17.B234 R4.F17.B220 R4.F17.B206 R4.F17.B178 R4.F17.B164 R4.F17.B150 R4.F17.B136 R4.F17.B118 R4.F17.B104 R4.F17.B90 R4.F17.B76 R4.F17.B48 R4.F17.B34 R4.F17.B20 R4.F17.B6 R4.F16.B255 R4.F16.B241 R4.F16.B227 R4.F16.B213 R4.F16.B185 R4.F16.B171 R4.F16.B157 R4.F16.B143 R4.F16.B125 R4.F16.B111 R4.F16.B97 R4.F16.B83 R4.F16.B55 R4.F16.B41 R4.F16.B27 R4.F16.B13 R4.F16.B248 R4.F16.B234 R4.F16.B220 R4.F16.B206 R4.F16.B178 R4.F16.B164 R4.F16.B150 R4.F16.B136 R4.F16.B118 R4.F16.B104 R4.F16.B90 R4.F16.B76 R4.F16.B48 R4.F16.B34 R4.F16.B20 R4.F16.B6 R4.F15.B249 R4.F15.B235 R4.F15.B221 R4.F15.B207 R4.F15.B179 R4.F15.B165 R4.F15.B151 R4.F15.B137 R4.F15.B119 R4.F15.B105 R4.F15.B91 R4.F15.B77 R4.F15.B49 R4.F15.B35 R4.F15.B21 R4.F15.B7 R4.F15.B242 R4.F15.B228 R4.F15.B214 R4.F15.B200 R4.F15.B172 R4.F15.B158 R4.F15.B144 R4.F15.B130 R4.F15.B112 R4.F15.B98 R4.F15.B84 R4.F15.B70 R4.F15.B42 R4.F15.B28 R4.F15.B14 R4.F15.B0 R4.F14.B249 R4.F14.B235 R4.F14.B221 R4.F14.B207 R4.F14.B179 R4.F14.B165 R4.F14.B151 R4.F14.B137 R4.F14.B119 R4.F14.B105 R4.F14.B91 R4.F14.B77 R4.F14.B49 R4.F14.B35 R4.F14.B21 R4.F14.B7 R4.F14.B242 R4.F14.B228 R4.F14.B214 R4.F14.B200 R4.F14.B172 R4.F14.B158 R4.F14.B144 R4.F14.B130 R4.F14.B112 R4.F14.B98 R4.F14.B84 R4.F14.B70 R4.F14.B42 R4.F14.B28 R4.F14.B14 R4.F14.B0 R4.F13.B249 R4.F13.B235 R4.F13.B221 R4.F13.B207 R4.F13.B179 R4.F13.B165 R4.F13.B151 R4.F13.B137 R4.F13.B119 R4.F13.B105 R4.F13.B91 R4.F13.B77 R4.F13.B49 R4.F13.B35 R4.F13.B21 R4.F13.B7 R4.F13.B242 R4.F13.B228 R4.F13.B214 R4.F13.B200 R4.F13.B172 R4.F13.B158 R4.F13.B144 R4.F13.B130 R4.F13.B112 R4.F13.B98 R4.F13.B84 R4.F13.B70 R4.F13.B42 R4.F13.B28 R4.F13.B14 R4.F13.B0 R4.F12.B249 R4.F12.B235 R4.F12.B221 R4.F12.B207 R4.F12.B179 R4.F12.B165 R4.F12.B151 R4.F12.B137 R4.F12.B119 R4.F12.B105 R4.F12.B91 R4.F12.B77 R4.F12.B49 R4.F12.B35 R4.F12.B21 R4.F12.B7 R4.F12.B242 R4.F12.B228 R4.F12.B214 R4.F12.B200 R4.F12.B172 R4.F12.B158 R4.F12.B144 R4.F12.B130 R4.F12.B112 R4.F12.B98 R4.F12.B84 R4.F12.B70 R4.F12.B42 R4.F12.B28 R4.F12.B14 R4.F12.B0 R4.F15.B250 R4.F15.B236 R4.F15.B222 R4.F15.B208 R4.F15.B180 R4.F15.B166 R4.F15.B152 R4.F15.B138 R4.F15.B120 R4.F15.B106 R4.F15.B92 R4.F15.B78 R4.F15.B50 R4.F15.B36 R4.F15.B22 R4.F15.B8 R4.F15.B243 R4.F15.B229 R4.F15.B215 R4.F15.B201 R4.F15.B173 R4.F15.B159 R4.F15.B145 R4.F15.B131 R4.F15.B113 R4.F15.B99 R4.F15.B85 R4.F15.B71 R4.F15.B43 R4.F15.B29 R4.F15.B15 R4.F15.B1 R4.F14.B250 R4.F14.B236 R4.F14.B222 R4.F14.B208 R4.F14.B180 R4.F14.B166 R4.F14.B152 R4.F14.B138 R4.F14.B120 R4.F14.B106 R4.F14.B92 R4.F14.B78 R4.F14.B50 R4.F14.B36 R4.F14.B22 R4.F14.B8 R4.F14.B243 R4.F14.B229 R4.F14.B215 R4.F14.B201 R4.F14.B173 R4.F14.B159 R4.F14.B145 R4.F14.B131 R4.F14.B113 R4.F14.B99 R4.F14.B85 R4.F14.B71 R4.F14.B43 R4.F14.B29 R4.F14.B15 R4.F14.B1 R4.F13.B250 R4.F13.B236 R4.F13.B222 R4.F13.B208 R4.F13.B180 R4.F13.B166 R4.F13.B152 R4.F13.B138 R4.F13.B120 R4.F13.B106 R4.F13.B92 R4.F13.B78 R4.F13.B50 R4.F13.B36 R4.F13.B22 R4.F13.B8 R4.F13.B243 R4.F13.B229 R4.F13.B215 R4.F13.B201 R4.F13.B173 R4.F13.B159 R4.F13.B145 R4.F13.B131 R4.F13.B113 R4.F13.B99 R4.F13.B85 R4.F13.B71 R4.F13.B43 R4.F13.B29 R4.F13.B15 R4.F13.B1 R4.F12.B250 R4.F12.B236 R4.F12.B222 R4.F12.B208 R4.F12.B180 R4.F12.B166 R4.F12.B152 R4.F12.B138 R4.F12.B120 R4.F12.B106 R4.F12.B92 R4.F12.B78 R4.F12.B50 R4.F12.B36 R4.F12.B22 R4.F12.B8 R4.F12.B243 R4.F12.B229 R4.F12.B215 R4.F12.B201 R4.F12.B173 R4.F12.B159 R4.F12.B145 R4.F12.B131 R4.F12.B113 R4.F12.B99 R4.F12.B85 R4.F12.B71 R4.F12.B43 R4.F12.B29 R4.F12.B15 R4.F12.B1 R4.F15.B251 R4.F15.B237 R4.F15.B223 R4.F15.B209 R4.F15.B181 R4.F15.B167 R4.F15.B153 R4.F15.B139 R4.F15.B121 R4.F15.B107 R4.F15.B93 R4.F15.B79 R4.F15.B51 R4.F15.B37 R4.F15.B23 R4.F15.B9 R4.F15.B244 R4.F15.B230 R4.F15.B216 R4.F15.B202 R4.F15.B174 R4.F15.B160 R4.F15.B146 R4.F15.B132 R4.F15.B114 R4.F15.B100 R4.F15.B86 R4.F15.B72 R4.F15.B44 R4.F15.B30 R4.F15.B16 R4.F15.B2 R4.F14.B251 R4.F14.B237 R4.F14.B223 R4.F14.B209 R4.F14.B181 R4.F14.B167 R4.F14.B153 R4.F14.B139 R4.F14.B121 R4.F14.B107 R4.F14.B93 R4.F14.B79 R4.F14.B51 R4.F14.B37 R4.F14.B23 R4.F14.B9 R4.F14.B244 R4.F14.B230 R4.F14.B216 R4.F14.B202 R4.F14.B174 R4.F14.B160 R4.F14.B146 R4.F14.B132 R4.F14.B114 R4.F14.B100 R4.F14.B86 R4.F14.B72 R4.F14.B44 R4.F14.B30 R4.F14.B16 R4.F14.B2 R4.F13.B251 R4.F13.B237 R4.F13.B223 R4.F13.B209 R4.F13.B181 R4.F13.B167 R4.F13.B153 R4.F13.B139 R4.F13.B121 R4.F13.B107 R4.F13.B93 R4.F13.B79 R4.F13.B51 R4.F13.B37 R4.F13.B23 R4.F13.B9 R4.F13.B244 R4.F13.B230 R4.F13.B216 R4.F13.B202 R4.F13.B174 R4.F13.B160 R4.F13.B146 R4.F13.B132 R4.F13.B114 R4.F13.B100 R4.F13.B86 R4.F13.B72 R4.F13.B44 R4.F13.B30 R4.F13.B16 R4.F13.B2 R4.F12.B251 R4.F12.B237 R4.F12.B223 R4.F12.B209 R4.F12.B181 R4.F12.B167 R4.F12.B153 R4.F12.B139 R4.F12.B121 R4.F12.B107 R4.F12.B93 R4.F12.B79 R4.F12.B51 R4.F12.B37 R4.F12.B23 R4.F12.B9 R4.F12.B244 R4.F12.B230 R4.F12.B216 R4.F12.B202 R4.F12.B174 R4.F12.B160 R4.F12.B146 R4.F12.B132 R4.F12.B114 R4.F12.B100 R4.F12.B86 R4.F12.B72 R4.F12.B44 R4.F12.B30 R4.F12.B16 R4.F12.B2 R4.F15.B252 R4.F15.B238 R4.F15.B224 R4.F15.B210 R4.F15.B182 R4.F15.B168 R4.F15.B154 R4.F15.B140 R4.F15.B122 R4.F15.B108 R4.F15.B94 R4.F15.B80 R4.F15.B52 R4.F15.B38 R4.F15.B24 R4.F15.B10 R4.F15.B245 R4.F15.B231 R4.F15.B217 R4.F15.B203 R4.F15.B175 R4.F15.B161 R4.F15.B147 R4.F15.B133 R4.F15.B115 R4.F15.B101 R4.F15.B87 R4.F15.B73 R4.F15.B45 R4.F15.B31 R4.F15.B17 R4.F15.B3 R4.F14.B252 R4.F14.B238 R4.F14.B224 R4.F14.B210 R4.F14.B182 R4.F14.B168 R4.F14.B154 R4.F14.B140 R4.F14.B122 R4.F14.B108 R4.F14.B94 R4.F14.B80 R4.F14.B52 R4.F14.B38 R4.F14.B24 R4.F14.B10 R4.F14.B245 R4.F14.B231 R4.F14.B217 R4.F14.B203 R4.F14.B175 R4.F14.B161 R4.F14.B147 R4.F14.B133 R4.F14.B115 R4.F14.B101 R4.F14.B87 R4.F14.B73 R4.F14.B45 R4.F14.B31 R4.F14.B17 R4.F14.B3 R4.F13.B252 R4.F13.B238 R4.F13.B224 R4.F13.B210 R4.F13.B182 R4.F13.B168 R4.F13.B154 R4.F13.B140 R4.F13.B122 R4.F13.B108 R4.F13.B94 R4.F13.B80 R4.F13.B52 R4.F13.B38 R4.F13.B24 R4.F13.B10 R4.F13.B245 R4.F13.B231 R4.F13.B217 R4.F13.B203 R4.F13.B175 R4.F13.B161 R4.F13.B147 R4.F13.B133 R4.F13.B115 R4.F13.B101 R4.F13.B87 R4.F13.B73 R4.F13.B45 R4.F13.B31 R4.F13.B17 R4.F13.B3 R4.F12.B252 R4.F12.B238 R4.F12.B224 R4.F12.B210 R4.F12.B182 R4.F12.B168 R4.F12.B154 R4.F12.B140 R4.F12.B122 R4.F12.B108 R4.F12.B94 R4.F12.B80 R4.F12.B52 R4.F12.B38 R4.F12.B24 R4.F12.B10 R4.F12.B245 R4.F12.B231 R4.F12.B217 R4.F12.B203 R4.F12.B175 R4.F12.B161 R4.F12.B147 R4.F12.B133 R4.F12.B115 R4.F12.B101 R4.F12.B87 R4.F12.B73 R4.F12.B45 R4.F12.B31 R4.F12.B17 R4.F12.B3 R4.F15.B253 R4.F15.B239 R4.F15.B225 R4.F15.B211 R4.F15.B183 R4.F15.B169 R4.F15.B155 R4.F15.B141 R4.F15.B123 R4.F15.B109 R4.F15.B95 R4.F15.B81 R4.F15.B53 R4.F15.B39 R4.F15.B25 R4.F15.B11 R4.F15.B246 R4.F15.B232 R4.F15.B218 R4.F15.B204 R4.F15.B176 R4.F15.B162 R4.F15.B148 R4.F15.B134 R4.F15.B116 R4.F15.B102 R4.F15.B88 R4.F15.B74 R4.F15.B46 R4.F15.B32 R4.F15.B18 R4.F15.B4 R4.F14.B253 R4.F14.B239 R4.F14.B225 R4.F14.B211 R4.F14.B183 R4.F14.B169 R4.F14.B155 R4.F14.B141 R4.F14.B123 R4.F14.B109 R4.F14.B95 R4.F14.B81 R4.F14.B53 R4.F14.B39 R4.F14.B25 R4.F14.B11 R4.F14.B246 R4.F14.B232 R4.F14.B218 R4.F14.B204 R4.F14.B176 R4.F14.B162 R4.F14.B148 R4.F14.B134 R4.F14.B116 R4.F14.B102 R4.F14.B88 R4.F14.B74 R4.F14.B46 R4.F14.B32 R4.F14.B18 R4.F14.B4 R4.F13.B253 R4.F13.B239 R4.F13.B225 R4.F13.B211 R4.F13.B183 R4.F13.B169 R4.F13.B155 R4.F13.B141 R4.F13.B123 R4.F13.B109 R4.F13.B95 R4.F13.B81 R4.F13.B53 R4.F13.B39 R4.F13.B25 R4.F13.B11 R4.F13.B246 R4.F13.B232 R4.F13.B218 R4.F13.B204 R4.F13.B176 R4.F13.B162 R4.F13.B148 R4.F13.B134 R4.F13.B116 R4.F13.B102 R4.F13.B88 R4.F13.B74 R4.F13.B46 R4.F13.B32 R4.F13.B18 R4.F13.B4 R4.F12.B253 R4.F12.B239 R4.F12.B225 R4.F12.B211 R4.F12.B183 R4.F12.B169 R4.F12.B155 R4.F12.B141 R4.F12.B123 R4.F12.B109 R4.F12.B95 R4.F12.B81 R4.F12.B53 R4.F12.B39 R4.F12.B25 R4.F12.B11 R4.F12.B246 R4.F12.B232 R4.F12.B218 R4.F12.B204 R4.F12.B176 R4.F12.B162 R4.F12.B148 R4.F12.B134 R4.F12.B116 R4.F12.B102 R4.F12.B88 R4.F12.B74 R4.F12.B46 R4.F12.B32 R4.F12.B18 R4.F12.B4 R4.F15.B254 R4.F15.B240 R4.F15.B226 R4.F15.B212 R4.F15.B184 R4.F15.B170 R4.F15.B156 R4.F15.B142 R4.F15.B124 R4.F15.B110 R4.F15.B96 R4.F15.B82 R4.F15.B54 R4.F15.B40 R4.F15.B26 R4.F15.B12 R4.F15.B247 R4.F15.B233 R4.F15.B219 R4.F15.B205 R4.F15.B177 R4.F15.B163 R4.F15.B149 R4.F15.B135 R4.F15.B117 R4.F15.B103 R4.F15.B89 R4.F15.B75 R4.F15.B47 R4.F15.B33 R4.F15.B19 R4.F15.B5 R4.F14.B254 R4.F14.B240 R4.F14.B226 R4.F14.B212 R4.F14.B184 R4.F14.B170 R4.F14.B156 R4.F14.B142 R4.F14.B124 R4.F14.B110 R4.F14.B96 R4.F14.B82 R4.F14.B54 R4.F14.B40 R4.F14.B26 R4.F14.B12 R4.F14.B247 R4.F14.B233 R4.F14.B219 R4.F14.B205 R4.F14.B177 R4.F14.B163 R4.F14.B149 R4.F14.B135 R4.F14.B117 R4.F14.B103 R4.F14.B89 R4.F14.B75 R4.F14.B47 R4.F14.B33 R4.F14.B19 R4.F14.B5 R4.F13.B254 R4.F13.B240 R4.F13.B226 R4.F13.B212 R4.F13.B184 R4.F13.B170 R4.F13.B156 R4.F13.B142 R4.F13.B124 R4.F13.B110 R4.F13.B96 R4.F13.B82 R4.F13.B54 R4.F13.B40 R4.F13.B26 R4.F13.B12 R4.F13.B247 R4.F13.B233 R4.F13.B219 R4.F13.B205 R4.F13.B177 R4.F13.B163 R4.F13.B149 R4.F13.B135 R4.F13.B117 R4.F13.B103 R4.F13.B89 R4.F13.B75 R4.F13.B47 R4.F13.B33 R4.F13.B19 R4.F13.B5 R4.F12.B254 R4.F12.B240 R4.F12.B226 R4.F12.B212 R4.F12.B184 R4.F12.B170 R4.F12.B156 R4.F12.B142 R4.F12.B124 R4.F12.B110 R4.F12.B96 R4.F12.B82 R4.F12.B54 R4.F12.B40 R4.F12.B26 R4.F12.B12 R4.F12.B247 R4.F12.B233 R4.F12.B219 R4.F12.B205 R4.F12.B177 R4.F12.B163 R4.F12.B149 R4.F12.B135 R4.F12.B117 R4.F12.B103 R4.F12.B89 R4.F12.B75 R4.F12.B47 R4.F12.B33 R4.F12.B19 R4.F12.B5 R4.F15.B255 R4.F15.B241 R4.F15.B227 R4.F15.B213 R4.F15.B185 R4.F15.B171 R4.F15.B157 R4.F15.B143 R4.F15.B125 R4.F15.B111 R4.F15.B97 R4.F15.B83 R4.F15.B55 R4.F15.B41 R4.F15.B27 R4.F15.B13 R4.F15.B248 R4.F15.B234 R4.F15.B220 R4.F15.B206 R4.F15.B178 R4.F15.B164 R4.F15.B150 R4.F15.B136 R4.F15.B118 R4.F15.B104 R4.F15.B90 R4.F15.B76 R4.F15.B48 R4.F15.B34 R4.F15.B20 R4.F15.B6 R4.F14.B255 R4.F14.B241 R4.F14.B227 R4.F14.B213 R4.F14.B185 R4.F14.B171 R4.F14.B157 R4.F14.B143 R4.F14.B125 R4.F14.B111 R4.F14.B97 R4.F14.B83 R4.F14.B55 R4.F14.B41 R4.F14.B27 R4.F14.B13 R4.F14.B248 R4.F14.B234 R4.F14.B220 R4.F14.B206 R4.F14.B178 R4.F14.B164 R4.F14.B150 R4.F14.B136 R4.F14.B118 R4.F14.B104 R4.F14.B90 R4.F14.B76 R4.F14.B48 R4.F14.B34 R4.F14.B20 R4.F14.B6 R4.F13.B255 R4.F13.B241 R4.F13.B227 R4.F13.B213 R4.F13.B185 R4.F13.B171 R4.F13.B157 R4.F13.B143 R4.F13.B125 R4.F13.B111 R4.F13.B97 R4.F13.B83 R4.F13.B55 R4.F13.B41 R4.F13.B27 R4.F13.B13 R4.F13.B248 R4.F13.B234 R4.F13.B220 R4.F13.B206 R4.F13.B178 R4.F13.B164 R4.F13.B150 R4.F13.B136 R4.F13.B118 R4.F13.B104 R4.F13.B90 R4.F13.B76 R4.F13.B48 R4.F13.B34 R4.F13.B20 R4.F13.B6 R4.F12.B255 R4.F12.B241 R4.F12.B227 R4.F12.B213 R4.F12.B185 R4.F12.B171 R4.F12.B157 R4.F12.B143 R4.F12.B125 R4.F12.B111 R4.F12.B97 R4.F12.B83 R4.F12.B55 R4.F12.B41 R4.F12.B27 R4.F12.B13 R4.F12.B248 R4.F12.B234 R4.F12.B220 R4.F12.B206 R4.F12.B178 R4.F12.B164 R4.F12.B150 R4.F12.B136 R4.F12.B118 R4.F12.B104 R4.F12.B90 R4.F12.B76 R4.F12.B48 R4.F12.B34 R4.F12.B20 R4.F12.B6 R4.F11.B249 R4.F11.B235 R4.F11.B221 R4.F11.B207 R4.F11.B179 R4.F11.B165 R4.F11.B151 R4.F11.B137 R4.F11.B119 R4.F11.B105 R4.F11.B91 R4.F11.B77 R4.F11.B49 R4.F11.B35 R4.F11.B21 R4.F11.B7 R4.F11.B242 R4.F11.B228 R4.F11.B214 R4.F11.B200 R4.F11.B172 R4.F11.B158 R4.F11.B144 R4.F11.B130 R4.F11.B112 R4.F11.B98 R4.F11.B84 R4.F11.B70 R4.F11.B42 R4.F11.B28 R4.F11.B14 R4.F11.B0 R4.F10.B249 R4.F10.B235 R4.F10.B221 R4.F10.B207 R4.F10.B179 R4.F10.B165 R4.F10.B151 R4.F10.B137 R4.F10.B119 R4.F10.B105 R4.F10.B91 R4.F10.B77 R4.F10.B49 R4.F10.B35 R4.F10.B21 R4.F10.B7 R4.F10.B242 R4.F10.B228 R4.F10.B214 R4.F10.B200 R4.F10.B172 R4.F10.B158 R4.F10.B144 R4.F10.B130 R4.F10.B112 R4.F10.B98 R4.F10.B84 R4.F10.B70 R4.F10.B42 R4.F10.B28 R4.F10.B14 R4.F10.B0 R4.F9.B249 R4.F9.B235 R4.F9.B221 R4.F9.B207 R4.F9.B179 R4.F9.B165 R4.F9.B151 R4.F9.B137 R4.F9.B119 R4.F9.B105 R4.F9.B91 R4.F9.B77 R4.F9.B49 R4.F9.B35 R4.F9.B21 R4.F9.B7 R4.F9.B242 R4.F9.B228 R4.F9.B214 R4.F9.B200 R4.F9.B172 R4.F9.B158 R4.F9.B144 R4.F9.B130 R4.F9.B112 R4.F9.B98 R4.F9.B84 R4.F9.B70 R4.F9.B42 R4.F9.B28 R4.F9.B14 R4.F9.B0 R4.F8.B249 R4.F8.B235 R4.F8.B221 R4.F8.B207 R4.F8.B179 R4.F8.B165 R4.F8.B151 R4.F8.B137 R4.F8.B119 R4.F8.B105 R4.F8.B91 R4.F8.B77 R4.F8.B49 R4.F8.B35 R4.F8.B21 R4.F8.B7 R4.F8.B242 R4.F8.B228 R4.F8.B214 R4.F8.B200 R4.F8.B172 R4.F8.B158 R4.F8.B144 R4.F8.B130 R4.F8.B112 R4.F8.B98 R4.F8.B84 R4.F8.B70 R4.F8.B42 R4.F8.B28 R4.F8.B14 R4.F8.B0 R4.F11.B250 R4.F11.B236 R4.F11.B222 R4.F11.B208 R4.F11.B180 R4.F11.B166 R4.F11.B152 R4.F11.B138 R4.F11.B120 R4.F11.B106 R4.F11.B92 R4.F11.B78 R4.F11.B50 R4.F11.B36 R4.F11.B22 R4.F11.B8 R4.F11.B243 R4.F11.B229 R4.F11.B215 R4.F11.B201 R4.F11.B173 R4.F11.B159 R4.F11.B145 R4.F11.B131 R4.F11.B113 R4.F11.B99 R4.F11.B85 R4.F11.B71 R4.F11.B43 R4.F11.B29 R4.F11.B15 R4.F11.B1 R4.F10.B250 R4.F10.B236 R4.F10.B222 R4.F10.B208 R4.F10.B180 R4.F10.B166 R4.F10.B152 R4.F10.B138 R4.F10.B120 R4.F10.B106 R4.F10.B92 R4.F10.B78 R4.F10.B50 R4.F10.B36 R4.F10.B22 R4.F10.B8 R4.F10.B243 R4.F10.B229 R4.F10.B215 R4.F10.B201 R4.F10.B173 R4.F10.B159 R4.F10.B145 R4.F10.B131 R4.F10.B113 R4.F10.B99 R4.F10.B85 R4.F10.B71 R4.F10.B43 R4.F10.B29 R4.F10.B15 R4.F10.B1 R4.F9.B250 R4.F9.B236 R4.F9.B222 R4.F9.B208 R4.F9.B180 R4.F9.B166 R4.F9.B152 R4.F9.B138 R4.F9.B120 R4.F9.B106 R4.F9.B92 R4.F9.B78 R4.F9.B50 R4.F9.B36 R4.F9.B22 R4.F9.B8 R4.F9.B243 R4.F9.B229 R4.F9.B215 R4.F9.B201 R4.F9.B173 R4.F9.B159 R4.F9.B145 R4.F9.B131 R4.F9.B113 R4.F9.B99 R4.F9.B85 R4.F9.B71 R4.F9.B43 R4.F9.B29 R4.F9.B15 R4.F9.B1 R4.F8.B250 R4.F8.B236 R4.F8.B222 R4.F8.B208 R4.F8.B180 R4.F8.B166 R4.F8.B152 R4.F8.B138 R4.F8.B120 R4.F8.B106 R4.F8.B92 R4.F8.B78 R4.F8.B50 R4.F8.B36 R4.F8.B22 R4.F8.B8 R4.F8.B243 R4.F8.B229 R4.F8.B215 R4.F8.B201 R4.F8.B173 R4.F8.B159 R4.F8.B145 R4.F8.B131 R4.F8.B113 R4.F8.B99 R4.F8.B85 R4.F8.B71 R4.F8.B43 R4.F8.B29 R4.F8.B15 R4.F8.B1 R4.F11.B251 R4.F11.B237 R4.F11.B223 R4.F11.B209 R4.F11.B181 R4.F11.B167 R4.F11.B153 R4.F11.B139 R4.F11.B121 R4.F11.B107 R4.F11.B93 R4.F11.B79 R4.F11.B51 R4.F11.B37 R4.F11.B23 R4.F11.B9 R4.F11.B244 R4.F11.B230 R4.F11.B216 R4.F11.B202 R4.F11.B174 R4.F11.B160 R4.F11.B146 R4.F11.B132 R4.F11.B114 R4.F11.B100 R4.F11.B86 R4.F11.B72 R4.F11.B44 R4.F11.B30 R4.F11.B16 R4.F11.B2 R4.F10.B251 R4.F10.B237 R4.F10.B223 R4.F10.B209 R4.F10.B181 R4.F10.B167 R4.F10.B153 R4.F10.B139 R4.F10.B121 R4.F10.B107 R4.F10.B93 R4.F10.B79 R4.F10.B51 R4.F10.B37 R4.F10.B23 R4.F10.B9 R4.F10.B244 R4.F10.B230 R4.F10.B216 R4.F10.B202 R4.F10.B174 R4.F10.B160 R4.F10.B146 R4.F10.B132 R4.F10.B114 R4.F10.B100 R4.F10.B86 R4.F10.B72 R4.F10.B44 R4.F10.B30 R4.F10.B16 R4.F10.B2 R4.F9.B251 R4.F9.B237 R4.F9.B223 R4.F9.B209 R4.F9.B181 R4.F9.B167 R4.F9.B153 R4.F9.B139 R4.F9.B121 R4.F9.B107 R4.F9.B93 R4.F9.B79 R4.F9.B51 R4.F9.B37 R4.F9.B23 R4.F9.B9 R4.F9.B244 R4.F9.B230 R4.F9.B216 R4.F9.B202 R4.F9.B174 R4.F9.B160 R4.F9.B146 R4.F9.B132 R4.F9.B114 R4.F9.B100 R4.F9.B86 R4.F9.B72 R4.F9.B44 R4.F9.B30 R4.F9.B16 R4.F9.B2 R4.F8.B251 R4.F8.B237 R4.F8.B223 R4.F8.B209 R4.F8.B181 R4.F8.B167 R4.F8.B153 R4.F8.B139 R4.F8.B121 R4.F8.B107 R4.F8.B93 R4.F8.B79 R4.F8.B51 R4.F8.B37 R4.F8.B23 R4.F8.B9 R4.F8.B244 R4.F8.B230 R4.F8.B216 R4.F8.B202 R4.F8.B174 R4.F8.B160 R4.F8.B146 R4.F8.B132 R4.F8.B114 R4.F8.B100 R4.F8.B86 R4.F8.B72 R4.F8.B44 R4.F8.B30 R4.F8.B16 R4.F8.B2 R4.F11.B252 R4.F11.B238 R4.F11.B224 R4.F11.B210 R4.F11.B182 R4.F11.B168 R4.F11.B154 R4.F11.B140 R4.F11.B122 R4.F11.B108 R4.F11.B94 R4.F11.B80 R4.F11.B52 R4.F11.B38 R4.F11.B24 R4.F11.B10 R4.F11.B245 R4.F11.B231 R4.F11.B217 R4.F11.B203 R4.F11.B175 R4.F11.B161 R4.F11.B147 R4.F11.B133 R4.F11.B115 R4.F11.B101 R4.F11.B87 R4.F11.B73 R4.F11.B45 R4.F11.B31 R4.F11.B17 R4.F11.B3 R4.F10.B252 R4.F10.B238 R4.F10.B224 R4.F10.B210 R4.F10.B182 R4.F10.B168 R4.F10.B154 R4.F10.B140 R4.F10.B122 R4.F10.B108 R4.F10.B94 R4.F10.B80 R4.F10.B52 R4.F10.B38 R4.F10.B24 R4.F10.B10 R4.F10.B245 R4.F10.B231 R4.F10.B217 R4.F10.B203 R4.F10.B175 R4.F10.B161 R4.F10.B147 R4.F10.B133 R4.F10.B115 R4.F10.B101 R4.F10.B87 R4.F10.B73 R4.F10.B45 R4.F10.B31 R4.F10.B17 R4.F10.B3 R4.F9.B252 R4.F9.B238 R4.F9.B224 R4.F9.B210 R4.F9.B182 R4.F9.B168 R4.F9.B154 R4.F9.B140 R4.F9.B122 R4.F9.B108 R4.F9.B94 R4.F9.B80 R4.F9.B52 R4.F9.B38 R4.F9.B24 R4.F9.B10 R4.F9.B245 R4.F9.B231 R4.F9.B217 R4.F9.B203 R4.F9.B175 R4.F9.B161 R4.F9.B147 R4.F9.B133 R4.F9.B115 R4.F9.B101 R4.F9.B87 R4.F9.B73 R4.F9.B45 R4.F9.B31 R4.F9.B17 R4.F9.B3 R4.F8.B252 R4.F8.B238 R4.F8.B224 R4.F8.B210 R4.F8.B182 R4.F8.B168 R4.F8.B154 R4.F8.B140 R4.F8.B122 R4.F8.B108 R4.F8.B94 R4.F8.B80 R4.F8.B52 R4.F8.B38 R4.F8.B24 R4.F8.B10 R4.F8.B245 R4.F8.B231 R4.F8.B217 R4.F8.B203 R4.F8.B175 R4.F8.B161 R4.F8.B147 R4.F8.B133 R4.F8.B115 R4.F8.B101 R4.F8.B87 R4.F8.B73 R4.F8.B45 R4.F8.B31 R4.F8.B17 R4.F8.B3 R4.F11.B253 R4.F11.B239 R4.F11.B225 R4.F11.B211 R4.F11.B183 R4.F11.B169 R4.F11.B155 R4.F11.B141 R4.F11.B123 R4.F11.B109 R4.F11.B95 R4.F11.B81 R4.F11.B53 R4.F11.B39 R4.F11.B25 R4.F11.B11 R4.F11.B246 R4.F11.B232 R4.F11.B218 R4.F11.B204 R4.F11.B176 R4.F11.B162 R4.F11.B148 R4.F11.B134 R4.F11.B116 R4.F11.B102 R4.F11.B88 R4.F11.B74 R4.F11.B46 R4.F11.B32 R4.F11.B18 R4.F11.B4 R4.F10.B253 R4.F10.B239 R4.F10.B225 R4.F10.B211 R4.F10.B183 R4.F10.B169 R4.F10.B155 R4.F10.B141 R4.F10.B123 R4.F10.B109 R4.F10.B95 R4.F10.B81 R4.F10.B53 R4.F10.B39 R4.F10.B25 R4.F10.B11 R4.F10.B246 R4.F10.B232 R4.F10.B218 R4.F10.B204 R4.F10.B176 R4.F10.B162 R4.F10.B148 R4.F10.B134 R4.F10.B116 R4.F10.B102 R4.F10.B88 R4.F10.B74 R4.F10.B46 R4.F10.B32 R4.F10.B18 R4.F10.B4 R4.F9.B253 R4.F9.B239 R4.F9.B225 R4.F9.B211 R4.F9.B183 R4.F9.B169 R4.F9.B155 R4.F9.B141 R4.F9.B123 R4.F9.B109 R4.F9.B95 R4.F9.B81 R4.F9.B53 R4.F9.B39 R4.F9.B25 R4.F9.B11 R4.F9.B246 R4.F9.B232 R4.F9.B218 R4.F9.B204 R4.F9.B176 R4.F9.B162 R4.F9.B148 R4.F9.B134 R4.F9.B116 R4.F9.B102 R4.F9.B88 R4.F9.B74 R4.F9.B46 R4.F9.B32 R4.F9.B18 R4.F9.B4 R4.F8.B253 R4.F8.B239 R4.F8.B225 R4.F8.B211 R4.F8.B183 R4.F8.B169 R4.F8.B155 R4.F8.B141 R4.F8.B123 R4.F8.B109 R4.F8.B95 R4.F8.B81 R4.F8.B53 R4.F8.B39 R4.F8.B25 R4.F8.B11 R4.F8.B246 R4.F8.B232 R4.F8.B218 R4.F8.B204 R4.F8.B176 R4.F8.B162 R4.F8.B148 R4.F8.B134 R4.F8.B116 R4.F8.B102 R4.F8.B88 R4.F8.B74 R4.F8.B46 R4.F8.B32 R4.F8.B18 R4.F8.B4 R4.F11.B254 R4.F11.B240 R4.F11.B226 R4.F11.B212 R4.F11.B184 R4.F11.B170 R4.F11.B156 R4.F11.B142 R4.F11.B124 R4.F11.B110 R4.F11.B96 R4.F11.B82 R4.F11.B54 R4.F11.B40 R4.F11.B26 R4.F11.B12 R4.F11.B247 R4.F11.B233 R4.F11.B219 R4.F11.B205 R4.F11.B177 R4.F11.B163 R4.F11.B149 R4.F11.B135 R4.F11.B117 R4.F11.B103 R4.F11.B89 R4.F11.B75 R4.F11.B47 R4.F11.B33 R4.F11.B19 R4.F11.B5 R4.F10.B254 R4.F10.B240 R4.F10.B226 R4.F10.B212 R4.F10.B184 R4.F10.B170 R4.F10.B156 R4.F10.B142 R4.F10.B124 R4.F10.B110 R4.F10.B96 R4.F10.B82 R4.F10.B54 R4.F10.B40 R4.F10.B26 R4.F10.B12 R4.F10.B247 R4.F10.B233 R4.F10.B219 R4.F10.B205 R4.F10.B177 R4.F10.B163 R4.F10.B149 R4.F10.B135 R4.F10.B117 R4.F10.B103 R4.F10.B89 R4.F10.B75 R4.F10.B47 R4.F10.B33 R4.F10.B19 R4.F10.B5 R4.F9.B254 R4.F9.B240 R4.F9.B226 R4.F9.B212 R4.F9.B184 R4.F9.B170 R4.F9.B156 R4.F9.B142 R4.F9.B124 R4.F9.B110 R4.F9.B96 R4.F9.B82 R4.F9.B54 R4.F9.B40 R4.F9.B26 R4.F9.B12 R4.F9.B247 R4.F9.B233 R4.F9.B219 R4.F9.B205 R4.F9.B177 R4.F9.B163 R4.F9.B149 R4.F9.B135 R4.F9.B117 R4.F9.B103 R4.F9.B89 R4.F9.B75 R4.F9.B47 R4.F9.B33 R4.F9.B19 R4.F9.B5 R4.F8.B254 R4.F8.B240 R4.F8.B226 R4.F8.B212 R4.F8.B184 R4.F8.B170 R4.F8.B156 R4.F8.B142 R4.F8.B124 R4.F8.B110 R4.F8.B96 R4.F8.B82 R4.F8.B54 R4.F8.B40 R4.F8.B26 R4.F8.B12 R4.F8.B247 R4.F8.B233 R4.F8.B219 R4.F8.B205 R4.F8.B177 R4.F8.B163 R4.F8.B149 R4.F8.B135 R4.F8.B117 R4.F8.B103 R4.F8.B89 R4.F8.B75 R4.F8.B47 R4.F8.B33 R4.F8.B19 R4.F8.B5 R4.F11.B255 R4.F11.B241 R4.F11.B227 R4.F11.B213 R4.F11.B185 R4.F11.B171 R4.F11.B157 R4.F11.B143 R4.F11.B125 R4.F11.B111 R4.F11.B97 R4.F11.B83 R4.F11.B55 R4.F11.B41 R4.F11.B27 R4.F11.B13 R4.F11.B248 R4.F11.B234 R4.F11.B220 R4.F11.B206 R4.F11.B178 R4.F11.B164 R4.F11.B150 R4.F11.B136 R4.F11.B118 R4.F11.B104 R4.F11.B90 R4.F11.B76 R4.F11.B48 R4.F11.B34 R4.F11.B20 R4.F11.B6 R4.F10.B255 R4.F10.B241 R4.F10.B227 R4.F10.B213 R4.F10.B185 R4.F10.B171 R4.F10.B157 R4.F10.B143 R4.F10.B125 R4.F10.B111 R4.F10.B97 R4.F10.B83 R4.F10.B55 R4.F10.B41 R4.F10.B27 R4.F10.B13 R4.F10.B248 R4.F10.B234 R4.F10.B220 R4.F10.B206 R4.F10.B178 R4.F10.B164 R4.F10.B150 R4.F10.B136 R4.F10.B118 R4.F10.B104 R4.F10.B90 R4.F10.B76 R4.F10.B48 R4.F10.B34 R4.F10.B20 R4.F10.B6 R4.F9.B255 R4.F9.B241 R4.F9.B227 R4.F9.B213 R4.F9.B185 R4.F9.B171 R4.F9.B157 R4.F9.B143 R4.F9.B125 R4.F9.B111 R4.F9.B97 R4.F9.B83 R4.F9.B55 R4.F9.B41 R4.F9.B27 R4.F9.B13 R4.F9.B248 R4.F9.B234 R4.F9.B220 R4.F9.B206 R4.F9.B178 R4.F9.B164 R4.F9.B150 R4.F9.B136 R4.F9.B118 R4.F9.B104 R4.F9.B90 R4.F9.B76 R4.F9.B48 R4.F9.B34 R4.F9.B20 R4.F9.B6 R4.F8.B255 R4.F8.B241 R4.F8.B227 R4.F8.B213 R4.F8.B185 R4.F8.B171 R4.F8.B157 R4.F8.B143 R4.F8.B125 R4.F8.B111 R4.F8.B97 R4.F8.B83 R4.F8.B55 R4.F8.B41 R4.F8.B27 R4.F8.B13 R4.F8.B248 R4.F8.B234 R4.F8.B220 R4.F8.B206 R4.F8.B178 R4.F8.B164 R4.F8.B150 R4.F8.B136 R4.F8.B118 R4.F8.B104 R4.F8.B90 R4.F8.B76 R4.F8.B48 R4.F8.B34 R4.F8.B20 R4.F8.B6 R4.F7.B249 R4.F7.B235 R4.F7.B221 R4.F7.B207 R4.F7.B179 R4.F7.B165 R4.F7.B151 R4.F7.B137 R4.F7.B119 R4.F7.B105 R4.F7.B91 R4.F7.B77 R4.F7.B49 R4.F7.B35 R4.F7.B21 R4.F7.B7 R4.F7.B242 R4.F7.B228 R4.F7.B214 R4.F7.B200 R4.F7.B172 R4.F7.B158 R4.F7.B144 R4.F7.B130 R4.F7.B112 R4.F7.B98 R4.F7.B84 R4.F7.B70 R4.F7.B42 R4.F7.B28 R4.F7.B14 R4.F7.B0 R4.F6.B249 R4.F6.B235 R4.F6.B221 R4.F6.B207 R4.F6.B179 R4.F6.B165 R4.F6.B151 R4.F6.B137 R4.F6.B119 R4.F6.B105 R4.F6.B91 R4.F6.B77 R4.F6.B49 R4.F6.B35 R4.F6.B21 R4.F6.B7 R4.F6.B242 R4.F6.B228 R4.F6.B214 R4.F6.B200 R4.F6.B172 R4.F6.B158 R4.F6.B144 R4.F6.B130 R4.F6.B112 R4.F6.B98 R4.F6.B84 R4.F6.B70 R4.F6.B42 R4.F6.B28 R4.F6.B14 R4.F6.B0 R4.F5.B249 R4.F5.B235 R4.F5.B221 R4.F5.B207 R4.F5.B179 R4.F5.B165 R4.F5.B151 R4.F5.B137 R4.F5.B119 R4.F5.B105 R4.F5.B91 R4.F5.B77 R4.F5.B49 R4.F5.B35 R4.F5.B21 R4.F5.B7 R4.F5.B242 R4.F5.B228 R4.F5.B214 R4.F5.B200 R4.F5.B172 R4.F5.B158 R4.F5.B144 R4.F5.B130 R4.F5.B112 R4.F5.B98 R4.F5.B84 R4.F5.B70 R4.F5.B42 R4.F5.B28 R4.F5.B14 R4.F5.B0 R4.F4.B249 R4.F4.B235 R4.F4.B221 R4.F4.B207 R4.F4.B179 R4.F4.B165 R4.F4.B151 R4.F4.B137 R4.F4.B119 R4.F4.B105 R4.F4.B91 R4.F4.B77 R4.F4.B49 R4.F4.B35 R4.F4.B21 R4.F4.B7 R4.F4.B242 R4.F4.B228 R4.F4.B214 R4.F4.B200 R4.F4.B172 R4.F4.B158 R4.F4.B144 R4.F4.B130 R4.F4.B112 R4.F4.B98 R4.F4.B84 R4.F4.B70 R4.F4.B42 R4.F4.B28 R4.F4.B14 R4.F4.B0 R4.F7.B250 R4.F7.B236 R4.F7.B222 R4.F7.B208 R4.F7.B180 R4.F7.B166 R4.F7.B152 R4.F7.B138 R4.F7.B120 R4.F7.B106 R4.F7.B92 R4.F7.B78 R4.F7.B50 R4.F7.B36 R4.F7.B22 R4.F7.B8 R4.F7.B243 R4.F7.B229 R4.F7.B215 R4.F7.B201 R4.F7.B173 R4.F7.B159 R4.F7.B145 R4.F7.B131 R4.F7.B113 R4.F7.B99 R4.F7.B85 R4.F7.B71 R4.F7.B43 R4.F7.B29 R4.F7.B15 R4.F7.B1 R4.F6.B250 R4.F6.B236 R4.F6.B222 R4.F6.B208 R4.F6.B180 R4.F6.B166 R4.F6.B152 R4.F6.B138 R4.F6.B120 R4.F6.B106 R4.F6.B92 R4.F6.B78 R4.F6.B50 R4.F6.B36 R4.F6.B22 R4.F6.B8 R4.F6.B243 R4.F6.B229 R4.F6.B215 R4.F6.B201 R4.F6.B173 R4.F6.B159 R4.F6.B145 R4.F6.B131 R4.F6.B113 R4.F6.B99 R4.F6.B85 R4.F6.B71 R4.F6.B43 R4.F6.B29 R4.F6.B15 R4.F6.B1 R4.F5.B250 R4.F5.B236 R4.F5.B222 R4.F5.B208 R4.F5.B180 R4.F5.B166 R4.F5.B152 R4.F5.B138 R4.F5.B120 R4.F5.B106 R4.F5.B92 R4.F5.B78 R4.F5.B50 R4.F5.B36 R4.F5.B22 R4.F5.B8 R4.F5.B243 R4.F5.B229 R4.F5.B215 R4.F5.B201 R4.F5.B173 R4.F5.B159 R4.F5.B145 R4.F5.B131 R4.F5.B113 R4.F5.B99 R4.F5.B85 R4.F5.B71 R4.F5.B43 R4.F5.B29 R4.F5.B15 R4.F5.B1 R4.F4.B250 R4.F4.B236 R4.F4.B222 R4.F4.B208 R4.F4.B180 R4.F4.B166 R4.F4.B152 R4.F4.B138 R4.F4.B120 R4.F4.B106 R4.F4.B92 R4.F4.B78 R4.F4.B50 R4.F4.B36 R4.F4.B22 R4.F4.B8 R4.F4.B243 R4.F4.B229 R4.F4.B215 R4.F4.B201 R4.F4.B173 R4.F4.B159 R4.F4.B145 R4.F4.B131 R4.F4.B113 R4.F4.B99 R4.F4.B85 R4.F4.B71 R4.F4.B43 R4.F4.B29 R4.F4.B15 R4.F4.B1 R4.F7.B251 R4.F7.B237 R4.F7.B223 R4.F7.B209 R4.F7.B181 R4.F7.B167 R4.F7.B153 R4.F7.B139 R4.F7.B121 R4.F7.B107 R4.F7.B93 R4.F7.B79 R4.F7.B51 R4.F7.B37 R4.F7.B23 R4.F7.B9 R4.F7.B244 R4.F7.B230 R4.F7.B216 R4.F7.B202 R4.F7.B174 R4.F7.B160 R4.F7.B146 R4.F7.B132 R4.F7.B114 R4.F7.B100 R4.F7.B86 R4.F7.B72 R4.F7.B44 R4.F7.B30 R4.F7.B16 R4.F7.B2 R4.F6.B251 R4.F6.B237 R4.F6.B223 R4.F6.B209 R4.F6.B181 R4.F6.B167 R4.F6.B153 R4.F6.B139 R4.F6.B121 R4.F6.B107 R4.F6.B93 R4.F6.B79 R4.F6.B51 R4.F6.B37 R4.F6.B23 R4.F6.B9 R4.F6.B244 R4.F6.B230 R4.F6.B216 R4.F6.B202 R4.F6.B174 R4.F6.B160 R4.F6.B146 R4.F6.B132 R4.F6.B114 R4.F6.B100 R4.F6.B86 R4.F6.B72 R4.F6.B44 R4.F6.B30 R4.F6.B16 R4.F6.B2 R4.F5.B251 R4.F5.B237 R4.F5.B223 R4.F5.B209 R4.F5.B181 R4.F5.B167 R4.F5.B153 R4.F5.B139 R4.F5.B121 R4.F5.B107 R4.F5.B93 R4.F5.B79 R4.F5.B51 R4.F5.B37 R4.F5.B23 R4.F5.B9 R4.F5.B244 R4.F5.B230 R4.F5.B216 R4.F5.B202 R4.F5.B174 R4.F5.B160 R4.F5.B146 R4.F5.B132 R4.F5.B114 R4.F5.B100 R4.F5.B86 R4.F5.B72 R4.F5.B44 R4.F5.B30 R4.F5.B16 R4.F5.B2 R4.F4.B251 R4.F4.B237 R4.F4.B223 R4.F4.B209 R4.F4.B181 R4.F4.B167 R4.F4.B153 R4.F4.B139 R4.F4.B121 R4.F4.B107 R4.F4.B93 R4.F4.B79 R4.F4.B51 R4.F4.B37 R4.F4.B23 R4.F4.B9 R4.F4.B244 R4.F4.B230 R4.F4.B216 R4.F4.B202 R4.F4.B174 R4.F4.B160 R4.F4.B146 R4.F4.B132 R4.F4.B114 R4.F4.B100 R4.F4.B86 R4.F4.B72 R4.F4.B44 R4.F4.B30 R4.F4.B16 R4.F4.B2 R4.F7.B252 R4.F7.B238 R4.F7.B224 R4.F7.B210 R4.F7.B182 R4.F7.B168 R4.F7.B154 R4.F7.B140 R4.F7.B122 R4.F7.B108 R4.F7.B94 R4.F7.B80 R4.F7.B52 R4.F7.B38 R4.F7.B24 R4.F7.B10 R4.F7.B245 R4.F7.B231 R4.F7.B217 R4.F7.B203 R4.F7.B175 R4.F7.B161 R4.F7.B147 R4.F7.B133 R4.F7.B115 R4.F7.B101 R4.F7.B87 R4.F7.B73 R4.F7.B45 R4.F7.B31 R4.F7.B17 R4.F7.B3 R4.F6.B252 R4.F6.B238 R4.F6.B224 R4.F6.B210 R4.F6.B182 R4.F6.B168 R4.F6.B154 R4.F6.B140 R4.F6.B122 R4.F6.B108 R4.F6.B94 R4.F6.B80 R4.F6.B52 R4.F6.B38 R4.F6.B24 R4.F6.B10 R4.F6.B245 R4.F6.B231 R4.F6.B217 R4.F6.B203 R4.F6.B175 R4.F6.B161 R4.F6.B147 R4.F6.B133 R4.F6.B115 R4.F6.B101 R4.F6.B87 R4.F6.B73 R4.F6.B45 R4.F6.B31 R4.F6.B17 R4.F6.B3 R4.F5.B252 R4.F5.B238 R4.F5.B224 R4.F5.B210 R4.F5.B182 R4.F5.B168 R4.F5.B154 R4.F5.B140 R4.F5.B122 R4.F5.B108 R4.F5.B94 R4.F5.B80 R4.F5.B52 R4.F5.B38 R4.F5.B24 R4.F5.B10 R4.F5.B245 R4.F5.B231 R4.F5.B217 R4.F5.B203 R4.F5.B175 R4.F5.B161 R4.F5.B147 R4.F5.B133 R4.F5.B115 R4.F5.B101 R4.F5.B87 R4.F5.B73 R4.F5.B45 R4.F5.B31 R4.F5.B17 R4.F5.B3 R4.F4.B252 R4.F4.B238 R4.F4.B224 R4.F4.B210 R4.F4.B182 R4.F4.B168 R4.F4.B154 R4.F4.B140 R4.F4.B122 R4.F4.B108 R4.F4.B94 R4.F4.B80 R4.F4.B52 R4.F4.B38 R4.F4.B24 R4.F4.B10 R4.F4.B245 R4.F4.B231 R4.F4.B217 R4.F4.B203 R4.F4.B175 R4.F4.B161 R4.F4.B147 R4.F4.B133 R4.F4.B115 R4.F4.B101 R4.F4.B87 R4.F4.B73 R4.F4.B45 R4.F4.B31 R4.F4.B17 R4.F4.B3 R4.F7.B253 R4.F7.B239 R4.F7.B225 R4.F7.B211 R4.F7.B183 R4.F7.B169 R4.F7.B155 R4.F7.B141 R4.F7.B123 R4.F7.B109 R4.F7.B95 R4.F7.B81 R4.F7.B53 R4.F7.B39 R4.F7.B25 R4.F7.B11 R4.F7.B246 R4.F7.B232 R4.F7.B218 R4.F7.B204 R4.F7.B176 R4.F7.B162 R4.F7.B148 R4.F7.B134 R4.F7.B116 R4.F7.B102 R4.F7.B88 R4.F7.B74 R4.F7.B46 R4.F7.B32 R4.F7.B18 R4.F7.B4 R4.F6.B253 R4.F6.B239 R4.F6.B225 R4.F6.B211 R4.F6.B183 R4.F6.B169 R4.F6.B155 R4.F6.B141 R4.F6.B123 R4.F6.B109 R4.F6.B95 R4.F6.B81 R4.F6.B53 R4.F6.B39 R4.F6.B25 R4.F6.B11 R4.F6.B246 R4.F6.B232 R4.F6.B218 R4.F6.B204 R4.F6.B176 R4.F6.B162 R4.F6.B148 R4.F6.B134 R4.F6.B116 R4.F6.B102 R4.F6.B88 R4.F6.B74 R4.F6.B46 R4.F6.B32 R4.F6.B18 R4.F6.B4 R4.F5.B253 R4.F5.B239 R4.F5.B225 R4.F5.B211 R4.F5.B183 R4.F5.B169 R4.F5.B155 R4.F5.B141 R4.F5.B123 R4.F5.B109 R4.F5.B95 R4.F5.B81 R4.F5.B53 R4.F5.B39 R4.F5.B25 R4.F5.B11 R4.F5.B246 R4.F5.B232 R4.F5.B218 R4.F5.B204 R4.F5.B176 R4.F5.B162 R4.F5.B148 R4.F5.B134 R4.F5.B116 R4.F5.B102 R4.F5.B88 R4.F5.B74 R4.F5.B46 R4.F5.B32 R4.F5.B18 R4.F5.B4 R4.F4.B253 R4.F4.B239 R4.F4.B225 R4.F4.B211 R4.F4.B183 R4.F4.B169 R4.F4.B155 R4.F4.B141 R4.F4.B123 R4.F4.B109 R4.F4.B95 R4.F4.B81 R4.F4.B53 R4.F4.B39 R4.F4.B25 R4.F4.B11 R4.F4.B246 R4.F4.B232 R4.F4.B218 R4.F4.B204 R4.F4.B176 R4.F4.B162 R4.F4.B148 R4.F4.B134 R4.F4.B116 R4.F4.B102 R4.F4.B88 R4.F4.B74 R4.F4.B46 R4.F4.B32 R4.F4.B18 R4.F4.B4 R4.F7.B254 R4.F7.B240 R4.F7.B226 R4.F7.B212 R4.F7.B184 R4.F7.B170 R4.F7.B156 R4.F7.B142 R4.F7.B124 R4.F7.B110 R4.F7.B96 R4.F7.B82 R4.F7.B54 R4.F7.B40 R4.F7.B26 R4.F7.B12 R4.F7.B247 R4.F7.B233 R4.F7.B219 R4.F7.B205 R4.F7.B177 R4.F7.B163 R4.F7.B149 R4.F7.B135 R4.F7.B117 R4.F7.B103 R4.F7.B89 R4.F7.B75 R4.F7.B47 R4.F7.B33 R4.F7.B19 R4.F7.B5 R4.F6.B254 R4.F6.B240 R4.F6.B226 R4.F6.B212 R4.F6.B184 R4.F6.B170 R4.F6.B156 R4.F6.B142 R4.F6.B124 R4.F6.B110 R4.F6.B96 R4.F6.B82 R4.F6.B54 R4.F6.B40 R4.F6.B26 R4.F6.B12 R4.F6.B247 R4.F6.B233 R4.F6.B219 R4.F6.B205 R4.F6.B177 R4.F6.B163 R4.F6.B149 R4.F6.B135 R4.F6.B117 R4.F6.B103 R4.F6.B89 R4.F6.B75 R4.F6.B47 R4.F6.B33 R4.F6.B19 R4.F6.B5 R4.F5.B254 R4.F5.B240 R4.F5.B226 R4.F5.B212 R4.F5.B184 R4.F5.B170 R4.F5.B156 R4.F5.B142 R4.F5.B124 R4.F5.B110 R4.F5.B96 R4.F5.B82 R4.F5.B54 R4.F5.B40 R4.F5.B26 R4.F5.B12 R4.F5.B247 R4.F5.B233 R4.F5.B219 R4.F5.B205 R4.F5.B177 R4.F5.B163 R4.F5.B149 R4.F5.B135 R4.F5.B117 R4.F5.B103 R4.F5.B89 R4.F5.B75 R4.F5.B47 R4.F5.B33 R4.F5.B19 R4.F5.B5 R4.F4.B254 R4.F4.B240 R4.F4.B226 R4.F4.B212 R4.F4.B184 R4.F4.B170 R4.F4.B156 R4.F4.B142 R4.F4.B124 R4.F4.B110 R4.F4.B96 R4.F4.B82 R4.F4.B54 R4.F4.B40 R4.F4.B26 R4.F4.B12 R4.F4.B247 R4.F4.B233 R4.F4.B219 R4.F4.B205 R4.F4.B177 R4.F4.B163 R4.F4.B149 R4.F4.B135 R4.F4.B117 R4.F4.B103 R4.F4.B89 R4.F4.B75 R4.F4.B47 R4.F4.B33 R4.F4.B19 R4.F4.B5 R4.F7.B255 R4.F7.B241 R4.F7.B227 R4.F7.B213 R4.F7.B185 R4.F7.B171 R4.F7.B157 R4.F7.B143 R4.F7.B125 R4.F7.B111 R4.F7.B97 R4.F7.B83 R4.F7.B55 R4.F7.B41 R4.F7.B27 R4.F7.B13 R4.F7.B248 R4.F7.B234 R4.F7.B220 R4.F7.B206 R4.F7.B178 R4.F7.B164 R4.F7.B150 R4.F7.B136 R4.F7.B118 R4.F7.B104 R4.F7.B90 R4.F7.B76 R4.F7.B48 R4.F7.B34 R4.F7.B20 R4.F7.B6 R4.F6.B255 R4.F6.B241 R4.F6.B227 R4.F6.B213 R4.F6.B185 R4.F6.B171 R4.F6.B157 R4.F6.B143 R4.F6.B125 R4.F6.B111 R4.F6.B97 R4.F6.B83 R4.F6.B55 R4.F6.B41 R4.F6.B27 R4.F6.B13 R4.F6.B248 R4.F6.B234 R4.F6.B220 R4.F6.B206 R4.F6.B178 R4.F6.B164 R4.F6.B150 R4.F6.B136 R4.F6.B118 R4.F6.B104 R4.F6.B90 R4.F6.B76 R4.F6.B48 R4.F6.B34 R4.F6.B20 R4.F6.B6 R4.F5.B255 R4.F5.B241 R4.F5.B227 R4.F5.B213 R4.F5.B185 R4.F5.B171 R4.F5.B157 R4.F5.B143 R4.F5.B125 R4.F5.B111 R4.F5.B97 R4.F5.B83 R4.F5.B55 R4.F5.B41 R4.F5.B27 R4.F5.B13 R4.F5.B248 R4.F5.B234 R4.F5.B220 R4.F5.B206 R4.F5.B178 R4.F5.B164 R4.F5.B150 R4.F5.B136 R4.F5.B118 R4.F5.B104 R4.F5.B90 R4.F5.B76 R4.F5.B48 R4.F5.B34 R4.F5.B20 R4.F5.B6 R4.F4.B255 R4.F4.B241 R4.F4.B227 R4.F4.B213 R4.F4.B185 R4.F4.B171 R4.F4.B157 R4.F4.B143 R4.F4.B125 R4.F4.B111 R4.F4.B97 R4.F4.B83 R4.F4.B55 R4.F4.B41 R4.F4.B27 R4.F4.B13 R4.F4.B248 R4.F4.B234 R4.F4.B220 R4.F4.B206 R4.F4.B178 R4.F4.B164 R4.F4.B150 R4.F4.B136 R4.F4.B118 R4.F4.B104 R4.F4.B90 R4.F4.B76 R4.F4.B48 R4.F4.B34 R4.F4.B20 R4.F4.B6 R4.F3.B249 R4.F3.B235 R4.F3.B221 R4.F3.B207 R4.F3.B179 R4.F3.B165 R4.F3.B151 R4.F3.B137 R4.F3.B119 R4.F3.B105 R4.F3.B91 R4.F3.B77 R4.F3.B49 R4.F3.B35 R4.F3.B21 R4.F3.B7 R4.F3.B242 R4.F3.B228 R4.F3.B214 R4.F3.B200 R4.F3.B172 R4.F3.B158 R4.F3.B144 R4.F3.B130 R4.F3.B112 R4.F3.B98 R4.F3.B84 R4.F3.B70 R4.F3.B42 R4.F3.B28 R4.F3.B14 R4.F3.B0 R4.F2.B249 R4.F2.B235 R4.F2.B221 R4.F2.B207 R4.F2.B179 R4.F2.B165 R4.F2.B151 R4.F2.B137 R4.F2.B119 R4.F2.B105 R4.F2.B91 R4.F2.B77 R4.F2.B49 R4.F2.B35 R4.F2.B21 R4.F2.B7 R4.F2.B242 R4.F2.B228 R4.F2.B214 R4.F2.B200 R4.F2.B172 R4.F2.B158 R4.F2.B144 R4.F2.B130 R4.F2.B112 R4.F2.B98 R4.F2.B84 R4.F2.B70 R4.F2.B42 R4.F2.B28 R4.F2.B14 R4.F2.B0 R4.F1.B249 R4.F1.B235 R4.F1.B221 R4.F1.B207 R4.F1.B179 R4.F1.B165 R4.F1.B151 R4.F1.B137 R4.F1.B119 R4.F1.B105 R4.F1.B91 R4.F1.B77 R4.F1.B49 R4.F1.B35 R4.F1.B21 R4.F1.B7 R4.F1.B242 R4.F1.B228 R4.F1.B214 R4.F1.B200 R4.F1.B172 R4.F1.B158 R4.F1.B144 R4.F1.B130 R4.F1.B112 R4.F1.B98 R4.F1.B84 R4.F1.B70 R4.F1.B42 R4.F1.B28 R4.F1.B14 R4.F1.B0 R4.F0.B249 R4.F0.B235 R4.F0.B221 R4.F0.B207 R4.F0.B179 R4.F0.B165 R4.F0.B151 R4.F0.B137 R4.F0.B119 R4.F0.B105 R4.F0.B91 R4.F0.B77 R4.F0.B49 R4.F0.B35 R4.F0.B21 R4.F0.B7 R4.F0.B242 R4.F0.B228 R4.F0.B214 R4.F0.B200 R4.F0.B172 R4.F0.B158 R4.F0.B144 R4.F0.B130 R4.F0.B112 R4.F0.B98 R4.F0.B84 R4.F0.B70 R4.F0.B42 R4.F0.B28 R4.F0.B14 R4.F0.B0 R4.F3.B250 R4.F3.B236 R4.F3.B222 R4.F3.B208 R4.F3.B180 R4.F3.B166 R4.F3.B152 R4.F3.B138 R4.F3.B120 R4.F3.B106 R4.F3.B92 R4.F3.B78 R4.F3.B50 R4.F3.B36 R4.F3.B22 R4.F3.B8 R4.F3.B243 R4.F3.B229 R4.F3.B215 R4.F3.B201 R4.F3.B173 R4.F3.B159 R4.F3.B145 R4.F3.B131 R4.F3.B113 R4.F3.B99 R4.F3.B85 R4.F3.B71 R4.F3.B43 R4.F3.B29 R4.F3.B15 R4.F3.B1 R4.F2.B250 R4.F2.B236 R4.F2.B222 R4.F2.B208 R4.F2.B180 R4.F2.B166 R4.F2.B152 R4.F2.B138 R4.F2.B120 R4.F2.B106 R4.F2.B92 R4.F2.B78 R4.F2.B50 R4.F2.B36 R4.F2.B22 R4.F2.B8 R4.F2.B243 R4.F2.B229 R4.F2.B215 R4.F2.B201 R4.F2.B173 R4.F2.B159 R4.F2.B145 R4.F2.B131 R4.F2.B113 R4.F2.B99 R4.F2.B85 R4.F2.B71 R4.F2.B43 R4.F2.B29 R4.F2.B15 R4.F2.B1 R4.F1.B250 R4.F1.B236 R4.F1.B222 R4.F1.B208 R4.F1.B180 R4.F1.B166 R4.F1.B152 R4.F1.B138 R4.F1.B120 R4.F1.B106 R4.F1.B92 R4.F1.B78 R4.F1.B50 R4.F1.B36 R4.F1.B22 R4.F1.B8 R4.F1.B243 R4.F1.B229 R4.F1.B215 R4.F1.B201 R4.F1.B173 R4.F1.B159 R4.F1.B145 R4.F1.B131 R4.F1.B113 R4.F1.B99 R4.F1.B85 R4.F1.B71 R4.F1.B43 R4.F1.B29 R4.F1.B15 R4.F1.B1 R4.F0.B250 R4.F0.B236 R4.F0.B222 R4.F0.B208 R4.F0.B180 R4.F0.B166 R4.F0.B152 R4.F0.B138 R4.F0.B120 R4.F0.B106 R4.F0.B92 R4.F0.B78 R4.F0.B50 R4.F0.B36 R4.F0.B22 R4.F0.B8 R4.F0.B243 R4.F0.B229 R4.F0.B215 R4.F0.B201 R4.F0.B173 R4.F0.B159 R4.F0.B145 R4.F0.B131 R4.F0.B113 R4.F0.B99 R4.F0.B85 R4.F0.B71 R4.F0.B43 R4.F0.B29 R4.F0.B15 R4.F0.B1 R4.F3.B251 R4.F3.B237 R4.F3.B223 R4.F3.B209 R4.F3.B181 R4.F3.B167 R4.F3.B153 R4.F3.B139 R4.F3.B121 R4.F3.B107 R4.F3.B93 R4.F3.B79 R4.F3.B51 R4.F3.B37 R4.F3.B23 R4.F3.B9 R4.F3.B244 R4.F3.B230 R4.F3.B216 R4.F3.B202 R4.F3.B174 R4.F3.B160 R4.F3.B146 R4.F3.B132 R4.F3.B114 R4.F3.B100 R4.F3.B86 R4.F3.B72 R4.F3.B44 R4.F3.B30 R4.F3.B16 R4.F3.B2 R4.F2.B251 R4.F2.B237 R4.F2.B223 R4.F2.B209 R4.F2.B181 R4.F2.B167 R4.F2.B153 R4.F2.B139 R4.F2.B121 R4.F2.B107 R4.F2.B93 R4.F2.B79 R4.F2.B51 R4.F2.B37 R4.F2.B23 R4.F2.B9 R4.F2.B244 R4.F2.B230 R4.F2.B216 R4.F2.B202 R4.F2.B174 R4.F2.B160 R4.F2.B146 R4.F2.B132 R4.F2.B114 R4.F2.B100 R4.F2.B86 R4.F2.B72 R4.F2.B44 R4.F2.B30 R4.F2.B16 R4.F2.B2 R4.F1.B251 R4.F1.B237 R4.F1.B223 R4.F1.B209 R4.F1.B181 R4.F1.B167 R4.F1.B153 R4.F1.B139 R4.F1.B121 R4.F1.B107 R4.F1.B93 R4.F1.B79 R4.F1.B51 R4.F1.B37 R4.F1.B23 R4.F1.B9 R4.F1.B244 R4.F1.B230 R4.F1.B216 R4.F1.B202 R4.F1.B174 R4.F1.B160 R4.F1.B146 R4.F1.B132 R4.F1.B114 R4.F1.B100 R4.F1.B86 R4.F1.B72 R4.F1.B44 R4.F1.B30 R4.F1.B16 R4.F1.B2 R4.F0.B251 R4.F0.B237 R4.F0.B223 R4.F0.B209 R4.F0.B181 R4.F0.B167 R4.F0.B153 R4.F0.B139 R4.F0.B121 R4.F0.B107 R4.F0.B93 R4.F0.B79 R4.F0.B51 R4.F0.B37 R4.F0.B23 R4.F0.B9 R4.F0.B244 R4.F0.B230 R4.F0.B216 R4.F0.B202 R4.F0.B174 R4.F0.B160 R4.F0.B146 R4.F0.B132 R4.F0.B114 R4.F0.B100 R4.F0.B86 R4.F0.B72 R4.F0.B44 R4.F0.B30 R4.F0.B16 R4.F0.B2 R4.F3.B252 R4.F3.B238 R4.F3.B224 R4.F3.B210 R4.F3.B182 R4.F3.B168 R4.F3.B154 R4.F3.B140 R4.F3.B122 R4.F3.B108 R4.F3.B94 R4.F3.B80 R4.F3.B52 R4.F3.B38 R4.F3.B24 R4.F3.B10 R4.F3.B245 R4.F3.B231 R4.F3.B217 R4.F3.B203 R4.F3.B175 R4.F3.B161 R4.F3.B147 R4.F3.B133 R4.F3.B115 R4.F3.B101 R4.F3.B87 R4.F3.B73 R4.F3.B45 R4.F3.B31 R4.F3.B17 R4.F3.B3 R4.F2.B252 R4.F2.B238 R4.F2.B224 R4.F2.B210 R4.F2.B182 R4.F2.B168 R4.F2.B154 R4.F2.B140 R4.F2.B122 R4.F2.B108 R4.F2.B94 R4.F2.B80 R4.F2.B52 R4.F2.B38 R4.F2.B24 R4.F2.B10 R4.F2.B245 R4.F2.B231 R4.F2.B217 R4.F2.B203 R4.F2.B175 R4.F2.B161 R4.F2.B147 R4.F2.B133 R4.F2.B115 R4.F2.B101 R4.F2.B87 R4.F2.B73 R4.F2.B45 R4.F2.B31 R4.F2.B17 R4.F2.B3 R4.F1.B252 R4.F1.B238 R4.F1.B224 R4.F1.B210 R4.F1.B182 R4.F1.B168 R4.F1.B154 R4.F1.B140 R4.F1.B122 R4.F1.B108 R4.F1.B94 R4.F1.B80 R4.F1.B52 R4.F1.B38 R4.F1.B24 R4.F1.B10 R4.F1.B245 R4.F1.B231 R4.F1.B217 R4.F1.B203 R4.F1.B175 R4.F1.B161 R4.F1.B147 R4.F1.B133 R4.F1.B115 R4.F1.B101 R4.F1.B87 R4.F1.B73 R4.F1.B45 R4.F1.B31 R4.F1.B17 R4.F1.B3 R4.F0.B252 R4.F0.B238 R4.F0.B224 R4.F0.B210 R4.F0.B182 R4.F0.B168 R4.F0.B154 R4.F0.B140 R4.F0.B122 R4.F0.B108 R4.F0.B94 R4.F0.B80 R4.F0.B52 R4.F0.B38 R4.F0.B24 R4.F0.B10 R4.F0.B245 R4.F0.B231 R4.F0.B217 R4.F0.B203 R4.F0.B175 R4.F0.B161 R4.F0.B147 R4.F0.B133 R4.F0.B115 R4.F0.B101 R4.F0.B87 R4.F0.B73 R4.F0.B45 R4.F0.B31 R4.F0.B17 R4.F0.B3 R4.F3.B253 R4.F3.B239 R4.F3.B225 R4.F3.B211 R4.F3.B183 R4.F3.B169 R4.F3.B155 R4.F3.B141 R4.F3.B123 R4.F3.B109 R4.F3.B95 R4.F3.B81 R4.F3.B53 R4.F3.B39 R4.F3.B25 R4.F3.B11 R4.F3.B246 R4.F3.B232 R4.F3.B218 R4.F3.B204 R4.F3.B176 R4.F3.B162 R4.F3.B148 R4.F3.B134 R4.F3.B116 R4.F3.B102 R4.F3.B88 R4.F3.B74 R4.F3.B46 R4.F3.B32 R4.F3.B18 R4.F3.B4 R4.F2.B253 R4.F2.B239 R4.F2.B225 R4.F2.B211 R4.F2.B183 R4.F2.B169 R4.F2.B155 R4.F2.B141 R4.F2.B123 R4.F2.B109 R4.F2.B95 R4.F2.B81 R4.F2.B53 R4.F2.B39 R4.F2.B25 R4.F2.B11 R4.F2.B246 R4.F2.B232 R4.F2.B218 R4.F2.B204 R4.F2.B176 R4.F2.B162 R4.F2.B148 R4.F2.B134 R4.F2.B116 R4.F2.B102 R4.F2.B88 R4.F2.B74 R4.F2.B46 R4.F2.B32 R4.F2.B18 R4.F2.B4 R4.F1.B253 R4.F1.B239 R4.F1.B225 R4.F1.B211 R4.F1.B183 R4.F1.B169 R4.F1.B155 R4.F1.B141 R4.F1.B123 R4.F1.B109 R4.F1.B95 R4.F1.B81 R4.F1.B53 R4.F1.B39 R4.F1.B25 R4.F1.B11 R4.F1.B246 R4.F1.B232 R4.F1.B218 R4.F1.B204 R4.F1.B176 R4.F1.B162 R4.F1.B148 R4.F1.B134 R4.F1.B116 R4.F1.B102 R4.F1.B88 R4.F1.B74 R4.F1.B46 R4.F1.B32 R4.F1.B18 R4.F1.B4 R4.F0.B253 R4.F0.B239 R4.F0.B225 R4.F0.B211 R4.F0.B183 R4.F0.B169 R4.F0.B155 R4.F0.B141 R4.F0.B123 R4.F0.B109 R4.F0.B95 R4.F0.B81 R4.F0.B53 R4.F0.B39 R4.F0.B25 R4.F0.B11 R4.F0.B246 R4.F0.B232 R4.F0.B218 R4.F0.B204 R4.F0.B176 R4.F0.B162 R4.F0.B148 R4.F0.B134 R4.F0.B116 R4.F0.B102 R4.F0.B88 R4.F0.B74 R4.F0.B46 R4.F0.B32 R4.F0.B18 R4.F0.B4 R4.F3.B254 R4.F3.B240 R4.F3.B226 R4.F3.B212 R4.F3.B184 R4.F3.B170 R4.F3.B156 R4.F3.B142 R4.F3.B124 R4.F3.B110 R4.F3.B96 R4.F3.B82 R4.F3.B54 R4.F3.B40 R4.F3.B26 R4.F3.B12 R4.F3.B247 R4.F3.B233 R4.F3.B219 R4.F3.B205 R4.F3.B177 R4.F3.B163 R4.F3.B149 R4.F3.B135 R4.F3.B117 R4.F3.B103 R4.F3.B89 R4.F3.B75 R4.F3.B47 R4.F3.B33 R4.F3.B19 R4.F3.B5 R4.F2.B254 R4.F2.B240 R4.F2.B226 R4.F2.B212 R4.F2.B184 R4.F2.B170 R4.F2.B156 R4.F2.B142 R4.F2.B124 R4.F2.B110 R4.F2.B96 R4.F2.B82 R4.F2.B54 R4.F2.B40 R4.F2.B26 R4.F2.B12 R4.F2.B247 R4.F2.B233 R4.F2.B219 R4.F2.B205 R4.F2.B177 R4.F2.B163 R4.F2.B149 R4.F2.B135 R4.F2.B117 R4.F2.B103 R4.F2.B89 R4.F2.B75 R4.F2.B47 R4.F2.B33 R4.F2.B19 R4.F2.B5 R4.F1.B254 R4.F1.B240 R4.F1.B226 R4.F1.B212 R4.F1.B184 R4.F1.B170 R4.F1.B156 R4.F1.B142 R4.F1.B124 R4.F1.B110 R4.F1.B96 R4.F1.B82 R4.F1.B54 R4.F1.B40 R4.F1.B26 R4.F1.B12 R4.F1.B247 R4.F1.B233 R4.F1.B219 R4.F1.B205 R4.F1.B177 R4.F1.B163 R4.F1.B149 R4.F1.B135 R4.F1.B117 R4.F1.B103 R4.F1.B89 R4.F1.B75 R4.F1.B47 R4.F1.B33 R4.F1.B19 R4.F1.B5 R4.F0.B254 R4.F0.B240 R4.F0.B226 R4.F0.B212 R4.F0.B184 R4.F0.B170 R4.F0.B156 R4.F0.B142 R4.F0.B124 R4.F0.B110 R4.F0.B96 R4.F0.B82 R4.F0.B54 R4.F0.B40 R4.F0.B26 R4.F0.B12 R4.F0.B247 R4.F0.B233 R4.F0.B219 R4.F0.B205 R4.F0.B177 R4.F0.B163 R4.F0.B149 R4.F0.B135 R4.F0.B117 R4.F0.B103 R4.F0.B89 R4.F0.B75 R4.F0.B47 R4.F0.B33 R4.F0.B19 R4.F0.B5 R4.F3.B255 R4.F3.B241 R4.F3.B227 R4.F3.B213 R4.F3.B185 R4.F3.B171 R4.F3.B157 R4.F3.B143 R4.F3.B125 R4.F3.B111 R4.F3.B97 R4.F3.B83 R4.F3.B55 R4.F3.B41 R4.F3.B27 R4.F3.B13 R4.F3.B248 R4.F3.B234 R4.F3.B220 R4.F3.B206 R4.F3.B178 R4.F3.B164 R4.F3.B150 R4.F3.B136 R4.F3.B118 R4.F3.B104 R4.F3.B90 R4.F3.B76 R4.F3.B48 R4.F3.B34 R4.F3.B20 R4.F3.B6 R4.F2.B255 R4.F2.B241 R4.F2.B227 R4.F2.B213 R4.F2.B185 R4.F2.B171 R4.F2.B157 R4.F2.B143 R4.F2.B125 R4.F2.B111 R4.F2.B97 R4.F2.B83 R4.F2.B55 R4.F2.B41 R4.F2.B27 R4.F2.B13 R4.F2.B248 R4.F2.B234 R4.F2.B220 R4.F2.B206 R4.F2.B178 R4.F2.B164 R4.F2.B150 R4.F2.B136 R4.F2.B118 R4.F2.B104 R4.F2.B90 R4.F2.B76 R4.F2.B48 R4.F2.B34 R4.F2.B20 R4.F2.B6 R4.F1.B255 R4.F1.B241 R4.F1.B227 R4.F1.B213 R4.F1.B185 R4.F1.B171 R4.F1.B157 R4.F1.B143 R4.F1.B125 R4.F1.B111 R4.F1.B97 R4.F1.B83 R4.F1.B55 R4.F1.B41 R4.F1.B27 R4.F1.B13 R4.F1.B248 R4.F1.B234 R4.F1.B220 R4.F1.B206 R4.F1.B178 R4.F1.B164 R4.F1.B150 R4.F1.B136 R4.F1.B118 R4.F1.B104 R4.F1.B90 R4.F1.B76 R4.F1.B48 R4.F1.B34 R4.F1.B20 R4.F1.B6 R4.F0.B255 R4.F0.B241 R4.F0.B227 R4.F0.B213 R4.F0.B185 R4.F0.B171 R4.F0.B157 R4.F0.B143 R4.F0.B125 R4.F0.B111 R4.F0.B97 R4.F0.B83 R4.F0.B55 R4.F0.B41 R4.F0.B27 R4.F0.B13 R4.F0.B248 R4.F0.B234 R4.F0.B220 R4.F0.B206 R4.F0.B178 R4.F0.B164 R4.F0.B150 R4.F0.B136 R4.F0.B118 R4.F0.B104 R4.F0.B90 R4.F0.B76 R4.F0.B48 R4.F0.B34 R4.F0.B20 R4.F0.B6 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATAP: R4.F75.B198 R4.F75.B68 R4.F75.B191 R4.F75.B61 R4.F74.B198 R4.F74.B68 R4.F74.B191 R4.F74.B61 R4.F73.B198 R4.F73.B68 R4.F73.B191 R4.F73.B61 R4.F72.B198 R4.F72.B68 R4.F72.B191 R4.F72.B61 R4.F75.B199 R4.F75.B69 R4.F75.B192 R4.F75.B62 R4.F74.B199 R4.F74.B69 R4.F74.B192 R4.F74.B62 R4.F73.B199 R4.F73.B69 R4.F73.B192 R4.F73.B62 R4.F72.B199 R4.F72.B69 R4.F72.B192 R4.F72.B62 R4.F71.B193 R4.F71.B63 R4.F71.B186 R4.F71.B56 R4.F70.B193 R4.F70.B63 R4.F70.B186 R4.F70.B56 R4.F69.B193 R4.F69.B63 R4.F69.B186 R4.F69.B56 R4.F68.B193 R4.F68.B63 R4.F68.B186 R4.F68.B56 R4.F71.B194 R4.F71.B64 R4.F71.B187 R4.F71.B57 R4.F70.B194 R4.F70.B64 R4.F70.B187 R4.F70.B57 R4.F69.B194 R4.F69.B64 R4.F69.B187 R4.F69.B57 R4.F68.B194 R4.F68.B64 R4.F68.B187 R4.F68.B57 R4.F71.B195 R4.F71.B65 R4.F71.B188 R4.F71.B58 R4.F70.B195 R4.F70.B65 R4.F70.B188 R4.F70.B58 R4.F69.B195 R4.F69.B65 R4.F69.B188 R4.F69.B58 R4.F68.B195 R4.F68.B65 R4.F68.B188 R4.F68.B58 R4.F71.B196 R4.F71.B66 R4.F71.B189 R4.F71.B59 R4.F70.B196 R4.F70.B66 R4.F70.B189 R4.F70.B59 R4.F69.B196 R4.F69.B66 R4.F69.B189 R4.F69.B59 R4.F68.B196 R4.F68.B66 R4.F68.B189 R4.F68.B59 R4.F71.B197 R4.F71.B67 R4.F71.B190 R4.F71.B60 R4.F70.B197 R4.F70.B67 R4.F70.B190 R4.F70.B60 R4.F69.B197 R4.F69.B67 R4.F69.B190 R4.F69.B60 R4.F68.B197 R4.F68.B67 R4.F68.B190 R4.F68.B60 R4.F71.B198 R4.F71.B68 R4.F71.B191 R4.F71.B61 R4.F70.B198 R4.F70.B68 R4.F70.B191 R4.F70.B61 R4.F69.B198 R4.F69.B68 R4.F69.B191 R4.F69.B61 R4.F68.B198 R4.F68.B68 R4.F68.B191 R4.F68.B61 R4.F71.B199 R4.F71.B69 R4.F71.B192 R4.F71.B62 R4.F70.B199 R4.F70.B69 R4.F70.B192 R4.F70.B62 R4.F69.B199 R4.F69.B69 R4.F69.B192 R4.F69.B62 R4.F68.B199 R4.F68.B69 R4.F68.B192 R4.F68.B62 R4.F67.B193 R4.F67.B63 R4.F67.B186 R4.F67.B56 R4.F66.B193 R4.F66.B63 R4.F66.B186 R4.F66.B56 R4.F65.B193 R4.F65.B63 R4.F65.B186 R4.F65.B56 R4.F64.B193 R4.F64.B63 R4.F64.B186 R4.F64.B56 R4.F67.B194 R4.F67.B64 R4.F67.B187 R4.F67.B57 R4.F66.B194 R4.F66.B64 R4.F66.B187 R4.F66.B57 R4.F65.B194 R4.F65.B64 R4.F65.B187 R4.F65.B57 R4.F64.B194 R4.F64.B64 R4.F64.B187 R4.F64.B57 R4.F67.B195 R4.F67.B65 R4.F67.B188 R4.F67.B58 R4.F66.B195 R4.F66.B65 R4.F66.B188 R4.F66.B58 R4.F65.B195 R4.F65.B65 R4.F65.B188 R4.F65.B58 R4.F64.B195 R4.F64.B65 R4.F64.B188 R4.F64.B58 R4.F67.B196 R4.F67.B66 R4.F67.B189 R4.F67.B59 R4.F66.B196 R4.F66.B66 R4.F66.B189 R4.F66.B59 R4.F65.B196 R4.F65.B66 R4.F65.B189 R4.F65.B59 R4.F64.B196 R4.F64.B66 R4.F64.B189 R4.F64.B59 R4.F67.B197 R4.F67.B67 R4.F67.B190 R4.F67.B60 R4.F66.B197 R4.F66.B67 R4.F66.B190 R4.F66.B60 R4.F65.B197 R4.F65.B67 R4.F65.B190 R4.F65.B60 R4.F64.B197 R4.F64.B67 R4.F64.B190 R4.F64.B60 R4.F67.B198 R4.F67.B68 R4.F67.B191 R4.F67.B61 R4.F66.B198 R4.F66.B68 R4.F66.B191 R4.F66.B61 R4.F65.B198 R4.F65.B68 R4.F65.B191 R4.F65.B61 R4.F64.B198 R4.F64.B68 R4.F64.B191 R4.F64.B61 R4.F67.B199 R4.F67.B69 R4.F67.B192 R4.F67.B62 R4.F66.B199 R4.F66.B69 R4.F66.B192 R4.F66.B62 R4.F65.B199 R4.F65.B69 R4.F65.B192 R4.F65.B62 R4.F64.B199 R4.F64.B69 R4.F64.B192 R4.F64.B62 R4.F63.B193 R4.F63.B63 R4.F63.B186 R4.F63.B56 R4.F62.B193 R4.F62.B63 R4.F62.B186 R4.F62.B56 R4.F61.B193 R4.F61.B63 R4.F61.B186 R4.F61.B56 R4.F60.B193 R4.F60.B63 R4.F60.B186 R4.F60.B56 R4.F63.B194 R4.F63.B64 R4.F63.B187 R4.F63.B57 R4.F62.B194 R4.F62.B64 R4.F62.B187 R4.F62.B57 R4.F61.B194 R4.F61.B64 R4.F61.B187 R4.F61.B57 R4.F60.B194 R4.F60.B64 R4.F60.B187 R4.F60.B57 R4.F63.B195 R4.F63.B65 R4.F63.B188 R4.F63.B58 R4.F62.B195 R4.F62.B65 R4.F62.B188 R4.F62.B58 R4.F61.B195 R4.F61.B65 R4.F61.B188 R4.F61.B58 R4.F60.B195 R4.F60.B65 R4.F60.B188 R4.F60.B58 R4.F63.B196 R4.F63.B66 R4.F63.B189 R4.F63.B59 R4.F62.B196 R4.F62.B66 R4.F62.B189 R4.F62.B59 R4.F61.B196 R4.F61.B66 R4.F61.B189 R4.F61.B59 R4.F60.B196 R4.F60.B66 R4.F60.B189 R4.F60.B59 R4.F63.B197 R4.F63.B67 R4.F63.B190 R4.F63.B60 R4.F62.B197 R4.F62.B67 R4.F62.B190 R4.F62.B60 R4.F61.B197 R4.F61.B67 R4.F61.B190 R4.F61.B60 R4.F60.B197 R4.F60.B67 R4.F60.B190 R4.F60.B60 R4.F63.B198 R4.F63.B68 R4.F63.B191 R4.F63.B61 R4.F62.B198 R4.F62.B68 R4.F62.B191 R4.F62.B61 R4.F61.B198 R4.F61.B68 R4.F61.B191 R4.F61.B61 R4.F60.B198 R4.F60.B68 R4.F60.B191 R4.F60.B61 R4.F63.B199 R4.F63.B69 R4.F63.B192 R4.F63.B62 R4.F62.B199 R4.F62.B69 R4.F62.B192 R4.F62.B62 R4.F61.B199 R4.F61.B69 R4.F61.B192 R4.F61.B62 R4.F60.B199 R4.F60.B69 R4.F60.B192 R4.F60.B62 R4.F59.B193 R4.F59.B63 R4.F59.B186 R4.F59.B56 R4.F58.B193 R4.F58.B63 R4.F58.B186 R4.F58.B56 R4.F57.B193 R4.F57.B63 R4.F57.B186 R4.F57.B56 R4.F56.B193 R4.F56.B63 R4.F56.B186 R4.F56.B56 R4.F59.B194 R4.F59.B64 R4.F59.B187 R4.F59.B57 R4.F58.B194 R4.F58.B64 R4.F58.B187 R4.F58.B57 R4.F57.B194 R4.F57.B64 R4.F57.B187 R4.F57.B57 R4.F56.B194 R4.F56.B64 R4.F56.B187 R4.F56.B57 R4.F59.B195 R4.F59.B65 R4.F59.B188 R4.F59.B58 R4.F58.B195 R4.F58.B65 R4.F58.B188 R4.F58.B58 R4.F57.B195 R4.F57.B65 R4.F57.B188 R4.F57.B58 R4.F56.B195 R4.F56.B65 R4.F56.B188 R4.F56.B58 R4.F59.B196 R4.F59.B66 R4.F59.B189 R4.F59.B59 R4.F58.B196 R4.F58.B66 R4.F58.B189 R4.F58.B59 R4.F57.B196 R4.F57.B66 R4.F57.B189 R4.F57.B59 R4.F56.B196 R4.F56.B66 R4.F56.B189 R4.F56.B59 R4.F59.B197 R4.F59.B67 R4.F59.B190 R4.F59.B60 R4.F58.B197 R4.F58.B67 R4.F58.B190 R4.F58.B60 R4.F57.B197 R4.F57.B67 R4.F57.B190 R4.F57.B60 R4.F56.B197 R4.F56.B67 R4.F56.B190 R4.F56.B60 R4.F59.B198 R4.F59.B68 R4.F59.B191 R4.F59.B61 R4.F58.B198 R4.F58.B68 R4.F58.B191 R4.F58.B61 R4.F57.B198 R4.F57.B68 R4.F57.B191 R4.F57.B61 R4.F56.B198 R4.F56.B68 R4.F56.B191 R4.F56.B61 R4.F59.B199 R4.F59.B69 R4.F59.B192 R4.F59.B62 R4.F58.B199 R4.F58.B69 R4.F58.B192 R4.F58.B62 R4.F57.B199 R4.F57.B69 R4.F57.B192 R4.F57.B62 R4.F56.B199 R4.F56.B69 R4.F56.B192 R4.F56.B62 R4.F55.B193 R4.F55.B63 R4.F55.B186 R4.F55.B56 R4.F54.B193 R4.F54.B63 R4.F54.B186 R4.F54.B56 R4.F53.B193 R4.F53.B63 R4.F53.B186 R4.F53.B56 R4.F52.B193 R4.F52.B63 R4.F52.B186 R4.F52.B56 R4.F55.B194 R4.F55.B64 R4.F55.B187 R4.F55.B57 R4.F54.B194 R4.F54.B64 R4.F54.B187 R4.F54.B57 R4.F53.B194 R4.F53.B64 R4.F53.B187 R4.F53.B57 R4.F52.B194 R4.F52.B64 R4.F52.B187 R4.F52.B57 R4.F55.B195 R4.F55.B65 R4.F55.B188 R4.F55.B58 R4.F54.B195 R4.F54.B65 R4.F54.B188 R4.F54.B58 R4.F53.B195 R4.F53.B65 R4.F53.B188 R4.F53.B58 R4.F52.B195 R4.F52.B65 R4.F52.B188 R4.F52.B58 R4.F55.B196 R4.F55.B66 R4.F55.B189 R4.F55.B59 R4.F54.B196 R4.F54.B66 R4.F54.B189 R4.F54.B59 R4.F53.B196 R4.F53.B66 R4.F53.B189 R4.F53.B59 R4.F52.B196 R4.F52.B66 R4.F52.B189 R4.F52.B59 R4.F55.B197 R4.F55.B67 R4.F55.B190 R4.F55.B60 R4.F54.B197 R4.F54.B67 R4.F54.B190 R4.F54.B60 R4.F53.B197 R4.F53.B67 R4.F53.B190 R4.F53.B60 R4.F52.B197 R4.F52.B67 R4.F52.B190 R4.F52.B60 R4.F55.B198 R4.F55.B68 R4.F55.B191 R4.F55.B61 R4.F54.B198 R4.F54.B68 R4.F54.B191 R4.F54.B61 R4.F53.B198 R4.F53.B68 R4.F53.B191 R4.F53.B61 R4.F52.B198 R4.F52.B68 R4.F52.B191 R4.F52.B61 R4.F55.B199 R4.F55.B69 R4.F55.B192 R4.F55.B62 R4.F54.B199 R4.F54.B69 R4.F54.B192 R4.F54.B62 R4.F53.B199 R4.F53.B69 R4.F53.B192 R4.F53.B62 R4.F52.B199 R4.F52.B69 R4.F52.B192 R4.F52.B62 R4.F51.B193 R4.F51.B63 R4.F51.B186 R4.F51.B56 R4.F50.B193 R4.F50.B63 R4.F50.B186 R4.F50.B56 R4.F49.B193 R4.F49.B63 R4.F49.B186 R4.F49.B56 R4.F48.B193 R4.F48.B63 R4.F48.B186 R4.F48.B56 R4.F51.B194 R4.F51.B64 R4.F51.B187 R4.F51.B57 R4.F50.B194 R4.F50.B64 R4.F50.B187 R4.F50.B57 R4.F49.B194 R4.F49.B64 R4.F49.B187 R4.F49.B57 R4.F48.B194 R4.F48.B64 R4.F48.B187 R4.F48.B57 R4.F51.B195 R4.F51.B65 R4.F51.B188 R4.F51.B58 R4.F50.B195 R4.F50.B65 R4.F50.B188 R4.F50.B58 R4.F49.B195 R4.F49.B65 R4.F49.B188 R4.F49.B58 R4.F48.B195 R4.F48.B65 R4.F48.B188 R4.F48.B58 R4.F51.B196 R4.F51.B66 R4.F51.B189 R4.F51.B59 R4.F50.B196 R4.F50.B66 R4.F50.B189 R4.F50.B59 R4.F49.B196 R4.F49.B66 R4.F49.B189 R4.F49.B59 R4.F48.B196 R4.F48.B66 R4.F48.B189 R4.F48.B59 R4.F51.B197 R4.F51.B67 R4.F51.B190 R4.F51.B60 R4.F50.B197 R4.F50.B67 R4.F50.B190 R4.F50.B60 R4.F49.B197 R4.F49.B67 R4.F49.B190 R4.F49.B60 R4.F48.B197 R4.F48.B67 R4.F48.B190 R4.F48.B60 R4.F51.B198 R4.F51.B68 R4.F51.B191 R4.F51.B61 R4.F50.B198 R4.F50.B68 R4.F50.B191 R4.F50.B61 R4.F49.B198 R4.F49.B68 R4.F49.B191 R4.F49.B61 R4.F48.B198 R4.F48.B68 R4.F48.B191 R4.F48.B61 R4.F51.B199 R4.F51.B69 R4.F51.B192 R4.F51.B62 R4.F50.B199 R4.F50.B69 R4.F50.B192 R4.F50.B62 R4.F49.B199 R4.F49.B69 R4.F49.B192 R4.F49.B62 R4.F48.B199 R4.F48.B69 R4.F48.B192 R4.F48.B62 R4.F47.B193 R4.F47.B63 R4.F47.B186 R4.F47.B56 R4.F46.B193 R4.F46.B63 R4.F46.B186 R4.F46.B56 R4.F45.B193 R4.F45.B63 R4.F45.B186 R4.F45.B56 R4.F44.B193 R4.F44.B63 R4.F44.B186 R4.F44.B56 R4.F47.B194 R4.F47.B64 R4.F47.B187 R4.F47.B57 R4.F46.B194 R4.F46.B64 R4.F46.B187 R4.F46.B57 R4.F45.B194 R4.F45.B64 R4.F45.B187 R4.F45.B57 R4.F44.B194 R4.F44.B64 R4.F44.B187 R4.F44.B57 R4.F47.B195 R4.F47.B65 R4.F47.B188 R4.F47.B58 R4.F46.B195 R4.F46.B65 R4.F46.B188 R4.F46.B58 R4.F45.B195 R4.F45.B65 R4.F45.B188 R4.F45.B58 R4.F44.B195 R4.F44.B65 R4.F44.B188 R4.F44.B58 R4.F47.B196 R4.F47.B66 R4.F47.B189 R4.F47.B59 R4.F46.B196 R4.F46.B66 R4.F46.B189 R4.F46.B59 R4.F45.B196 R4.F45.B66 R4.F45.B189 R4.F45.B59 R4.F44.B196 R4.F44.B66 R4.F44.B189 R4.F44.B59 R4.F47.B197 R4.F47.B67 R4.F47.B190 R4.F47.B60 R4.F46.B197 R4.F46.B67 R4.F46.B190 R4.F46.B60 R4.F45.B197 R4.F45.B67 R4.F45.B190 R4.F45.B60 R4.F44.B197 R4.F44.B67 R4.F44.B190 R4.F44.B60 R4.F47.B198 R4.F47.B68 R4.F47.B191 R4.F47.B61 R4.F46.B198 R4.F46.B68 R4.F46.B191 R4.F46.B61 R4.F45.B198 R4.F45.B68 R4.F45.B191 R4.F45.B61 R4.F44.B198 R4.F44.B68 R4.F44.B191 R4.F44.B61 R4.F47.B199 R4.F47.B69 R4.F47.B192 R4.F47.B62 R4.F46.B199 R4.F46.B69 R4.F46.B192 R4.F46.B62 R4.F45.B199 R4.F45.B69 R4.F45.B192 R4.F45.B62 R4.F44.B199 R4.F44.B69 R4.F44.B192 R4.F44.B62 R4.F43.B193 R4.F43.B63 R4.F43.B186 R4.F43.B56 R4.F42.B193 R4.F42.B63 R4.F42.B186 R4.F42.B56 R4.F41.B193 R4.F41.B63 R4.F41.B186 R4.F41.B56 R4.F40.B193 R4.F40.B63 R4.F40.B186 R4.F40.B56 R4.F43.B194 R4.F43.B64 R4.F43.B187 R4.F43.B57 R4.F42.B194 R4.F42.B64 R4.F42.B187 R4.F42.B57 R4.F41.B194 R4.F41.B64 R4.F41.B187 R4.F41.B57 R4.F40.B194 R4.F40.B64 R4.F40.B187 R4.F40.B57 R4.F43.B195 R4.F43.B65 R4.F43.B188 R4.F43.B58 R4.F42.B195 R4.F42.B65 R4.F42.B188 R4.F42.B58 R4.F41.B195 R4.F41.B65 R4.F41.B188 R4.F41.B58 R4.F40.B195 R4.F40.B65 R4.F40.B188 R4.F40.B58 R4.F43.B196 R4.F43.B66 R4.F43.B189 R4.F43.B59 R4.F42.B196 R4.F42.B66 R4.F42.B189 R4.F42.B59 R4.F41.B196 R4.F41.B66 R4.F41.B189 R4.F41.B59 R4.F40.B196 R4.F40.B66 R4.F40.B189 R4.F40.B59 R4.F43.B197 R4.F43.B67 R4.F43.B190 R4.F43.B60 R4.F42.B197 R4.F42.B67 R4.F42.B190 R4.F42.B60 R4.F41.B197 R4.F41.B67 R4.F41.B190 R4.F41.B60 R4.F40.B197 R4.F40.B67 R4.F40.B190 R4.F40.B60 R4.F43.B198 R4.F43.B68 R4.F43.B191 R4.F43.B61 R4.F42.B198 R4.F42.B68 R4.F42.B191 R4.F42.B61 R4.F41.B198 R4.F41.B68 R4.F41.B191 R4.F41.B61 R4.F40.B198 R4.F40.B68 R4.F40.B191 R4.F40.B61 R4.F43.B199 R4.F43.B69 R4.F43.B192 R4.F43.B62 R4.F42.B199 R4.F42.B69 R4.F42.B192 R4.F42.B62 R4.F41.B199 R4.F41.B69 R4.F41.B192 R4.F41.B62 R4.F40.B199 R4.F40.B69 R4.F40.B192 R4.F40.B62 R4.F39.B193 R4.F39.B63 R4.F39.B186 R4.F39.B56 R4.F38.B193 R4.F38.B63 R4.F38.B186 R4.F38.B56 R4.F37.B193 R4.F37.B63 R4.F37.B186 R4.F37.B56 R4.F36.B193 R4.F36.B63 R4.F36.B186 R4.F36.B56 R4.F39.B194 R4.F39.B64 R4.F39.B187 R4.F39.B57 R4.F38.B194 R4.F38.B64 R4.F38.B187 R4.F38.B57 R4.F37.B194 R4.F37.B64 R4.F37.B187 R4.F37.B57 R4.F36.B194 R4.F36.B64 R4.F36.B187 R4.F36.B57 R4.F39.B195 R4.F39.B65 R4.F39.B188 R4.F39.B58 R4.F38.B195 R4.F38.B65 R4.F38.B188 R4.F38.B58 R4.F37.B195 R4.F37.B65 R4.F37.B188 R4.F37.B58 R4.F36.B195 R4.F36.B65 R4.F36.B188 R4.F36.B58 R4.F39.B196 R4.F39.B66 R4.F39.B189 R4.F39.B59 R4.F38.B196 R4.F38.B66 R4.F38.B189 R4.F38.B59 R4.F37.B196 R4.F37.B66 R4.F37.B189 R4.F37.B59 R4.F36.B196 R4.F36.B66 R4.F36.B189 R4.F36.B59 R4.F39.B197 R4.F39.B67 R4.F39.B190 R4.F39.B60 R4.F38.B197 R4.F38.B67 R4.F38.B190 R4.F38.B60 R4.F37.B197 R4.F37.B67 R4.F37.B190 R4.F37.B60 R4.F36.B197 R4.F36.B67 R4.F36.B190 R4.F36.B60 R4.F39.B198 R4.F39.B68 R4.F39.B191 R4.F39.B61 R4.F38.B198 R4.F38.B68 R4.F38.B191 R4.F38.B61 R4.F37.B198 R4.F37.B68 R4.F37.B191 R4.F37.B61 R4.F36.B198 R4.F36.B68 R4.F36.B191 R4.F36.B61 R4.F39.B199 R4.F39.B69 R4.F39.B192 R4.F39.B62 R4.F38.B199 R4.F38.B69 R4.F38.B192 R4.F38.B62 R4.F37.B199 R4.F37.B69 R4.F37.B192 R4.F37.B62 R4.F36.B199 R4.F36.B69 R4.F36.B192 R4.F36.B62 R4.F35.B193 R4.F35.B63 R4.F35.B186 R4.F35.B56 R4.F34.B193 R4.F34.B63 R4.F34.B186 R4.F34.B56 R4.F33.B193 R4.F33.B63 R4.F33.B186 R4.F33.B56 R4.F32.B193 R4.F32.B63 R4.F32.B186 R4.F32.B56 R4.F35.B194 R4.F35.B64 R4.F35.B187 R4.F35.B57 R4.F34.B194 R4.F34.B64 R4.F34.B187 R4.F34.B57 R4.F33.B194 R4.F33.B64 R4.F33.B187 R4.F33.B57 R4.F32.B194 R4.F32.B64 R4.F32.B187 R4.F32.B57 R4.F35.B195 R4.F35.B65 R4.F35.B188 R4.F35.B58 R4.F34.B195 R4.F34.B65 R4.F34.B188 R4.F34.B58 R4.F33.B195 R4.F33.B65 R4.F33.B188 R4.F33.B58 R4.F32.B195 R4.F32.B65 R4.F32.B188 R4.F32.B58 R4.F35.B196 R4.F35.B66 R4.F35.B189 R4.F35.B59 R4.F34.B196 R4.F34.B66 R4.F34.B189 R4.F34.B59 R4.F33.B196 R4.F33.B66 R4.F33.B189 R4.F33.B59 R4.F32.B196 R4.F32.B66 R4.F32.B189 R4.F32.B59 R4.F35.B197 R4.F35.B67 R4.F35.B190 R4.F35.B60 R4.F34.B197 R4.F34.B67 R4.F34.B190 R4.F34.B60 R4.F33.B197 R4.F33.B67 R4.F33.B190 R4.F33.B60 R4.F32.B197 R4.F32.B67 R4.F32.B190 R4.F32.B60 R4.F35.B198 R4.F35.B68 R4.F35.B191 R4.F35.B61 R4.F34.B198 R4.F34.B68 R4.F34.B191 R4.F34.B61 R4.F33.B198 R4.F33.B68 R4.F33.B191 R4.F33.B61 R4.F32.B198 R4.F32.B68 R4.F32.B191 R4.F32.B61 R4.F35.B199 R4.F35.B69 R4.F35.B192 R4.F35.B62 R4.F34.B199 R4.F34.B69 R4.F34.B192 R4.F34.B62 R4.F33.B199 R4.F33.B69 R4.F33.B192 R4.F33.B62 R4.F32.B199 R4.F32.B69 R4.F32.B192 R4.F32.B62 R4.F31.B193 R4.F31.B63 R4.F31.B186 R4.F31.B56 R4.F30.B193 R4.F30.B63 R4.F30.B186 R4.F30.B56 R4.F29.B193 R4.F29.B63 R4.F29.B186 R4.F29.B56 R4.F28.B193 R4.F28.B63 R4.F28.B186 R4.F28.B56 R4.F31.B194 R4.F31.B64 R4.F31.B187 R4.F31.B57 R4.F30.B194 R4.F30.B64 R4.F30.B187 R4.F30.B57 R4.F29.B194 R4.F29.B64 R4.F29.B187 R4.F29.B57 R4.F28.B194 R4.F28.B64 R4.F28.B187 R4.F28.B57 R4.F31.B195 R4.F31.B65 R4.F31.B188 R4.F31.B58 R4.F30.B195 R4.F30.B65 R4.F30.B188 R4.F30.B58 R4.F29.B195 R4.F29.B65 R4.F29.B188 R4.F29.B58 R4.F28.B195 R4.F28.B65 R4.F28.B188 R4.F28.B58 R4.F31.B196 R4.F31.B66 R4.F31.B189 R4.F31.B59 R4.F30.B196 R4.F30.B66 R4.F30.B189 R4.F30.B59 R4.F29.B196 R4.F29.B66 R4.F29.B189 R4.F29.B59 R4.F28.B196 R4.F28.B66 R4.F28.B189 R4.F28.B59 R4.F31.B197 R4.F31.B67 R4.F31.B190 R4.F31.B60 R4.F30.B197 R4.F30.B67 R4.F30.B190 R4.F30.B60 R4.F29.B197 R4.F29.B67 R4.F29.B190 R4.F29.B60 R4.F28.B197 R4.F28.B67 R4.F28.B190 R4.F28.B60 R4.F31.B198 R4.F31.B68 R4.F31.B191 R4.F31.B61 R4.F30.B198 R4.F30.B68 R4.F30.B191 R4.F30.B61 R4.F29.B198 R4.F29.B68 R4.F29.B191 R4.F29.B61 R4.F28.B198 R4.F28.B68 R4.F28.B191 R4.F28.B61 R4.F31.B199 R4.F31.B69 R4.F31.B192 R4.F31.B62 R4.F30.B199 R4.F30.B69 R4.F30.B192 R4.F30.B62 R4.F29.B199 R4.F29.B69 R4.F29.B192 R4.F29.B62 R4.F28.B199 R4.F28.B69 R4.F28.B192 R4.F28.B62 R4.F27.B193 R4.F27.B63 R4.F27.B186 R4.F27.B56 R4.F26.B193 R4.F26.B63 R4.F26.B186 R4.F26.B56 R4.F25.B193 R4.F25.B63 R4.F25.B186 R4.F25.B56 R4.F24.B193 R4.F24.B63 R4.F24.B186 R4.F24.B56 R4.F27.B194 R4.F27.B64 R4.F27.B187 R4.F27.B57 R4.F26.B194 R4.F26.B64 R4.F26.B187 R4.F26.B57 R4.F25.B194 R4.F25.B64 R4.F25.B187 R4.F25.B57 R4.F24.B194 R4.F24.B64 R4.F24.B187 R4.F24.B57 R4.F27.B195 R4.F27.B65 R4.F27.B188 R4.F27.B58 R4.F26.B195 R4.F26.B65 R4.F26.B188 R4.F26.B58 R4.F25.B195 R4.F25.B65 R4.F25.B188 R4.F25.B58 R4.F24.B195 R4.F24.B65 R4.F24.B188 R4.F24.B58 R4.F27.B196 R4.F27.B66 R4.F27.B189 R4.F27.B59 R4.F26.B196 R4.F26.B66 R4.F26.B189 R4.F26.B59 R4.F25.B196 R4.F25.B66 R4.F25.B189 R4.F25.B59 R4.F24.B196 R4.F24.B66 R4.F24.B189 R4.F24.B59 R4.F27.B197 R4.F27.B67 R4.F27.B190 R4.F27.B60 R4.F26.B197 R4.F26.B67 R4.F26.B190 R4.F26.B60 R4.F25.B197 R4.F25.B67 R4.F25.B190 R4.F25.B60 R4.F24.B197 R4.F24.B67 R4.F24.B190 R4.F24.B60 R4.F27.B198 R4.F27.B68 R4.F27.B191 R4.F27.B61 R4.F26.B198 R4.F26.B68 R4.F26.B191 R4.F26.B61 R4.F25.B198 R4.F25.B68 R4.F25.B191 R4.F25.B61 R4.F24.B198 R4.F24.B68 R4.F24.B191 R4.F24.B61 R4.F27.B199 R4.F27.B69 R4.F27.B192 R4.F27.B62 R4.F26.B199 R4.F26.B69 R4.F26.B192 R4.F26.B62 R4.F25.B199 R4.F25.B69 R4.F25.B192 R4.F25.B62 R4.F24.B199 R4.F24.B69 R4.F24.B192 R4.F24.B62 R4.F23.B193 R4.F23.B63 R4.F23.B186 R4.F23.B56 R4.F22.B193 R4.F22.B63 R4.F22.B186 R4.F22.B56 R4.F21.B193 R4.F21.B63 R4.F21.B186 R4.F21.B56 R4.F20.B193 R4.F20.B63 R4.F20.B186 R4.F20.B56 R4.F23.B194 R4.F23.B64 R4.F23.B187 R4.F23.B57 R4.F22.B194 R4.F22.B64 R4.F22.B187 R4.F22.B57 R4.F21.B194 R4.F21.B64 R4.F21.B187 R4.F21.B57 R4.F20.B194 R4.F20.B64 R4.F20.B187 R4.F20.B57 R4.F23.B195 R4.F23.B65 R4.F23.B188 R4.F23.B58 R4.F22.B195 R4.F22.B65 R4.F22.B188 R4.F22.B58 R4.F21.B195 R4.F21.B65 R4.F21.B188 R4.F21.B58 R4.F20.B195 R4.F20.B65 R4.F20.B188 R4.F20.B58 R4.F23.B196 R4.F23.B66 R4.F23.B189 R4.F23.B59 R4.F22.B196 R4.F22.B66 R4.F22.B189 R4.F22.B59 R4.F21.B196 R4.F21.B66 R4.F21.B189 R4.F21.B59 R4.F20.B196 R4.F20.B66 R4.F20.B189 R4.F20.B59 R4.F23.B197 R4.F23.B67 R4.F23.B190 R4.F23.B60 R4.F22.B197 R4.F22.B67 R4.F22.B190 R4.F22.B60 R4.F21.B197 R4.F21.B67 R4.F21.B190 R4.F21.B60 R4.F20.B197 R4.F20.B67 R4.F20.B190 R4.F20.B60 R4.F23.B198 R4.F23.B68 R4.F23.B191 R4.F23.B61 R4.F22.B198 R4.F22.B68 R4.F22.B191 R4.F22.B61 R4.F21.B198 R4.F21.B68 R4.F21.B191 R4.F21.B61 R4.F20.B198 R4.F20.B68 R4.F20.B191 R4.F20.B61 R4.F23.B199 R4.F23.B69 R4.F23.B192 R4.F23.B62 R4.F22.B199 R4.F22.B69 R4.F22.B192 R4.F22.B62 R4.F21.B199 R4.F21.B69 R4.F21.B192 R4.F21.B62 R4.F20.B199 R4.F20.B69 R4.F20.B192 R4.F20.B62 R4.F19.B193 R4.F19.B63 R4.F19.B186 R4.F19.B56 R4.F18.B193 R4.F18.B63 R4.F18.B186 R4.F18.B56 R4.F17.B193 R4.F17.B63 R4.F17.B186 R4.F17.B56 R4.F16.B193 R4.F16.B63 R4.F16.B186 R4.F16.B56 R4.F19.B194 R4.F19.B64 R4.F19.B187 R4.F19.B57 R4.F18.B194 R4.F18.B64 R4.F18.B187 R4.F18.B57 R4.F17.B194 R4.F17.B64 R4.F17.B187 R4.F17.B57 R4.F16.B194 R4.F16.B64 R4.F16.B187 R4.F16.B57 R4.F19.B195 R4.F19.B65 R4.F19.B188 R4.F19.B58 R4.F18.B195 R4.F18.B65 R4.F18.B188 R4.F18.B58 R4.F17.B195 R4.F17.B65 R4.F17.B188 R4.F17.B58 R4.F16.B195 R4.F16.B65 R4.F16.B188 R4.F16.B58 R4.F19.B196 R4.F19.B66 R4.F19.B189 R4.F19.B59 R4.F18.B196 R4.F18.B66 R4.F18.B189 R4.F18.B59 R4.F17.B196 R4.F17.B66 R4.F17.B189 R4.F17.B59 R4.F16.B196 R4.F16.B66 R4.F16.B189 R4.F16.B59 R4.F19.B197 R4.F19.B67 R4.F19.B190 R4.F19.B60 R4.F18.B197 R4.F18.B67 R4.F18.B190 R4.F18.B60 R4.F17.B197 R4.F17.B67 R4.F17.B190 R4.F17.B60 R4.F16.B197 R4.F16.B67 R4.F16.B190 R4.F16.B60 R4.F19.B198 R4.F19.B68 R4.F19.B191 R4.F19.B61 R4.F18.B198 R4.F18.B68 R4.F18.B191 R4.F18.B61 R4.F17.B198 R4.F17.B68 R4.F17.B191 R4.F17.B61 R4.F16.B198 R4.F16.B68 R4.F16.B191 R4.F16.B61 R4.F19.B199 R4.F19.B69 R4.F19.B192 R4.F19.B62 R4.F18.B199 R4.F18.B69 R4.F18.B192 R4.F18.B62 R4.F17.B199 R4.F17.B69 R4.F17.B192 R4.F17.B62 R4.F16.B199 R4.F16.B69 R4.F16.B192 R4.F16.B62 R4.F15.B193 R4.F15.B63 R4.F15.B186 R4.F15.B56 R4.F14.B193 R4.F14.B63 R4.F14.B186 R4.F14.B56 R4.F13.B193 R4.F13.B63 R4.F13.B186 R4.F13.B56 R4.F12.B193 R4.F12.B63 R4.F12.B186 R4.F12.B56 R4.F15.B194 R4.F15.B64 R4.F15.B187 R4.F15.B57 R4.F14.B194 R4.F14.B64 R4.F14.B187 R4.F14.B57 R4.F13.B194 R4.F13.B64 R4.F13.B187 R4.F13.B57 R4.F12.B194 R4.F12.B64 R4.F12.B187 R4.F12.B57 R4.F15.B195 R4.F15.B65 R4.F15.B188 R4.F15.B58 R4.F14.B195 R4.F14.B65 R4.F14.B188 R4.F14.B58 R4.F13.B195 R4.F13.B65 R4.F13.B188 R4.F13.B58 R4.F12.B195 R4.F12.B65 R4.F12.B188 R4.F12.B58 R4.F15.B196 R4.F15.B66 R4.F15.B189 R4.F15.B59 R4.F14.B196 R4.F14.B66 R4.F14.B189 R4.F14.B59 R4.F13.B196 R4.F13.B66 R4.F13.B189 R4.F13.B59 R4.F12.B196 R4.F12.B66 R4.F12.B189 R4.F12.B59 R4.F15.B197 R4.F15.B67 R4.F15.B190 R4.F15.B60 R4.F14.B197 R4.F14.B67 R4.F14.B190 R4.F14.B60 R4.F13.B197 R4.F13.B67 R4.F13.B190 R4.F13.B60 R4.F12.B197 R4.F12.B67 R4.F12.B190 R4.F12.B60 R4.F15.B198 R4.F15.B68 R4.F15.B191 R4.F15.B61 R4.F14.B198 R4.F14.B68 R4.F14.B191 R4.F14.B61 R4.F13.B198 R4.F13.B68 R4.F13.B191 R4.F13.B61 R4.F12.B198 R4.F12.B68 R4.F12.B191 R4.F12.B61 R4.F15.B199 R4.F15.B69 R4.F15.B192 R4.F15.B62 R4.F14.B199 R4.F14.B69 R4.F14.B192 R4.F14.B62 R4.F13.B199 R4.F13.B69 R4.F13.B192 R4.F13.B62 R4.F12.B199 R4.F12.B69 R4.F12.B192 R4.F12.B62 R4.F11.B193 R4.F11.B63 R4.F11.B186 R4.F11.B56 R4.F10.B193 R4.F10.B63 R4.F10.B186 R4.F10.B56 R4.F9.B193 R4.F9.B63 R4.F9.B186 R4.F9.B56 R4.F8.B193 R4.F8.B63 R4.F8.B186 R4.F8.B56 R4.F11.B194 R4.F11.B64 R4.F11.B187 R4.F11.B57 R4.F10.B194 R4.F10.B64 R4.F10.B187 R4.F10.B57 R4.F9.B194 R4.F9.B64 R4.F9.B187 R4.F9.B57 R4.F8.B194 R4.F8.B64 R4.F8.B187 R4.F8.B57 R4.F11.B195 R4.F11.B65 R4.F11.B188 R4.F11.B58 R4.F10.B195 R4.F10.B65 R4.F10.B188 R4.F10.B58 R4.F9.B195 R4.F9.B65 R4.F9.B188 R4.F9.B58 R4.F8.B195 R4.F8.B65 R4.F8.B188 R4.F8.B58 R4.F11.B196 R4.F11.B66 R4.F11.B189 R4.F11.B59 R4.F10.B196 R4.F10.B66 R4.F10.B189 R4.F10.B59 R4.F9.B196 R4.F9.B66 R4.F9.B189 R4.F9.B59 R4.F8.B196 R4.F8.B66 R4.F8.B189 R4.F8.B59 R4.F11.B197 R4.F11.B67 R4.F11.B190 R4.F11.B60 R4.F10.B197 R4.F10.B67 R4.F10.B190 R4.F10.B60 R4.F9.B197 R4.F9.B67 R4.F9.B190 R4.F9.B60 R4.F8.B197 R4.F8.B67 R4.F8.B190 R4.F8.B60 R4.F11.B198 R4.F11.B68 R4.F11.B191 R4.F11.B61 R4.F10.B198 R4.F10.B68 R4.F10.B191 R4.F10.B61 R4.F9.B198 R4.F9.B68 R4.F9.B191 R4.F9.B61 R4.F8.B198 R4.F8.B68 R4.F8.B191 R4.F8.B61 R4.F11.B199 R4.F11.B69 R4.F11.B192 R4.F11.B62 R4.F10.B199 R4.F10.B69 R4.F10.B192 R4.F10.B62 R4.F9.B199 R4.F9.B69 R4.F9.B192 R4.F9.B62 R4.F8.B199 R4.F8.B69 R4.F8.B192 R4.F8.B62 R4.F7.B193 R4.F7.B63 R4.F7.B186 R4.F7.B56 R4.F6.B193 R4.F6.B63 R4.F6.B186 R4.F6.B56 R4.F5.B193 R4.F5.B63 R4.F5.B186 R4.F5.B56 R4.F4.B193 R4.F4.B63 R4.F4.B186 R4.F4.B56 R4.F7.B194 R4.F7.B64 R4.F7.B187 R4.F7.B57 R4.F6.B194 R4.F6.B64 R4.F6.B187 R4.F6.B57 R4.F5.B194 R4.F5.B64 R4.F5.B187 R4.F5.B57 R4.F4.B194 R4.F4.B64 R4.F4.B187 R4.F4.B57 R4.F7.B195 R4.F7.B65 R4.F7.B188 R4.F7.B58 R4.F6.B195 R4.F6.B65 R4.F6.B188 R4.F6.B58 R4.F5.B195 R4.F5.B65 R4.F5.B188 R4.F5.B58 R4.F4.B195 R4.F4.B65 R4.F4.B188 R4.F4.B58 R4.F7.B196 R4.F7.B66 R4.F7.B189 R4.F7.B59 R4.F6.B196 R4.F6.B66 R4.F6.B189 R4.F6.B59 R4.F5.B196 R4.F5.B66 R4.F5.B189 R4.F5.B59 R4.F4.B196 R4.F4.B66 R4.F4.B189 R4.F4.B59 R4.F7.B197 R4.F7.B67 R4.F7.B190 R4.F7.B60 R4.F6.B197 R4.F6.B67 R4.F6.B190 R4.F6.B60 R4.F5.B197 R4.F5.B67 R4.F5.B190 R4.F5.B60 R4.F4.B197 R4.F4.B67 R4.F4.B190 R4.F4.B60 R4.F7.B198 R4.F7.B68 R4.F7.B191 R4.F7.B61 R4.F6.B198 R4.F6.B68 R4.F6.B191 R4.F6.B61 R4.F5.B198 R4.F5.B68 R4.F5.B191 R4.F5.B61 R4.F4.B198 R4.F4.B68 R4.F4.B191 R4.F4.B61 R4.F7.B199 R4.F7.B69 R4.F7.B192 R4.F7.B62 R4.F6.B199 R4.F6.B69 R4.F6.B192 R4.F6.B62 R4.F5.B199 R4.F5.B69 R4.F5.B192 R4.F5.B62 R4.F4.B199 R4.F4.B69 R4.F4.B192 R4.F4.B62 R4.F3.B193 R4.F3.B63 R4.F3.B186 R4.F3.B56 R4.F2.B193 R4.F2.B63 R4.F2.B186 R4.F2.B56 R4.F1.B193 R4.F1.B63 R4.F1.B186 R4.F1.B56 R4.F0.B193 R4.F0.B63 R4.F0.B186 R4.F0.B56 R4.F3.B194 R4.F3.B64 R4.F3.B187 R4.F3.B57 R4.F2.B194 R4.F2.B64 R4.F2.B187 R4.F2.B57 R4.F1.B194 R4.F1.B64 R4.F1.B187 R4.F1.B57 R4.F0.B194 R4.F0.B64 R4.F0.B187 R4.F0.B57 R4.F3.B195 R4.F3.B65 R4.F3.B188 R4.F3.B58 R4.F2.B195 R4.F2.B65 R4.F2.B188 R4.F2.B58 R4.F1.B195 R4.F1.B65 R4.F1.B188 R4.F1.B58 R4.F0.B195 R4.F0.B65 R4.F0.B188 R4.F0.B58 R4.F3.B196 R4.F3.B66 R4.F3.B189 R4.F3.B59 R4.F2.B196 R4.F2.B66 R4.F2.B189 R4.F2.B59 R4.F1.B196 R4.F1.B66 R4.F1.B189 R4.F1.B59 R4.F0.B196 R4.F0.B66 R4.F0.B189 R4.F0.B59 R4.F3.B197 R4.F3.B67 R4.F3.B190 R4.F3.B60 R4.F2.B197 R4.F2.B67 R4.F2.B190 R4.F2.B60 R4.F1.B197 R4.F1.B67 R4.F1.B190 R4.F1.B60 R4.F0.B197 R4.F0.B67 R4.F0.B190 R4.F0.B60 R4.F3.B198 R4.F3.B68 R4.F3.B191 R4.F3.B61 R4.F2.B198 R4.F2.B68 R4.F2.B191 R4.F2.B61 R4.F1.B198 R4.F1.B68 R4.F1.B191 R4.F1.B61 R4.F0.B198 R4.F0.B68 R4.F0.B191 R4.F0.B61 R4.F3.B199 R4.F3.B69 R4.F3.B192 R4.F3.B62 R4.F2.B199 R4.F2.B69 R4.F2.B192 R4.F2.B62 R4.F1.B199 R4.F1.B69 R4.F1.B192 R4.F1.B62 R4.F0.B199 R4.F0.B69 R4.F0.B192 R4.F0.B62 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATA_WIDTH_A: R1.F1.B49 R1.F1.B50 R1.F1.B52
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DATA_WIDTH_B: R2.F1.B14 R2.F1.B13 R2.F1.B11
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DDEL_A: R1.F1.B56 R1.F1.B57 inv 00
	BRAM:DDEL_B: R2.F1.B7 R2.F1.B6 inv 00
	BRAM:DOA_REG: R1.F1.B58
		0: 0
		1: 1
	BRAM:DOB_REG: R2.F1.B5
		0: 0
		1: 1
	BRAM:INIT_A: R3.F0.B7 R1.F0.B5 R2.F0.B58 R0.F0.B56 R3.F0.B63 R3.F0.B49 R3.F0.B35 R3.F0.B21 R2.F0.B57 R2.F0.B43 R2.F0.B29 R2.F0.B15 R1.F0.B61 R1.F0.B47 R1.F0.B33 R1.F0.B19 R0.F0.B55 R0.F0.B41 R0.F0.B27 R0.F0.B13 R3.F0.B50 R3.F0.B36 R3.F0.B22 R3.F0.B8 R2.F0.B44 R2.F0.B30 R2.F0.B16 R2.F0.B2 R1.F0.B48 R1.F0.B34 R1.F0.B20 R1.F0.B6 R0.F0.B42 R0.F0.B28 R0.F0.B14 R0.F0.B0 inv 111111111111111111111111111111111111
	BRAM:INIT_B: R3.F0.B1 R0.F0.B63 R3.F0.B0 R0.F0.B62 R3.F0.B57 R3.F0.B43 R3.F0.B29 R3.F0.B15 R2.F0.B51 R2.F0.B37 R2.F0.B23 R2.F0.B9 R1.F0.B55 R1.F0.B41 R1.F0.B27 R1.F0.B13 R0.F0.B49 R0.F0.B35 R0.F0.B21 R0.F0.B7 R3.F0.B56 R3.F0.B42 R3.F0.B28 R3.F0.B14 R2.F0.B50 R2.F0.B36 R2.F0.B22 R2.F0.B8 R1.F0.B54 R1.F0.B40 R1.F0.B26 R1.F0.B12 R0.F0.B48 R0.F0.B34 R0.F0.B20 R0.F0.B6 inv 111111111111111111111111111111111111
	BRAM:RSTTYPE: R2.F1.B16 R1.F1.B47
		11: ASYNC
		00: SYNC
	BRAM:SRVAL_A: R3.F0.B6 R1.F0.B4 R2.F0.B59 R0.F0.B57 R3.F0.B62 R3.F0.B48 R3.F0.B34 R3.F0.B20 R2.F0.B56 R2.F0.B42 R2.F0.B28 R2.F0.B14 R1.F0.B60 R1.F0.B46 R1.F0.B32 R1.F0.B18 R0.F0.B54 R0.F0.B40 R0.F0.B26 R0.F0.B12 R3.F0.B51 R3.F0.B37 R3.F0.B23 R3.F0.B9 R2.F0.B45 R2.F0.B31 R2.F0.B17 R2.F0.B3 R1.F0.B49 R1.F0.B35 R1.F0.B21 R1.F0.B7 R0.F0.B43 R0.F0.B29 R0.F0.B15 R0.F0.B1 inv 111111111111111111111111111111111111
	BRAM:SRVAL_B: R3.F0.B2 R1.F0.B0 R2.F0.B63 R0.F0.B61 R3.F0.B58 R3.F0.B44 R3.F0.B30 R3.F0.B16 R2.F0.B52 R2.F0.B38 R2.F0.B24 R2.F0.B10 R1.F0.B56 R1.F0.B42 R1.F0.B28 R1.F0.B14 R0.F0.B50 R0.F0.B36 R0.F0.B22 R0.F0.B8 R3.F0.B55 R3.F0.B41 R3.F0.B27 R3.F0.B13 R2.F0.B49 R2.F0.B35 R2.F0.B21 R2.F0.B7 R1.F0.B53 R1.F0.B39 R1.F0.B25 R1.F0.B11 R0.F0.B47 R0.F0.B33 R0.F0.B19 R0.F0.B5 inv 111111111111111111111111111111111111
	BRAM:UNK_PRESENT: R2.F1.B4 R1.F1.B59
		00: 0
		11: 1
	BRAM:WDEL_A: R1.F1.B48 R1.F1.B54 R1.F1.B53 inv 000
	BRAM:WDEL_B: R2.F1.B15 R2.F1.B9 R2.F1.B10 inv 000
	BRAM:WRITE_MODE_A: R1.F1.B51 R1.F1.B55
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WRITE_MODE_B: R2.F1.B12 R2.F1.B8
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WW_VALUE_A: R1.F1.B60 R1.F1.B61
		01: 0
		11: 1
		00: NONE
	BRAM:WW_VALUE_B: R2.F1.B3 R2.F1.B2
		01: 0
		11: 1
		00: NONE
}

bstile BRAM_S3E {
	BRAM:DATA: R4.F75.B254 R4.F75.B240 R4.F75.B226 R4.F75.B212 R4.F75.B184 R4.F75.B170 R4.F75.B156 R4.F75.B142 R4.F75.B124 R4.F75.B110 R4.F75.B96 R4.F75.B82 R4.F75.B54 R4.F75.B40 R4.F75.B26 R4.F75.B12 R4.F75.B247 R4.F75.B233 R4.F75.B219 R4.F75.B205 R4.F75.B177 R4.F75.B163 R4.F75.B149 R4.F75.B135 R4.F75.B117 R4.F75.B103 R4.F75.B89 R4.F75.B75 R4.F75.B47 R4.F75.B33 R4.F75.B19 R4.F75.B5 R4.F74.B254 R4.F74.B240 R4.F74.B226 R4.F74.B212 R4.F74.B184 R4.F74.B170 R4.F74.B156 R4.F74.B142 R4.F74.B124 R4.F74.B110 R4.F74.B96 R4.F74.B82 R4.F74.B54 R4.F74.B40 R4.F74.B26 R4.F74.B12 R4.F74.B247 R4.F74.B233 R4.F74.B219 R4.F74.B205 R4.F74.B177 R4.F74.B163 R4.F74.B149 R4.F74.B135 R4.F74.B117 R4.F74.B103 R4.F74.B89 R4.F74.B75 R4.F74.B47 R4.F74.B33 R4.F74.B19 R4.F74.B5 R4.F73.B254 R4.F73.B240 R4.F73.B226 R4.F73.B212 R4.F73.B184 R4.F73.B170 R4.F73.B156 R4.F73.B142 R4.F73.B124 R4.F73.B110 R4.F73.B96 R4.F73.B82 R4.F73.B54 R4.F73.B40 R4.F73.B26 R4.F73.B12 R4.F73.B247 R4.F73.B233 R4.F73.B219 R4.F73.B205 R4.F73.B177 R4.F73.B163 R4.F73.B149 R4.F73.B135 R4.F73.B117 R4.F73.B103 R4.F73.B89 R4.F73.B75 R4.F73.B47 R4.F73.B33 R4.F73.B19 R4.F73.B5 R4.F72.B254 R4.F72.B240 R4.F72.B226 R4.F72.B212 R4.F72.B184 R4.F72.B170 R4.F72.B156 R4.F72.B142 R4.F72.B124 R4.F72.B110 R4.F72.B96 R4.F72.B82 R4.F72.B54 R4.F72.B40 R4.F72.B26 R4.F72.B12 R4.F72.B247 R4.F72.B233 R4.F72.B219 R4.F72.B205 R4.F72.B177 R4.F72.B163 R4.F72.B149 R4.F72.B135 R4.F72.B117 R4.F72.B103 R4.F72.B89 R4.F72.B75 R4.F72.B47 R4.F72.B33 R4.F72.B19 R4.F72.B5 R4.F75.B255 R4.F75.B241 R4.F75.B227 R4.F75.B213 R4.F75.B185 R4.F75.B171 R4.F75.B157 R4.F75.B143 R4.F75.B125 R4.F75.B111 R4.F75.B97 R4.F75.B83 R4.F75.B55 R4.F75.B41 R4.F75.B27 R4.F75.B13 R4.F75.B248 R4.F75.B234 R4.F75.B220 R4.F75.B206 R4.F75.B178 R4.F75.B164 R4.F75.B150 R4.F75.B136 R4.F75.B118 R4.F75.B104 R4.F75.B90 R4.F75.B76 R4.F75.B48 R4.F75.B34 R4.F75.B20 R4.F75.B6 R4.F74.B255 R4.F74.B241 R4.F74.B227 R4.F74.B213 R4.F74.B185 R4.F74.B171 R4.F74.B157 R4.F74.B143 R4.F74.B125 R4.F74.B111 R4.F74.B97 R4.F74.B83 R4.F74.B55 R4.F74.B41 R4.F74.B27 R4.F74.B13 R4.F74.B248 R4.F74.B234 R4.F74.B220 R4.F74.B206 R4.F74.B178 R4.F74.B164 R4.F74.B150 R4.F74.B136 R4.F74.B118 R4.F74.B104 R4.F74.B90 R4.F74.B76 R4.F74.B48 R4.F74.B34 R4.F74.B20 R4.F74.B6 R4.F73.B255 R4.F73.B241 R4.F73.B227 R4.F73.B213 R4.F73.B185 R4.F73.B171 R4.F73.B157 R4.F73.B143 R4.F73.B125 R4.F73.B111 R4.F73.B97 R4.F73.B83 R4.F73.B55 R4.F73.B41 R4.F73.B27 R4.F73.B13 R4.F73.B248 R4.F73.B234 R4.F73.B220 R4.F73.B206 R4.F73.B178 R4.F73.B164 R4.F73.B150 R4.F73.B136 R4.F73.B118 R4.F73.B104 R4.F73.B90 R4.F73.B76 R4.F73.B48 R4.F73.B34 R4.F73.B20 R4.F73.B6 R4.F72.B255 R4.F72.B241 R4.F72.B227 R4.F72.B213 R4.F72.B185 R4.F72.B171 R4.F72.B157 R4.F72.B143 R4.F72.B125 R4.F72.B111 R4.F72.B97 R4.F72.B83 R4.F72.B55 R4.F72.B41 R4.F72.B27 R4.F72.B13 R4.F72.B248 R4.F72.B234 R4.F72.B220 R4.F72.B206 R4.F72.B178 R4.F72.B164 R4.F72.B150 R4.F72.B136 R4.F72.B118 R4.F72.B104 R4.F72.B90 R4.F72.B76 R4.F72.B48 R4.F72.B34 R4.F72.B20 R4.F72.B6 R4.F71.B249 R4.F71.B235 R4.F71.B221 R4.F71.B207 R4.F71.B179 R4.F71.B165 R4.F71.B151 R4.F71.B137 R4.F71.B119 R4.F71.B105 R4.F71.B91 R4.F71.B77 R4.F71.B49 R4.F71.B35 R4.F71.B21 R4.F71.B7 R4.F71.B242 R4.F71.B228 R4.F71.B214 R4.F71.B200 R4.F71.B172 R4.F71.B158 R4.F71.B144 R4.F71.B130 R4.F71.B112 R4.F71.B98 R4.F71.B84 R4.F71.B70 R4.F71.B42 R4.F71.B28 R4.F71.B14 R4.F71.B0 R4.F70.B249 R4.F70.B235 R4.F70.B221 R4.F70.B207 R4.F70.B179 R4.F70.B165 R4.F70.B151 R4.F70.B137 R4.F70.B119 R4.F70.B105 R4.F70.B91 R4.F70.B77 R4.F70.B49 R4.F70.B35 R4.F70.B21 R4.F70.B7 R4.F70.B242 R4.F70.B228 R4.F70.B214 R4.F70.B200 R4.F70.B172 R4.F70.B158 R4.F70.B144 R4.F70.B130 R4.F70.B112 R4.F70.B98 R4.F70.B84 R4.F70.B70 R4.F70.B42 R4.F70.B28 R4.F70.B14 R4.F70.B0 R4.F69.B249 R4.F69.B235 R4.F69.B221 R4.F69.B207 R4.F69.B179 R4.F69.B165 R4.F69.B151 R4.F69.B137 R4.F69.B119 R4.F69.B105 R4.F69.B91 R4.F69.B77 R4.F69.B49 R4.F69.B35 R4.F69.B21 R4.F69.B7 R4.F69.B242 R4.F69.B228 R4.F69.B214 R4.F69.B200 R4.F69.B172 R4.F69.B158 R4.F69.B144 R4.F69.B130 R4.F69.B112 R4.F69.B98 R4.F69.B84 R4.F69.B70 R4.F69.B42 R4.F69.B28 R4.F69.B14 R4.F69.B0 R4.F68.B249 R4.F68.B235 R4.F68.B221 R4.F68.B207 R4.F68.B179 R4.F68.B165 R4.F68.B151 R4.F68.B137 R4.F68.B119 R4.F68.B105 R4.F68.B91 R4.F68.B77 R4.F68.B49 R4.F68.B35 R4.F68.B21 R4.F68.B7 R4.F68.B242 R4.F68.B228 R4.F68.B214 R4.F68.B200 R4.F68.B172 R4.F68.B158 R4.F68.B144 R4.F68.B130 R4.F68.B112 R4.F68.B98 R4.F68.B84 R4.F68.B70 R4.F68.B42 R4.F68.B28 R4.F68.B14 R4.F68.B0 R4.F71.B250 R4.F71.B236 R4.F71.B222 R4.F71.B208 R4.F71.B180 R4.F71.B166 R4.F71.B152 R4.F71.B138 R4.F71.B120 R4.F71.B106 R4.F71.B92 R4.F71.B78 R4.F71.B50 R4.F71.B36 R4.F71.B22 R4.F71.B8 R4.F71.B243 R4.F71.B229 R4.F71.B215 R4.F71.B201 R4.F71.B173 R4.F71.B159 R4.F71.B145 R4.F71.B131 R4.F71.B113 R4.F71.B99 R4.F71.B85 R4.F71.B71 R4.F71.B43 R4.F71.B29 R4.F71.B15 R4.F71.B1 R4.F70.B250 R4.F70.B236 R4.F70.B222 R4.F70.B208 R4.F70.B180 R4.F70.B166 R4.F70.B152 R4.F70.B138 R4.F70.B120 R4.F70.B106 R4.F70.B92 R4.F70.B78 R4.F70.B50 R4.F70.B36 R4.F70.B22 R4.F70.B8 R4.F70.B243 R4.F70.B229 R4.F70.B215 R4.F70.B201 R4.F70.B173 R4.F70.B159 R4.F70.B145 R4.F70.B131 R4.F70.B113 R4.F70.B99 R4.F70.B85 R4.F70.B71 R4.F70.B43 R4.F70.B29 R4.F70.B15 R4.F70.B1 R4.F69.B250 R4.F69.B236 R4.F69.B222 R4.F69.B208 R4.F69.B180 R4.F69.B166 R4.F69.B152 R4.F69.B138 R4.F69.B120 R4.F69.B106 R4.F69.B92 R4.F69.B78 R4.F69.B50 R4.F69.B36 R4.F69.B22 R4.F69.B8 R4.F69.B243 R4.F69.B229 R4.F69.B215 R4.F69.B201 R4.F69.B173 R4.F69.B159 R4.F69.B145 R4.F69.B131 R4.F69.B113 R4.F69.B99 R4.F69.B85 R4.F69.B71 R4.F69.B43 R4.F69.B29 R4.F69.B15 R4.F69.B1 R4.F68.B250 R4.F68.B236 R4.F68.B222 R4.F68.B208 R4.F68.B180 R4.F68.B166 R4.F68.B152 R4.F68.B138 R4.F68.B120 R4.F68.B106 R4.F68.B92 R4.F68.B78 R4.F68.B50 R4.F68.B36 R4.F68.B22 R4.F68.B8 R4.F68.B243 R4.F68.B229 R4.F68.B215 R4.F68.B201 R4.F68.B173 R4.F68.B159 R4.F68.B145 R4.F68.B131 R4.F68.B113 R4.F68.B99 R4.F68.B85 R4.F68.B71 R4.F68.B43 R4.F68.B29 R4.F68.B15 R4.F68.B1 R4.F71.B251 R4.F71.B237 R4.F71.B223 R4.F71.B209 R4.F71.B181 R4.F71.B167 R4.F71.B153 R4.F71.B139 R4.F71.B121 R4.F71.B107 R4.F71.B93 R4.F71.B79 R4.F71.B51 R4.F71.B37 R4.F71.B23 R4.F71.B9 R4.F71.B244 R4.F71.B230 R4.F71.B216 R4.F71.B202 R4.F71.B174 R4.F71.B160 R4.F71.B146 R4.F71.B132 R4.F71.B114 R4.F71.B100 R4.F71.B86 R4.F71.B72 R4.F71.B44 R4.F71.B30 R4.F71.B16 R4.F71.B2 R4.F70.B251 R4.F70.B237 R4.F70.B223 R4.F70.B209 R4.F70.B181 R4.F70.B167 R4.F70.B153 R4.F70.B139 R4.F70.B121 R4.F70.B107 R4.F70.B93 R4.F70.B79 R4.F70.B51 R4.F70.B37 R4.F70.B23 R4.F70.B9 R4.F70.B244 R4.F70.B230 R4.F70.B216 R4.F70.B202 R4.F70.B174 R4.F70.B160 R4.F70.B146 R4.F70.B132 R4.F70.B114 R4.F70.B100 R4.F70.B86 R4.F70.B72 R4.F70.B44 R4.F70.B30 R4.F70.B16 R4.F70.B2 R4.F69.B251 R4.F69.B237 R4.F69.B223 R4.F69.B209 R4.F69.B181 R4.F69.B167 R4.F69.B153 R4.F69.B139 R4.F69.B121 R4.F69.B107 R4.F69.B93 R4.F69.B79 R4.F69.B51 R4.F69.B37 R4.F69.B23 R4.F69.B9 R4.F69.B244 R4.F69.B230 R4.F69.B216 R4.F69.B202 R4.F69.B174 R4.F69.B160 R4.F69.B146 R4.F69.B132 R4.F69.B114 R4.F69.B100 R4.F69.B86 R4.F69.B72 R4.F69.B44 R4.F69.B30 R4.F69.B16 R4.F69.B2 R4.F68.B251 R4.F68.B237 R4.F68.B223 R4.F68.B209 R4.F68.B181 R4.F68.B167 R4.F68.B153 R4.F68.B139 R4.F68.B121 R4.F68.B107 R4.F68.B93 R4.F68.B79 R4.F68.B51 R4.F68.B37 R4.F68.B23 R4.F68.B9 R4.F68.B244 R4.F68.B230 R4.F68.B216 R4.F68.B202 R4.F68.B174 R4.F68.B160 R4.F68.B146 R4.F68.B132 R4.F68.B114 R4.F68.B100 R4.F68.B86 R4.F68.B72 R4.F68.B44 R4.F68.B30 R4.F68.B16 R4.F68.B2 R4.F71.B252 R4.F71.B238 R4.F71.B224 R4.F71.B210 R4.F71.B182 R4.F71.B168 R4.F71.B154 R4.F71.B140 R4.F71.B122 R4.F71.B108 R4.F71.B94 R4.F71.B80 R4.F71.B52 R4.F71.B38 R4.F71.B24 R4.F71.B10 R4.F71.B245 R4.F71.B231 R4.F71.B217 R4.F71.B203 R4.F71.B175 R4.F71.B161 R4.F71.B147 R4.F71.B133 R4.F71.B115 R4.F71.B101 R4.F71.B87 R4.F71.B73 R4.F71.B45 R4.F71.B31 R4.F71.B17 R4.F71.B3 R4.F70.B252 R4.F70.B238 R4.F70.B224 R4.F70.B210 R4.F70.B182 R4.F70.B168 R4.F70.B154 R4.F70.B140 R4.F70.B122 R4.F70.B108 R4.F70.B94 R4.F70.B80 R4.F70.B52 R4.F70.B38 R4.F70.B24 R4.F70.B10 R4.F70.B245 R4.F70.B231 R4.F70.B217 R4.F70.B203 R4.F70.B175 R4.F70.B161 R4.F70.B147 R4.F70.B133 R4.F70.B115 R4.F70.B101 R4.F70.B87 R4.F70.B73 R4.F70.B45 R4.F70.B31 R4.F70.B17 R4.F70.B3 R4.F69.B252 R4.F69.B238 R4.F69.B224 R4.F69.B210 R4.F69.B182 R4.F69.B168 R4.F69.B154 R4.F69.B140 R4.F69.B122 R4.F69.B108 R4.F69.B94 R4.F69.B80 R4.F69.B52 R4.F69.B38 R4.F69.B24 R4.F69.B10 R4.F69.B245 R4.F69.B231 R4.F69.B217 R4.F69.B203 R4.F69.B175 R4.F69.B161 R4.F69.B147 R4.F69.B133 R4.F69.B115 R4.F69.B101 R4.F69.B87 R4.F69.B73 R4.F69.B45 R4.F69.B31 R4.F69.B17 R4.F69.B3 R4.F68.B252 R4.F68.B238 R4.F68.B224 R4.F68.B210 R4.F68.B182 R4.F68.B168 R4.F68.B154 R4.F68.B140 R4.F68.B122 R4.F68.B108 R4.F68.B94 R4.F68.B80 R4.F68.B52 R4.F68.B38 R4.F68.B24 R4.F68.B10 R4.F68.B245 R4.F68.B231 R4.F68.B217 R4.F68.B203 R4.F68.B175 R4.F68.B161 R4.F68.B147 R4.F68.B133 R4.F68.B115 R4.F68.B101 R4.F68.B87 R4.F68.B73 R4.F68.B45 R4.F68.B31 R4.F68.B17 R4.F68.B3 R4.F71.B253 R4.F71.B239 R4.F71.B225 R4.F71.B211 R4.F71.B183 R4.F71.B169 R4.F71.B155 R4.F71.B141 R4.F71.B123 R4.F71.B109 R4.F71.B95 R4.F71.B81 R4.F71.B53 R4.F71.B39 R4.F71.B25 R4.F71.B11 R4.F71.B246 R4.F71.B232 R4.F71.B218 R4.F71.B204 R4.F71.B176 R4.F71.B162 R4.F71.B148 R4.F71.B134 R4.F71.B116 R4.F71.B102 R4.F71.B88 R4.F71.B74 R4.F71.B46 R4.F71.B32 R4.F71.B18 R4.F71.B4 R4.F70.B253 R4.F70.B239 R4.F70.B225 R4.F70.B211 R4.F70.B183 R4.F70.B169 R4.F70.B155 R4.F70.B141 R4.F70.B123 R4.F70.B109 R4.F70.B95 R4.F70.B81 R4.F70.B53 R4.F70.B39 R4.F70.B25 R4.F70.B11 R4.F70.B246 R4.F70.B232 R4.F70.B218 R4.F70.B204 R4.F70.B176 R4.F70.B162 R4.F70.B148 R4.F70.B134 R4.F70.B116 R4.F70.B102 R4.F70.B88 R4.F70.B74 R4.F70.B46 R4.F70.B32 R4.F70.B18 R4.F70.B4 R4.F69.B253 R4.F69.B239 R4.F69.B225 R4.F69.B211 R4.F69.B183 R4.F69.B169 R4.F69.B155 R4.F69.B141 R4.F69.B123 R4.F69.B109 R4.F69.B95 R4.F69.B81 R4.F69.B53 R4.F69.B39 R4.F69.B25 R4.F69.B11 R4.F69.B246 R4.F69.B232 R4.F69.B218 R4.F69.B204 R4.F69.B176 R4.F69.B162 R4.F69.B148 R4.F69.B134 R4.F69.B116 R4.F69.B102 R4.F69.B88 R4.F69.B74 R4.F69.B46 R4.F69.B32 R4.F69.B18 R4.F69.B4 R4.F68.B253 R4.F68.B239 R4.F68.B225 R4.F68.B211 R4.F68.B183 R4.F68.B169 R4.F68.B155 R4.F68.B141 R4.F68.B123 R4.F68.B109 R4.F68.B95 R4.F68.B81 R4.F68.B53 R4.F68.B39 R4.F68.B25 R4.F68.B11 R4.F68.B246 R4.F68.B232 R4.F68.B218 R4.F68.B204 R4.F68.B176 R4.F68.B162 R4.F68.B148 R4.F68.B134 R4.F68.B116 R4.F68.B102 R4.F68.B88 R4.F68.B74 R4.F68.B46 R4.F68.B32 R4.F68.B18 R4.F68.B4 R4.F71.B254 R4.F71.B240 R4.F71.B226 R4.F71.B212 R4.F71.B184 R4.F71.B170 R4.F71.B156 R4.F71.B142 R4.F71.B124 R4.F71.B110 R4.F71.B96 R4.F71.B82 R4.F71.B54 R4.F71.B40 R4.F71.B26 R4.F71.B12 R4.F71.B247 R4.F71.B233 R4.F71.B219 R4.F71.B205 R4.F71.B177 R4.F71.B163 R4.F71.B149 R4.F71.B135 R4.F71.B117 R4.F71.B103 R4.F71.B89 R4.F71.B75 R4.F71.B47 R4.F71.B33 R4.F71.B19 R4.F71.B5 R4.F70.B254 R4.F70.B240 R4.F70.B226 R4.F70.B212 R4.F70.B184 R4.F70.B170 R4.F70.B156 R4.F70.B142 R4.F70.B124 R4.F70.B110 R4.F70.B96 R4.F70.B82 R4.F70.B54 R4.F70.B40 R4.F70.B26 R4.F70.B12 R4.F70.B247 R4.F70.B233 R4.F70.B219 R4.F70.B205 R4.F70.B177 R4.F70.B163 R4.F70.B149 R4.F70.B135 R4.F70.B117 R4.F70.B103 R4.F70.B89 R4.F70.B75 R4.F70.B47 R4.F70.B33 R4.F70.B19 R4.F70.B5 R4.F69.B254 R4.F69.B240 R4.F69.B226 R4.F69.B212 R4.F69.B184 R4.F69.B170 R4.F69.B156 R4.F69.B142 R4.F69.B124 R4.F69.B110 R4.F69.B96 R4.F69.B82 R4.F69.B54 R4.F69.B40 R4.F69.B26 R4.F69.B12 R4.F69.B247 R4.F69.B233 R4.F69.B219 R4.F69.B205 R4.F69.B177 R4.F69.B163 R4.F69.B149 R4.F69.B135 R4.F69.B117 R4.F69.B103 R4.F69.B89 R4.F69.B75 R4.F69.B47 R4.F69.B33 R4.F69.B19 R4.F69.B5 R4.F68.B254 R4.F68.B240 R4.F68.B226 R4.F68.B212 R4.F68.B184 R4.F68.B170 R4.F68.B156 R4.F68.B142 R4.F68.B124 R4.F68.B110 R4.F68.B96 R4.F68.B82 R4.F68.B54 R4.F68.B40 R4.F68.B26 R4.F68.B12 R4.F68.B247 R4.F68.B233 R4.F68.B219 R4.F68.B205 R4.F68.B177 R4.F68.B163 R4.F68.B149 R4.F68.B135 R4.F68.B117 R4.F68.B103 R4.F68.B89 R4.F68.B75 R4.F68.B47 R4.F68.B33 R4.F68.B19 R4.F68.B5 R4.F71.B255 R4.F71.B241 R4.F71.B227 R4.F71.B213 R4.F71.B185 R4.F71.B171 R4.F71.B157 R4.F71.B143 R4.F71.B125 R4.F71.B111 R4.F71.B97 R4.F71.B83 R4.F71.B55 R4.F71.B41 R4.F71.B27 R4.F71.B13 R4.F71.B248 R4.F71.B234 R4.F71.B220 R4.F71.B206 R4.F71.B178 R4.F71.B164 R4.F71.B150 R4.F71.B136 R4.F71.B118 R4.F71.B104 R4.F71.B90 R4.F71.B76 R4.F71.B48 R4.F71.B34 R4.F71.B20 R4.F71.B6 R4.F70.B255 R4.F70.B241 R4.F70.B227 R4.F70.B213 R4.F70.B185 R4.F70.B171 R4.F70.B157 R4.F70.B143 R4.F70.B125 R4.F70.B111 R4.F70.B97 R4.F70.B83 R4.F70.B55 R4.F70.B41 R4.F70.B27 R4.F70.B13 R4.F70.B248 R4.F70.B234 R4.F70.B220 R4.F70.B206 R4.F70.B178 R4.F70.B164 R4.F70.B150 R4.F70.B136 R4.F70.B118 R4.F70.B104 R4.F70.B90 R4.F70.B76 R4.F70.B48 R4.F70.B34 R4.F70.B20 R4.F70.B6 R4.F69.B255 R4.F69.B241 R4.F69.B227 R4.F69.B213 R4.F69.B185 R4.F69.B171 R4.F69.B157 R4.F69.B143 R4.F69.B125 R4.F69.B111 R4.F69.B97 R4.F69.B83 R4.F69.B55 R4.F69.B41 R4.F69.B27 R4.F69.B13 R4.F69.B248 R4.F69.B234 R4.F69.B220 R4.F69.B206 R4.F69.B178 R4.F69.B164 R4.F69.B150 R4.F69.B136 R4.F69.B118 R4.F69.B104 R4.F69.B90 R4.F69.B76 R4.F69.B48 R4.F69.B34 R4.F69.B20 R4.F69.B6 R4.F68.B255 R4.F68.B241 R4.F68.B227 R4.F68.B213 R4.F68.B185 R4.F68.B171 R4.F68.B157 R4.F68.B143 R4.F68.B125 R4.F68.B111 R4.F68.B97 R4.F68.B83 R4.F68.B55 R4.F68.B41 R4.F68.B27 R4.F68.B13 R4.F68.B248 R4.F68.B234 R4.F68.B220 R4.F68.B206 R4.F68.B178 R4.F68.B164 R4.F68.B150 R4.F68.B136 R4.F68.B118 R4.F68.B104 R4.F68.B90 R4.F68.B76 R4.F68.B48 R4.F68.B34 R4.F68.B20 R4.F68.B6 R4.F67.B249 R4.F67.B235 R4.F67.B221 R4.F67.B207 R4.F67.B179 R4.F67.B165 R4.F67.B151 R4.F67.B137 R4.F67.B119 R4.F67.B105 R4.F67.B91 R4.F67.B77 R4.F67.B49 R4.F67.B35 R4.F67.B21 R4.F67.B7 R4.F67.B242 R4.F67.B228 R4.F67.B214 R4.F67.B200 R4.F67.B172 R4.F67.B158 R4.F67.B144 R4.F67.B130 R4.F67.B112 R4.F67.B98 R4.F67.B84 R4.F67.B70 R4.F67.B42 R4.F67.B28 R4.F67.B14 R4.F67.B0 R4.F66.B249 R4.F66.B235 R4.F66.B221 R4.F66.B207 R4.F66.B179 R4.F66.B165 R4.F66.B151 R4.F66.B137 R4.F66.B119 R4.F66.B105 R4.F66.B91 R4.F66.B77 R4.F66.B49 R4.F66.B35 R4.F66.B21 R4.F66.B7 R4.F66.B242 R4.F66.B228 R4.F66.B214 R4.F66.B200 R4.F66.B172 R4.F66.B158 R4.F66.B144 R4.F66.B130 R4.F66.B112 R4.F66.B98 R4.F66.B84 R4.F66.B70 R4.F66.B42 R4.F66.B28 R4.F66.B14 R4.F66.B0 R4.F65.B249 R4.F65.B235 R4.F65.B221 R4.F65.B207 R4.F65.B179 R4.F65.B165 R4.F65.B151 R4.F65.B137 R4.F65.B119 R4.F65.B105 R4.F65.B91 R4.F65.B77 R4.F65.B49 R4.F65.B35 R4.F65.B21 R4.F65.B7 R4.F65.B242 R4.F65.B228 R4.F65.B214 R4.F65.B200 R4.F65.B172 R4.F65.B158 R4.F65.B144 R4.F65.B130 R4.F65.B112 R4.F65.B98 R4.F65.B84 R4.F65.B70 R4.F65.B42 R4.F65.B28 R4.F65.B14 R4.F65.B0 R4.F64.B249 R4.F64.B235 R4.F64.B221 R4.F64.B207 R4.F64.B179 R4.F64.B165 R4.F64.B151 R4.F64.B137 R4.F64.B119 R4.F64.B105 R4.F64.B91 R4.F64.B77 R4.F64.B49 R4.F64.B35 R4.F64.B21 R4.F64.B7 R4.F64.B242 R4.F64.B228 R4.F64.B214 R4.F64.B200 R4.F64.B172 R4.F64.B158 R4.F64.B144 R4.F64.B130 R4.F64.B112 R4.F64.B98 R4.F64.B84 R4.F64.B70 R4.F64.B42 R4.F64.B28 R4.F64.B14 R4.F64.B0 R4.F67.B250 R4.F67.B236 R4.F67.B222 R4.F67.B208 R4.F67.B180 R4.F67.B166 R4.F67.B152 R4.F67.B138 R4.F67.B120 R4.F67.B106 R4.F67.B92 R4.F67.B78 R4.F67.B50 R4.F67.B36 R4.F67.B22 R4.F67.B8 R4.F67.B243 R4.F67.B229 R4.F67.B215 R4.F67.B201 R4.F67.B173 R4.F67.B159 R4.F67.B145 R4.F67.B131 R4.F67.B113 R4.F67.B99 R4.F67.B85 R4.F67.B71 R4.F67.B43 R4.F67.B29 R4.F67.B15 R4.F67.B1 R4.F66.B250 R4.F66.B236 R4.F66.B222 R4.F66.B208 R4.F66.B180 R4.F66.B166 R4.F66.B152 R4.F66.B138 R4.F66.B120 R4.F66.B106 R4.F66.B92 R4.F66.B78 R4.F66.B50 R4.F66.B36 R4.F66.B22 R4.F66.B8 R4.F66.B243 R4.F66.B229 R4.F66.B215 R4.F66.B201 R4.F66.B173 R4.F66.B159 R4.F66.B145 R4.F66.B131 R4.F66.B113 R4.F66.B99 R4.F66.B85 R4.F66.B71 R4.F66.B43 R4.F66.B29 R4.F66.B15 R4.F66.B1 R4.F65.B250 R4.F65.B236 R4.F65.B222 R4.F65.B208 R4.F65.B180 R4.F65.B166 R4.F65.B152 R4.F65.B138 R4.F65.B120 R4.F65.B106 R4.F65.B92 R4.F65.B78 R4.F65.B50 R4.F65.B36 R4.F65.B22 R4.F65.B8 R4.F65.B243 R4.F65.B229 R4.F65.B215 R4.F65.B201 R4.F65.B173 R4.F65.B159 R4.F65.B145 R4.F65.B131 R4.F65.B113 R4.F65.B99 R4.F65.B85 R4.F65.B71 R4.F65.B43 R4.F65.B29 R4.F65.B15 R4.F65.B1 R4.F64.B250 R4.F64.B236 R4.F64.B222 R4.F64.B208 R4.F64.B180 R4.F64.B166 R4.F64.B152 R4.F64.B138 R4.F64.B120 R4.F64.B106 R4.F64.B92 R4.F64.B78 R4.F64.B50 R4.F64.B36 R4.F64.B22 R4.F64.B8 R4.F64.B243 R4.F64.B229 R4.F64.B215 R4.F64.B201 R4.F64.B173 R4.F64.B159 R4.F64.B145 R4.F64.B131 R4.F64.B113 R4.F64.B99 R4.F64.B85 R4.F64.B71 R4.F64.B43 R4.F64.B29 R4.F64.B15 R4.F64.B1 R4.F67.B251 R4.F67.B237 R4.F67.B223 R4.F67.B209 R4.F67.B181 R4.F67.B167 R4.F67.B153 R4.F67.B139 R4.F67.B121 R4.F67.B107 R4.F67.B93 R4.F67.B79 R4.F67.B51 R4.F67.B37 R4.F67.B23 R4.F67.B9 R4.F67.B244 R4.F67.B230 R4.F67.B216 R4.F67.B202 R4.F67.B174 R4.F67.B160 R4.F67.B146 R4.F67.B132 R4.F67.B114 R4.F67.B100 R4.F67.B86 R4.F67.B72 R4.F67.B44 R4.F67.B30 R4.F67.B16 R4.F67.B2 R4.F66.B251 R4.F66.B237 R4.F66.B223 R4.F66.B209 R4.F66.B181 R4.F66.B167 R4.F66.B153 R4.F66.B139 R4.F66.B121 R4.F66.B107 R4.F66.B93 R4.F66.B79 R4.F66.B51 R4.F66.B37 R4.F66.B23 R4.F66.B9 R4.F66.B244 R4.F66.B230 R4.F66.B216 R4.F66.B202 R4.F66.B174 R4.F66.B160 R4.F66.B146 R4.F66.B132 R4.F66.B114 R4.F66.B100 R4.F66.B86 R4.F66.B72 R4.F66.B44 R4.F66.B30 R4.F66.B16 R4.F66.B2 R4.F65.B251 R4.F65.B237 R4.F65.B223 R4.F65.B209 R4.F65.B181 R4.F65.B167 R4.F65.B153 R4.F65.B139 R4.F65.B121 R4.F65.B107 R4.F65.B93 R4.F65.B79 R4.F65.B51 R4.F65.B37 R4.F65.B23 R4.F65.B9 R4.F65.B244 R4.F65.B230 R4.F65.B216 R4.F65.B202 R4.F65.B174 R4.F65.B160 R4.F65.B146 R4.F65.B132 R4.F65.B114 R4.F65.B100 R4.F65.B86 R4.F65.B72 R4.F65.B44 R4.F65.B30 R4.F65.B16 R4.F65.B2 R4.F64.B251 R4.F64.B237 R4.F64.B223 R4.F64.B209 R4.F64.B181 R4.F64.B167 R4.F64.B153 R4.F64.B139 R4.F64.B121 R4.F64.B107 R4.F64.B93 R4.F64.B79 R4.F64.B51 R4.F64.B37 R4.F64.B23 R4.F64.B9 R4.F64.B244 R4.F64.B230 R4.F64.B216 R4.F64.B202 R4.F64.B174 R4.F64.B160 R4.F64.B146 R4.F64.B132 R4.F64.B114 R4.F64.B100 R4.F64.B86 R4.F64.B72 R4.F64.B44 R4.F64.B30 R4.F64.B16 R4.F64.B2 R4.F67.B252 R4.F67.B238 R4.F67.B224 R4.F67.B210 R4.F67.B182 R4.F67.B168 R4.F67.B154 R4.F67.B140 R4.F67.B122 R4.F67.B108 R4.F67.B94 R4.F67.B80 R4.F67.B52 R4.F67.B38 R4.F67.B24 R4.F67.B10 R4.F67.B245 R4.F67.B231 R4.F67.B217 R4.F67.B203 R4.F67.B175 R4.F67.B161 R4.F67.B147 R4.F67.B133 R4.F67.B115 R4.F67.B101 R4.F67.B87 R4.F67.B73 R4.F67.B45 R4.F67.B31 R4.F67.B17 R4.F67.B3 R4.F66.B252 R4.F66.B238 R4.F66.B224 R4.F66.B210 R4.F66.B182 R4.F66.B168 R4.F66.B154 R4.F66.B140 R4.F66.B122 R4.F66.B108 R4.F66.B94 R4.F66.B80 R4.F66.B52 R4.F66.B38 R4.F66.B24 R4.F66.B10 R4.F66.B245 R4.F66.B231 R4.F66.B217 R4.F66.B203 R4.F66.B175 R4.F66.B161 R4.F66.B147 R4.F66.B133 R4.F66.B115 R4.F66.B101 R4.F66.B87 R4.F66.B73 R4.F66.B45 R4.F66.B31 R4.F66.B17 R4.F66.B3 R4.F65.B252 R4.F65.B238 R4.F65.B224 R4.F65.B210 R4.F65.B182 R4.F65.B168 R4.F65.B154 R4.F65.B140 R4.F65.B122 R4.F65.B108 R4.F65.B94 R4.F65.B80 R4.F65.B52 R4.F65.B38 R4.F65.B24 R4.F65.B10 R4.F65.B245 R4.F65.B231 R4.F65.B217 R4.F65.B203 R4.F65.B175 R4.F65.B161 R4.F65.B147 R4.F65.B133 R4.F65.B115 R4.F65.B101 R4.F65.B87 R4.F65.B73 R4.F65.B45 R4.F65.B31 R4.F65.B17 R4.F65.B3 R4.F64.B252 R4.F64.B238 R4.F64.B224 R4.F64.B210 R4.F64.B182 R4.F64.B168 R4.F64.B154 R4.F64.B140 R4.F64.B122 R4.F64.B108 R4.F64.B94 R4.F64.B80 R4.F64.B52 R4.F64.B38 R4.F64.B24 R4.F64.B10 R4.F64.B245 R4.F64.B231 R4.F64.B217 R4.F64.B203 R4.F64.B175 R4.F64.B161 R4.F64.B147 R4.F64.B133 R4.F64.B115 R4.F64.B101 R4.F64.B87 R4.F64.B73 R4.F64.B45 R4.F64.B31 R4.F64.B17 R4.F64.B3 R4.F67.B253 R4.F67.B239 R4.F67.B225 R4.F67.B211 R4.F67.B183 R4.F67.B169 R4.F67.B155 R4.F67.B141 R4.F67.B123 R4.F67.B109 R4.F67.B95 R4.F67.B81 R4.F67.B53 R4.F67.B39 R4.F67.B25 R4.F67.B11 R4.F67.B246 R4.F67.B232 R4.F67.B218 R4.F67.B204 R4.F67.B176 R4.F67.B162 R4.F67.B148 R4.F67.B134 R4.F67.B116 R4.F67.B102 R4.F67.B88 R4.F67.B74 R4.F67.B46 R4.F67.B32 R4.F67.B18 R4.F67.B4 R4.F66.B253 R4.F66.B239 R4.F66.B225 R4.F66.B211 R4.F66.B183 R4.F66.B169 R4.F66.B155 R4.F66.B141 R4.F66.B123 R4.F66.B109 R4.F66.B95 R4.F66.B81 R4.F66.B53 R4.F66.B39 R4.F66.B25 R4.F66.B11 R4.F66.B246 R4.F66.B232 R4.F66.B218 R4.F66.B204 R4.F66.B176 R4.F66.B162 R4.F66.B148 R4.F66.B134 R4.F66.B116 R4.F66.B102 R4.F66.B88 R4.F66.B74 R4.F66.B46 R4.F66.B32 R4.F66.B18 R4.F66.B4 R4.F65.B253 R4.F65.B239 R4.F65.B225 R4.F65.B211 R4.F65.B183 R4.F65.B169 R4.F65.B155 R4.F65.B141 R4.F65.B123 R4.F65.B109 R4.F65.B95 R4.F65.B81 R4.F65.B53 R4.F65.B39 R4.F65.B25 R4.F65.B11 R4.F65.B246 R4.F65.B232 R4.F65.B218 R4.F65.B204 R4.F65.B176 R4.F65.B162 R4.F65.B148 R4.F65.B134 R4.F65.B116 R4.F65.B102 R4.F65.B88 R4.F65.B74 R4.F65.B46 R4.F65.B32 R4.F65.B18 R4.F65.B4 R4.F64.B253 R4.F64.B239 R4.F64.B225 R4.F64.B211 R4.F64.B183 R4.F64.B169 R4.F64.B155 R4.F64.B141 R4.F64.B123 R4.F64.B109 R4.F64.B95 R4.F64.B81 R4.F64.B53 R4.F64.B39 R4.F64.B25 R4.F64.B11 R4.F64.B246 R4.F64.B232 R4.F64.B218 R4.F64.B204 R4.F64.B176 R4.F64.B162 R4.F64.B148 R4.F64.B134 R4.F64.B116 R4.F64.B102 R4.F64.B88 R4.F64.B74 R4.F64.B46 R4.F64.B32 R4.F64.B18 R4.F64.B4 R4.F67.B254 R4.F67.B240 R4.F67.B226 R4.F67.B212 R4.F67.B184 R4.F67.B170 R4.F67.B156 R4.F67.B142 R4.F67.B124 R4.F67.B110 R4.F67.B96 R4.F67.B82 R4.F67.B54 R4.F67.B40 R4.F67.B26 R4.F67.B12 R4.F67.B247 R4.F67.B233 R4.F67.B219 R4.F67.B205 R4.F67.B177 R4.F67.B163 R4.F67.B149 R4.F67.B135 R4.F67.B117 R4.F67.B103 R4.F67.B89 R4.F67.B75 R4.F67.B47 R4.F67.B33 R4.F67.B19 R4.F67.B5 R4.F66.B254 R4.F66.B240 R4.F66.B226 R4.F66.B212 R4.F66.B184 R4.F66.B170 R4.F66.B156 R4.F66.B142 R4.F66.B124 R4.F66.B110 R4.F66.B96 R4.F66.B82 R4.F66.B54 R4.F66.B40 R4.F66.B26 R4.F66.B12 R4.F66.B247 R4.F66.B233 R4.F66.B219 R4.F66.B205 R4.F66.B177 R4.F66.B163 R4.F66.B149 R4.F66.B135 R4.F66.B117 R4.F66.B103 R4.F66.B89 R4.F66.B75 R4.F66.B47 R4.F66.B33 R4.F66.B19 R4.F66.B5 R4.F65.B254 R4.F65.B240 R4.F65.B226 R4.F65.B212 R4.F65.B184 R4.F65.B170 R4.F65.B156 R4.F65.B142 R4.F65.B124 R4.F65.B110 R4.F65.B96 R4.F65.B82 R4.F65.B54 R4.F65.B40 R4.F65.B26 R4.F65.B12 R4.F65.B247 R4.F65.B233 R4.F65.B219 R4.F65.B205 R4.F65.B177 R4.F65.B163 R4.F65.B149 R4.F65.B135 R4.F65.B117 R4.F65.B103 R4.F65.B89 R4.F65.B75 R4.F65.B47 R4.F65.B33 R4.F65.B19 R4.F65.B5 R4.F64.B254 R4.F64.B240 R4.F64.B226 R4.F64.B212 R4.F64.B184 R4.F64.B170 R4.F64.B156 R4.F64.B142 R4.F64.B124 R4.F64.B110 R4.F64.B96 R4.F64.B82 R4.F64.B54 R4.F64.B40 R4.F64.B26 R4.F64.B12 R4.F64.B247 R4.F64.B233 R4.F64.B219 R4.F64.B205 R4.F64.B177 R4.F64.B163 R4.F64.B149 R4.F64.B135 R4.F64.B117 R4.F64.B103 R4.F64.B89 R4.F64.B75 R4.F64.B47 R4.F64.B33 R4.F64.B19 R4.F64.B5 R4.F67.B255 R4.F67.B241 R4.F67.B227 R4.F67.B213 R4.F67.B185 R4.F67.B171 R4.F67.B157 R4.F67.B143 R4.F67.B125 R4.F67.B111 R4.F67.B97 R4.F67.B83 R4.F67.B55 R4.F67.B41 R4.F67.B27 R4.F67.B13 R4.F67.B248 R4.F67.B234 R4.F67.B220 R4.F67.B206 R4.F67.B178 R4.F67.B164 R4.F67.B150 R4.F67.B136 R4.F67.B118 R4.F67.B104 R4.F67.B90 R4.F67.B76 R4.F67.B48 R4.F67.B34 R4.F67.B20 R4.F67.B6 R4.F66.B255 R4.F66.B241 R4.F66.B227 R4.F66.B213 R4.F66.B185 R4.F66.B171 R4.F66.B157 R4.F66.B143 R4.F66.B125 R4.F66.B111 R4.F66.B97 R4.F66.B83 R4.F66.B55 R4.F66.B41 R4.F66.B27 R4.F66.B13 R4.F66.B248 R4.F66.B234 R4.F66.B220 R4.F66.B206 R4.F66.B178 R4.F66.B164 R4.F66.B150 R4.F66.B136 R4.F66.B118 R4.F66.B104 R4.F66.B90 R4.F66.B76 R4.F66.B48 R4.F66.B34 R4.F66.B20 R4.F66.B6 R4.F65.B255 R4.F65.B241 R4.F65.B227 R4.F65.B213 R4.F65.B185 R4.F65.B171 R4.F65.B157 R4.F65.B143 R4.F65.B125 R4.F65.B111 R4.F65.B97 R4.F65.B83 R4.F65.B55 R4.F65.B41 R4.F65.B27 R4.F65.B13 R4.F65.B248 R4.F65.B234 R4.F65.B220 R4.F65.B206 R4.F65.B178 R4.F65.B164 R4.F65.B150 R4.F65.B136 R4.F65.B118 R4.F65.B104 R4.F65.B90 R4.F65.B76 R4.F65.B48 R4.F65.B34 R4.F65.B20 R4.F65.B6 R4.F64.B255 R4.F64.B241 R4.F64.B227 R4.F64.B213 R4.F64.B185 R4.F64.B171 R4.F64.B157 R4.F64.B143 R4.F64.B125 R4.F64.B111 R4.F64.B97 R4.F64.B83 R4.F64.B55 R4.F64.B41 R4.F64.B27 R4.F64.B13 R4.F64.B248 R4.F64.B234 R4.F64.B220 R4.F64.B206 R4.F64.B178 R4.F64.B164 R4.F64.B150 R4.F64.B136 R4.F64.B118 R4.F64.B104 R4.F64.B90 R4.F64.B76 R4.F64.B48 R4.F64.B34 R4.F64.B20 R4.F64.B6 R4.F63.B249 R4.F63.B235 R4.F63.B221 R4.F63.B207 R4.F63.B179 R4.F63.B165 R4.F63.B151 R4.F63.B137 R4.F63.B119 R4.F63.B105 R4.F63.B91 R4.F63.B77 R4.F63.B49 R4.F63.B35 R4.F63.B21 R4.F63.B7 R4.F63.B242 R4.F63.B228 R4.F63.B214 R4.F63.B200 R4.F63.B172 R4.F63.B158 R4.F63.B144 R4.F63.B130 R4.F63.B112 R4.F63.B98 R4.F63.B84 R4.F63.B70 R4.F63.B42 R4.F63.B28 R4.F63.B14 R4.F63.B0 R4.F62.B249 R4.F62.B235 R4.F62.B221 R4.F62.B207 R4.F62.B179 R4.F62.B165 R4.F62.B151 R4.F62.B137 R4.F62.B119 R4.F62.B105 R4.F62.B91 R4.F62.B77 R4.F62.B49 R4.F62.B35 R4.F62.B21 R4.F62.B7 R4.F62.B242 R4.F62.B228 R4.F62.B214 R4.F62.B200 R4.F62.B172 R4.F62.B158 R4.F62.B144 R4.F62.B130 R4.F62.B112 R4.F62.B98 R4.F62.B84 R4.F62.B70 R4.F62.B42 R4.F62.B28 R4.F62.B14 R4.F62.B0 R4.F61.B249 R4.F61.B235 R4.F61.B221 R4.F61.B207 R4.F61.B179 R4.F61.B165 R4.F61.B151 R4.F61.B137 R4.F61.B119 R4.F61.B105 R4.F61.B91 R4.F61.B77 R4.F61.B49 R4.F61.B35 R4.F61.B21 R4.F61.B7 R4.F61.B242 R4.F61.B228 R4.F61.B214 R4.F61.B200 R4.F61.B172 R4.F61.B158 R4.F61.B144 R4.F61.B130 R4.F61.B112 R4.F61.B98 R4.F61.B84 R4.F61.B70 R4.F61.B42 R4.F61.B28 R4.F61.B14 R4.F61.B0 R4.F60.B249 R4.F60.B235 R4.F60.B221 R4.F60.B207 R4.F60.B179 R4.F60.B165 R4.F60.B151 R4.F60.B137 R4.F60.B119 R4.F60.B105 R4.F60.B91 R4.F60.B77 R4.F60.B49 R4.F60.B35 R4.F60.B21 R4.F60.B7 R4.F60.B242 R4.F60.B228 R4.F60.B214 R4.F60.B200 R4.F60.B172 R4.F60.B158 R4.F60.B144 R4.F60.B130 R4.F60.B112 R4.F60.B98 R4.F60.B84 R4.F60.B70 R4.F60.B42 R4.F60.B28 R4.F60.B14 R4.F60.B0 R4.F63.B250 R4.F63.B236 R4.F63.B222 R4.F63.B208 R4.F63.B180 R4.F63.B166 R4.F63.B152 R4.F63.B138 R4.F63.B120 R4.F63.B106 R4.F63.B92 R4.F63.B78 R4.F63.B50 R4.F63.B36 R4.F63.B22 R4.F63.B8 R4.F63.B243 R4.F63.B229 R4.F63.B215 R4.F63.B201 R4.F63.B173 R4.F63.B159 R4.F63.B145 R4.F63.B131 R4.F63.B113 R4.F63.B99 R4.F63.B85 R4.F63.B71 R4.F63.B43 R4.F63.B29 R4.F63.B15 R4.F63.B1 R4.F62.B250 R4.F62.B236 R4.F62.B222 R4.F62.B208 R4.F62.B180 R4.F62.B166 R4.F62.B152 R4.F62.B138 R4.F62.B120 R4.F62.B106 R4.F62.B92 R4.F62.B78 R4.F62.B50 R4.F62.B36 R4.F62.B22 R4.F62.B8 R4.F62.B243 R4.F62.B229 R4.F62.B215 R4.F62.B201 R4.F62.B173 R4.F62.B159 R4.F62.B145 R4.F62.B131 R4.F62.B113 R4.F62.B99 R4.F62.B85 R4.F62.B71 R4.F62.B43 R4.F62.B29 R4.F62.B15 R4.F62.B1 R4.F61.B250 R4.F61.B236 R4.F61.B222 R4.F61.B208 R4.F61.B180 R4.F61.B166 R4.F61.B152 R4.F61.B138 R4.F61.B120 R4.F61.B106 R4.F61.B92 R4.F61.B78 R4.F61.B50 R4.F61.B36 R4.F61.B22 R4.F61.B8 R4.F61.B243 R4.F61.B229 R4.F61.B215 R4.F61.B201 R4.F61.B173 R4.F61.B159 R4.F61.B145 R4.F61.B131 R4.F61.B113 R4.F61.B99 R4.F61.B85 R4.F61.B71 R4.F61.B43 R4.F61.B29 R4.F61.B15 R4.F61.B1 R4.F60.B250 R4.F60.B236 R4.F60.B222 R4.F60.B208 R4.F60.B180 R4.F60.B166 R4.F60.B152 R4.F60.B138 R4.F60.B120 R4.F60.B106 R4.F60.B92 R4.F60.B78 R4.F60.B50 R4.F60.B36 R4.F60.B22 R4.F60.B8 R4.F60.B243 R4.F60.B229 R4.F60.B215 R4.F60.B201 R4.F60.B173 R4.F60.B159 R4.F60.B145 R4.F60.B131 R4.F60.B113 R4.F60.B99 R4.F60.B85 R4.F60.B71 R4.F60.B43 R4.F60.B29 R4.F60.B15 R4.F60.B1 R4.F63.B251 R4.F63.B237 R4.F63.B223 R4.F63.B209 R4.F63.B181 R4.F63.B167 R4.F63.B153 R4.F63.B139 R4.F63.B121 R4.F63.B107 R4.F63.B93 R4.F63.B79 R4.F63.B51 R4.F63.B37 R4.F63.B23 R4.F63.B9 R4.F63.B244 R4.F63.B230 R4.F63.B216 R4.F63.B202 R4.F63.B174 R4.F63.B160 R4.F63.B146 R4.F63.B132 R4.F63.B114 R4.F63.B100 R4.F63.B86 R4.F63.B72 R4.F63.B44 R4.F63.B30 R4.F63.B16 R4.F63.B2 R4.F62.B251 R4.F62.B237 R4.F62.B223 R4.F62.B209 R4.F62.B181 R4.F62.B167 R4.F62.B153 R4.F62.B139 R4.F62.B121 R4.F62.B107 R4.F62.B93 R4.F62.B79 R4.F62.B51 R4.F62.B37 R4.F62.B23 R4.F62.B9 R4.F62.B244 R4.F62.B230 R4.F62.B216 R4.F62.B202 R4.F62.B174 R4.F62.B160 R4.F62.B146 R4.F62.B132 R4.F62.B114 R4.F62.B100 R4.F62.B86 R4.F62.B72 R4.F62.B44 R4.F62.B30 R4.F62.B16 R4.F62.B2 R4.F61.B251 R4.F61.B237 R4.F61.B223 R4.F61.B209 R4.F61.B181 R4.F61.B167 R4.F61.B153 R4.F61.B139 R4.F61.B121 R4.F61.B107 R4.F61.B93 R4.F61.B79 R4.F61.B51 R4.F61.B37 R4.F61.B23 R4.F61.B9 R4.F61.B244 R4.F61.B230 R4.F61.B216 R4.F61.B202 R4.F61.B174 R4.F61.B160 R4.F61.B146 R4.F61.B132 R4.F61.B114 R4.F61.B100 R4.F61.B86 R4.F61.B72 R4.F61.B44 R4.F61.B30 R4.F61.B16 R4.F61.B2 R4.F60.B251 R4.F60.B237 R4.F60.B223 R4.F60.B209 R4.F60.B181 R4.F60.B167 R4.F60.B153 R4.F60.B139 R4.F60.B121 R4.F60.B107 R4.F60.B93 R4.F60.B79 R4.F60.B51 R4.F60.B37 R4.F60.B23 R4.F60.B9 R4.F60.B244 R4.F60.B230 R4.F60.B216 R4.F60.B202 R4.F60.B174 R4.F60.B160 R4.F60.B146 R4.F60.B132 R4.F60.B114 R4.F60.B100 R4.F60.B86 R4.F60.B72 R4.F60.B44 R4.F60.B30 R4.F60.B16 R4.F60.B2 R4.F63.B252 R4.F63.B238 R4.F63.B224 R4.F63.B210 R4.F63.B182 R4.F63.B168 R4.F63.B154 R4.F63.B140 R4.F63.B122 R4.F63.B108 R4.F63.B94 R4.F63.B80 R4.F63.B52 R4.F63.B38 R4.F63.B24 R4.F63.B10 R4.F63.B245 R4.F63.B231 R4.F63.B217 R4.F63.B203 R4.F63.B175 R4.F63.B161 R4.F63.B147 R4.F63.B133 R4.F63.B115 R4.F63.B101 R4.F63.B87 R4.F63.B73 R4.F63.B45 R4.F63.B31 R4.F63.B17 R4.F63.B3 R4.F62.B252 R4.F62.B238 R4.F62.B224 R4.F62.B210 R4.F62.B182 R4.F62.B168 R4.F62.B154 R4.F62.B140 R4.F62.B122 R4.F62.B108 R4.F62.B94 R4.F62.B80 R4.F62.B52 R4.F62.B38 R4.F62.B24 R4.F62.B10 R4.F62.B245 R4.F62.B231 R4.F62.B217 R4.F62.B203 R4.F62.B175 R4.F62.B161 R4.F62.B147 R4.F62.B133 R4.F62.B115 R4.F62.B101 R4.F62.B87 R4.F62.B73 R4.F62.B45 R4.F62.B31 R4.F62.B17 R4.F62.B3 R4.F61.B252 R4.F61.B238 R4.F61.B224 R4.F61.B210 R4.F61.B182 R4.F61.B168 R4.F61.B154 R4.F61.B140 R4.F61.B122 R4.F61.B108 R4.F61.B94 R4.F61.B80 R4.F61.B52 R4.F61.B38 R4.F61.B24 R4.F61.B10 R4.F61.B245 R4.F61.B231 R4.F61.B217 R4.F61.B203 R4.F61.B175 R4.F61.B161 R4.F61.B147 R4.F61.B133 R4.F61.B115 R4.F61.B101 R4.F61.B87 R4.F61.B73 R4.F61.B45 R4.F61.B31 R4.F61.B17 R4.F61.B3 R4.F60.B252 R4.F60.B238 R4.F60.B224 R4.F60.B210 R4.F60.B182 R4.F60.B168 R4.F60.B154 R4.F60.B140 R4.F60.B122 R4.F60.B108 R4.F60.B94 R4.F60.B80 R4.F60.B52 R4.F60.B38 R4.F60.B24 R4.F60.B10 R4.F60.B245 R4.F60.B231 R4.F60.B217 R4.F60.B203 R4.F60.B175 R4.F60.B161 R4.F60.B147 R4.F60.B133 R4.F60.B115 R4.F60.B101 R4.F60.B87 R4.F60.B73 R4.F60.B45 R4.F60.B31 R4.F60.B17 R4.F60.B3 R4.F63.B253 R4.F63.B239 R4.F63.B225 R4.F63.B211 R4.F63.B183 R4.F63.B169 R4.F63.B155 R4.F63.B141 R4.F63.B123 R4.F63.B109 R4.F63.B95 R4.F63.B81 R4.F63.B53 R4.F63.B39 R4.F63.B25 R4.F63.B11 R4.F63.B246 R4.F63.B232 R4.F63.B218 R4.F63.B204 R4.F63.B176 R4.F63.B162 R4.F63.B148 R4.F63.B134 R4.F63.B116 R4.F63.B102 R4.F63.B88 R4.F63.B74 R4.F63.B46 R4.F63.B32 R4.F63.B18 R4.F63.B4 R4.F62.B253 R4.F62.B239 R4.F62.B225 R4.F62.B211 R4.F62.B183 R4.F62.B169 R4.F62.B155 R4.F62.B141 R4.F62.B123 R4.F62.B109 R4.F62.B95 R4.F62.B81 R4.F62.B53 R4.F62.B39 R4.F62.B25 R4.F62.B11 R4.F62.B246 R4.F62.B232 R4.F62.B218 R4.F62.B204 R4.F62.B176 R4.F62.B162 R4.F62.B148 R4.F62.B134 R4.F62.B116 R4.F62.B102 R4.F62.B88 R4.F62.B74 R4.F62.B46 R4.F62.B32 R4.F62.B18 R4.F62.B4 R4.F61.B253 R4.F61.B239 R4.F61.B225 R4.F61.B211 R4.F61.B183 R4.F61.B169 R4.F61.B155 R4.F61.B141 R4.F61.B123 R4.F61.B109 R4.F61.B95 R4.F61.B81 R4.F61.B53 R4.F61.B39 R4.F61.B25 R4.F61.B11 R4.F61.B246 R4.F61.B232 R4.F61.B218 R4.F61.B204 R4.F61.B176 R4.F61.B162 R4.F61.B148 R4.F61.B134 R4.F61.B116 R4.F61.B102 R4.F61.B88 R4.F61.B74 R4.F61.B46 R4.F61.B32 R4.F61.B18 R4.F61.B4 R4.F60.B253 R4.F60.B239 R4.F60.B225 R4.F60.B211 R4.F60.B183 R4.F60.B169 R4.F60.B155 R4.F60.B141 R4.F60.B123 R4.F60.B109 R4.F60.B95 R4.F60.B81 R4.F60.B53 R4.F60.B39 R4.F60.B25 R4.F60.B11 R4.F60.B246 R4.F60.B232 R4.F60.B218 R4.F60.B204 R4.F60.B176 R4.F60.B162 R4.F60.B148 R4.F60.B134 R4.F60.B116 R4.F60.B102 R4.F60.B88 R4.F60.B74 R4.F60.B46 R4.F60.B32 R4.F60.B18 R4.F60.B4 R4.F63.B254 R4.F63.B240 R4.F63.B226 R4.F63.B212 R4.F63.B184 R4.F63.B170 R4.F63.B156 R4.F63.B142 R4.F63.B124 R4.F63.B110 R4.F63.B96 R4.F63.B82 R4.F63.B54 R4.F63.B40 R4.F63.B26 R4.F63.B12 R4.F63.B247 R4.F63.B233 R4.F63.B219 R4.F63.B205 R4.F63.B177 R4.F63.B163 R4.F63.B149 R4.F63.B135 R4.F63.B117 R4.F63.B103 R4.F63.B89 R4.F63.B75 R4.F63.B47 R4.F63.B33 R4.F63.B19 R4.F63.B5 R4.F62.B254 R4.F62.B240 R4.F62.B226 R4.F62.B212 R4.F62.B184 R4.F62.B170 R4.F62.B156 R4.F62.B142 R4.F62.B124 R4.F62.B110 R4.F62.B96 R4.F62.B82 R4.F62.B54 R4.F62.B40 R4.F62.B26 R4.F62.B12 R4.F62.B247 R4.F62.B233 R4.F62.B219 R4.F62.B205 R4.F62.B177 R4.F62.B163 R4.F62.B149 R4.F62.B135 R4.F62.B117 R4.F62.B103 R4.F62.B89 R4.F62.B75 R4.F62.B47 R4.F62.B33 R4.F62.B19 R4.F62.B5 R4.F61.B254 R4.F61.B240 R4.F61.B226 R4.F61.B212 R4.F61.B184 R4.F61.B170 R4.F61.B156 R4.F61.B142 R4.F61.B124 R4.F61.B110 R4.F61.B96 R4.F61.B82 R4.F61.B54 R4.F61.B40 R4.F61.B26 R4.F61.B12 R4.F61.B247 R4.F61.B233 R4.F61.B219 R4.F61.B205 R4.F61.B177 R4.F61.B163 R4.F61.B149 R4.F61.B135 R4.F61.B117 R4.F61.B103 R4.F61.B89 R4.F61.B75 R4.F61.B47 R4.F61.B33 R4.F61.B19 R4.F61.B5 R4.F60.B254 R4.F60.B240 R4.F60.B226 R4.F60.B212 R4.F60.B184 R4.F60.B170 R4.F60.B156 R4.F60.B142 R4.F60.B124 R4.F60.B110 R4.F60.B96 R4.F60.B82 R4.F60.B54 R4.F60.B40 R4.F60.B26 R4.F60.B12 R4.F60.B247 R4.F60.B233 R4.F60.B219 R4.F60.B205 R4.F60.B177 R4.F60.B163 R4.F60.B149 R4.F60.B135 R4.F60.B117 R4.F60.B103 R4.F60.B89 R4.F60.B75 R4.F60.B47 R4.F60.B33 R4.F60.B19 R4.F60.B5 R4.F63.B255 R4.F63.B241 R4.F63.B227 R4.F63.B213 R4.F63.B185 R4.F63.B171 R4.F63.B157 R4.F63.B143 R4.F63.B125 R4.F63.B111 R4.F63.B97 R4.F63.B83 R4.F63.B55 R4.F63.B41 R4.F63.B27 R4.F63.B13 R4.F63.B248 R4.F63.B234 R4.F63.B220 R4.F63.B206 R4.F63.B178 R4.F63.B164 R4.F63.B150 R4.F63.B136 R4.F63.B118 R4.F63.B104 R4.F63.B90 R4.F63.B76 R4.F63.B48 R4.F63.B34 R4.F63.B20 R4.F63.B6 R4.F62.B255 R4.F62.B241 R4.F62.B227 R4.F62.B213 R4.F62.B185 R4.F62.B171 R4.F62.B157 R4.F62.B143 R4.F62.B125 R4.F62.B111 R4.F62.B97 R4.F62.B83 R4.F62.B55 R4.F62.B41 R4.F62.B27 R4.F62.B13 R4.F62.B248 R4.F62.B234 R4.F62.B220 R4.F62.B206 R4.F62.B178 R4.F62.B164 R4.F62.B150 R4.F62.B136 R4.F62.B118 R4.F62.B104 R4.F62.B90 R4.F62.B76 R4.F62.B48 R4.F62.B34 R4.F62.B20 R4.F62.B6 R4.F61.B255 R4.F61.B241 R4.F61.B227 R4.F61.B213 R4.F61.B185 R4.F61.B171 R4.F61.B157 R4.F61.B143 R4.F61.B125 R4.F61.B111 R4.F61.B97 R4.F61.B83 R4.F61.B55 R4.F61.B41 R4.F61.B27 R4.F61.B13 R4.F61.B248 R4.F61.B234 R4.F61.B220 R4.F61.B206 R4.F61.B178 R4.F61.B164 R4.F61.B150 R4.F61.B136 R4.F61.B118 R4.F61.B104 R4.F61.B90 R4.F61.B76 R4.F61.B48 R4.F61.B34 R4.F61.B20 R4.F61.B6 R4.F60.B255 R4.F60.B241 R4.F60.B227 R4.F60.B213 R4.F60.B185 R4.F60.B171 R4.F60.B157 R4.F60.B143 R4.F60.B125 R4.F60.B111 R4.F60.B97 R4.F60.B83 R4.F60.B55 R4.F60.B41 R4.F60.B27 R4.F60.B13 R4.F60.B248 R4.F60.B234 R4.F60.B220 R4.F60.B206 R4.F60.B178 R4.F60.B164 R4.F60.B150 R4.F60.B136 R4.F60.B118 R4.F60.B104 R4.F60.B90 R4.F60.B76 R4.F60.B48 R4.F60.B34 R4.F60.B20 R4.F60.B6 R4.F59.B249 R4.F59.B235 R4.F59.B221 R4.F59.B207 R4.F59.B179 R4.F59.B165 R4.F59.B151 R4.F59.B137 R4.F59.B119 R4.F59.B105 R4.F59.B91 R4.F59.B77 R4.F59.B49 R4.F59.B35 R4.F59.B21 R4.F59.B7 R4.F59.B242 R4.F59.B228 R4.F59.B214 R4.F59.B200 R4.F59.B172 R4.F59.B158 R4.F59.B144 R4.F59.B130 R4.F59.B112 R4.F59.B98 R4.F59.B84 R4.F59.B70 R4.F59.B42 R4.F59.B28 R4.F59.B14 R4.F59.B0 R4.F58.B249 R4.F58.B235 R4.F58.B221 R4.F58.B207 R4.F58.B179 R4.F58.B165 R4.F58.B151 R4.F58.B137 R4.F58.B119 R4.F58.B105 R4.F58.B91 R4.F58.B77 R4.F58.B49 R4.F58.B35 R4.F58.B21 R4.F58.B7 R4.F58.B242 R4.F58.B228 R4.F58.B214 R4.F58.B200 R4.F58.B172 R4.F58.B158 R4.F58.B144 R4.F58.B130 R4.F58.B112 R4.F58.B98 R4.F58.B84 R4.F58.B70 R4.F58.B42 R4.F58.B28 R4.F58.B14 R4.F58.B0 R4.F57.B249 R4.F57.B235 R4.F57.B221 R4.F57.B207 R4.F57.B179 R4.F57.B165 R4.F57.B151 R4.F57.B137 R4.F57.B119 R4.F57.B105 R4.F57.B91 R4.F57.B77 R4.F57.B49 R4.F57.B35 R4.F57.B21 R4.F57.B7 R4.F57.B242 R4.F57.B228 R4.F57.B214 R4.F57.B200 R4.F57.B172 R4.F57.B158 R4.F57.B144 R4.F57.B130 R4.F57.B112 R4.F57.B98 R4.F57.B84 R4.F57.B70 R4.F57.B42 R4.F57.B28 R4.F57.B14 R4.F57.B0 R4.F56.B249 R4.F56.B235 R4.F56.B221 R4.F56.B207 R4.F56.B179 R4.F56.B165 R4.F56.B151 R4.F56.B137 R4.F56.B119 R4.F56.B105 R4.F56.B91 R4.F56.B77 R4.F56.B49 R4.F56.B35 R4.F56.B21 R4.F56.B7 R4.F56.B242 R4.F56.B228 R4.F56.B214 R4.F56.B200 R4.F56.B172 R4.F56.B158 R4.F56.B144 R4.F56.B130 R4.F56.B112 R4.F56.B98 R4.F56.B84 R4.F56.B70 R4.F56.B42 R4.F56.B28 R4.F56.B14 R4.F56.B0 R4.F59.B250 R4.F59.B236 R4.F59.B222 R4.F59.B208 R4.F59.B180 R4.F59.B166 R4.F59.B152 R4.F59.B138 R4.F59.B120 R4.F59.B106 R4.F59.B92 R4.F59.B78 R4.F59.B50 R4.F59.B36 R4.F59.B22 R4.F59.B8 R4.F59.B243 R4.F59.B229 R4.F59.B215 R4.F59.B201 R4.F59.B173 R4.F59.B159 R4.F59.B145 R4.F59.B131 R4.F59.B113 R4.F59.B99 R4.F59.B85 R4.F59.B71 R4.F59.B43 R4.F59.B29 R4.F59.B15 R4.F59.B1 R4.F58.B250 R4.F58.B236 R4.F58.B222 R4.F58.B208 R4.F58.B180 R4.F58.B166 R4.F58.B152 R4.F58.B138 R4.F58.B120 R4.F58.B106 R4.F58.B92 R4.F58.B78 R4.F58.B50 R4.F58.B36 R4.F58.B22 R4.F58.B8 R4.F58.B243 R4.F58.B229 R4.F58.B215 R4.F58.B201 R4.F58.B173 R4.F58.B159 R4.F58.B145 R4.F58.B131 R4.F58.B113 R4.F58.B99 R4.F58.B85 R4.F58.B71 R4.F58.B43 R4.F58.B29 R4.F58.B15 R4.F58.B1 R4.F57.B250 R4.F57.B236 R4.F57.B222 R4.F57.B208 R4.F57.B180 R4.F57.B166 R4.F57.B152 R4.F57.B138 R4.F57.B120 R4.F57.B106 R4.F57.B92 R4.F57.B78 R4.F57.B50 R4.F57.B36 R4.F57.B22 R4.F57.B8 R4.F57.B243 R4.F57.B229 R4.F57.B215 R4.F57.B201 R4.F57.B173 R4.F57.B159 R4.F57.B145 R4.F57.B131 R4.F57.B113 R4.F57.B99 R4.F57.B85 R4.F57.B71 R4.F57.B43 R4.F57.B29 R4.F57.B15 R4.F57.B1 R4.F56.B250 R4.F56.B236 R4.F56.B222 R4.F56.B208 R4.F56.B180 R4.F56.B166 R4.F56.B152 R4.F56.B138 R4.F56.B120 R4.F56.B106 R4.F56.B92 R4.F56.B78 R4.F56.B50 R4.F56.B36 R4.F56.B22 R4.F56.B8 R4.F56.B243 R4.F56.B229 R4.F56.B215 R4.F56.B201 R4.F56.B173 R4.F56.B159 R4.F56.B145 R4.F56.B131 R4.F56.B113 R4.F56.B99 R4.F56.B85 R4.F56.B71 R4.F56.B43 R4.F56.B29 R4.F56.B15 R4.F56.B1 R4.F59.B251 R4.F59.B237 R4.F59.B223 R4.F59.B209 R4.F59.B181 R4.F59.B167 R4.F59.B153 R4.F59.B139 R4.F59.B121 R4.F59.B107 R4.F59.B93 R4.F59.B79 R4.F59.B51 R4.F59.B37 R4.F59.B23 R4.F59.B9 R4.F59.B244 R4.F59.B230 R4.F59.B216 R4.F59.B202 R4.F59.B174 R4.F59.B160 R4.F59.B146 R4.F59.B132 R4.F59.B114 R4.F59.B100 R4.F59.B86 R4.F59.B72 R4.F59.B44 R4.F59.B30 R4.F59.B16 R4.F59.B2 R4.F58.B251 R4.F58.B237 R4.F58.B223 R4.F58.B209 R4.F58.B181 R4.F58.B167 R4.F58.B153 R4.F58.B139 R4.F58.B121 R4.F58.B107 R4.F58.B93 R4.F58.B79 R4.F58.B51 R4.F58.B37 R4.F58.B23 R4.F58.B9 R4.F58.B244 R4.F58.B230 R4.F58.B216 R4.F58.B202 R4.F58.B174 R4.F58.B160 R4.F58.B146 R4.F58.B132 R4.F58.B114 R4.F58.B100 R4.F58.B86 R4.F58.B72 R4.F58.B44 R4.F58.B30 R4.F58.B16 R4.F58.B2 R4.F57.B251 R4.F57.B237 R4.F57.B223 R4.F57.B209 R4.F57.B181 R4.F57.B167 R4.F57.B153 R4.F57.B139 R4.F57.B121 R4.F57.B107 R4.F57.B93 R4.F57.B79 R4.F57.B51 R4.F57.B37 R4.F57.B23 R4.F57.B9 R4.F57.B244 R4.F57.B230 R4.F57.B216 R4.F57.B202 R4.F57.B174 R4.F57.B160 R4.F57.B146 R4.F57.B132 R4.F57.B114 R4.F57.B100 R4.F57.B86 R4.F57.B72 R4.F57.B44 R4.F57.B30 R4.F57.B16 R4.F57.B2 R4.F56.B251 R4.F56.B237 R4.F56.B223 R4.F56.B209 R4.F56.B181 R4.F56.B167 R4.F56.B153 R4.F56.B139 R4.F56.B121 R4.F56.B107 R4.F56.B93 R4.F56.B79 R4.F56.B51 R4.F56.B37 R4.F56.B23 R4.F56.B9 R4.F56.B244 R4.F56.B230 R4.F56.B216 R4.F56.B202 R4.F56.B174 R4.F56.B160 R4.F56.B146 R4.F56.B132 R4.F56.B114 R4.F56.B100 R4.F56.B86 R4.F56.B72 R4.F56.B44 R4.F56.B30 R4.F56.B16 R4.F56.B2 R4.F59.B252 R4.F59.B238 R4.F59.B224 R4.F59.B210 R4.F59.B182 R4.F59.B168 R4.F59.B154 R4.F59.B140 R4.F59.B122 R4.F59.B108 R4.F59.B94 R4.F59.B80 R4.F59.B52 R4.F59.B38 R4.F59.B24 R4.F59.B10 R4.F59.B245 R4.F59.B231 R4.F59.B217 R4.F59.B203 R4.F59.B175 R4.F59.B161 R4.F59.B147 R4.F59.B133 R4.F59.B115 R4.F59.B101 R4.F59.B87 R4.F59.B73 R4.F59.B45 R4.F59.B31 R4.F59.B17 R4.F59.B3 R4.F58.B252 R4.F58.B238 R4.F58.B224 R4.F58.B210 R4.F58.B182 R4.F58.B168 R4.F58.B154 R4.F58.B140 R4.F58.B122 R4.F58.B108 R4.F58.B94 R4.F58.B80 R4.F58.B52 R4.F58.B38 R4.F58.B24 R4.F58.B10 R4.F58.B245 R4.F58.B231 R4.F58.B217 R4.F58.B203 R4.F58.B175 R4.F58.B161 R4.F58.B147 R4.F58.B133 R4.F58.B115 R4.F58.B101 R4.F58.B87 R4.F58.B73 R4.F58.B45 R4.F58.B31 R4.F58.B17 R4.F58.B3 R4.F57.B252 R4.F57.B238 R4.F57.B224 R4.F57.B210 R4.F57.B182 R4.F57.B168 R4.F57.B154 R4.F57.B140 R4.F57.B122 R4.F57.B108 R4.F57.B94 R4.F57.B80 R4.F57.B52 R4.F57.B38 R4.F57.B24 R4.F57.B10 R4.F57.B245 R4.F57.B231 R4.F57.B217 R4.F57.B203 R4.F57.B175 R4.F57.B161 R4.F57.B147 R4.F57.B133 R4.F57.B115 R4.F57.B101 R4.F57.B87 R4.F57.B73 R4.F57.B45 R4.F57.B31 R4.F57.B17 R4.F57.B3 R4.F56.B252 R4.F56.B238 R4.F56.B224 R4.F56.B210 R4.F56.B182 R4.F56.B168 R4.F56.B154 R4.F56.B140 R4.F56.B122 R4.F56.B108 R4.F56.B94 R4.F56.B80 R4.F56.B52 R4.F56.B38 R4.F56.B24 R4.F56.B10 R4.F56.B245 R4.F56.B231 R4.F56.B217 R4.F56.B203 R4.F56.B175 R4.F56.B161 R4.F56.B147 R4.F56.B133 R4.F56.B115 R4.F56.B101 R4.F56.B87 R4.F56.B73 R4.F56.B45 R4.F56.B31 R4.F56.B17 R4.F56.B3 R4.F59.B253 R4.F59.B239 R4.F59.B225 R4.F59.B211 R4.F59.B183 R4.F59.B169 R4.F59.B155 R4.F59.B141 R4.F59.B123 R4.F59.B109 R4.F59.B95 R4.F59.B81 R4.F59.B53 R4.F59.B39 R4.F59.B25 R4.F59.B11 R4.F59.B246 R4.F59.B232 R4.F59.B218 R4.F59.B204 R4.F59.B176 R4.F59.B162 R4.F59.B148 R4.F59.B134 R4.F59.B116 R4.F59.B102 R4.F59.B88 R4.F59.B74 R4.F59.B46 R4.F59.B32 R4.F59.B18 R4.F59.B4 R4.F58.B253 R4.F58.B239 R4.F58.B225 R4.F58.B211 R4.F58.B183 R4.F58.B169 R4.F58.B155 R4.F58.B141 R4.F58.B123 R4.F58.B109 R4.F58.B95 R4.F58.B81 R4.F58.B53 R4.F58.B39 R4.F58.B25 R4.F58.B11 R4.F58.B246 R4.F58.B232 R4.F58.B218 R4.F58.B204 R4.F58.B176 R4.F58.B162 R4.F58.B148 R4.F58.B134 R4.F58.B116 R4.F58.B102 R4.F58.B88 R4.F58.B74 R4.F58.B46 R4.F58.B32 R4.F58.B18 R4.F58.B4 R4.F57.B253 R4.F57.B239 R4.F57.B225 R4.F57.B211 R4.F57.B183 R4.F57.B169 R4.F57.B155 R4.F57.B141 R4.F57.B123 R4.F57.B109 R4.F57.B95 R4.F57.B81 R4.F57.B53 R4.F57.B39 R4.F57.B25 R4.F57.B11 R4.F57.B246 R4.F57.B232 R4.F57.B218 R4.F57.B204 R4.F57.B176 R4.F57.B162 R4.F57.B148 R4.F57.B134 R4.F57.B116 R4.F57.B102 R4.F57.B88 R4.F57.B74 R4.F57.B46 R4.F57.B32 R4.F57.B18 R4.F57.B4 R4.F56.B253 R4.F56.B239 R4.F56.B225 R4.F56.B211 R4.F56.B183 R4.F56.B169 R4.F56.B155 R4.F56.B141 R4.F56.B123 R4.F56.B109 R4.F56.B95 R4.F56.B81 R4.F56.B53 R4.F56.B39 R4.F56.B25 R4.F56.B11 R4.F56.B246 R4.F56.B232 R4.F56.B218 R4.F56.B204 R4.F56.B176 R4.F56.B162 R4.F56.B148 R4.F56.B134 R4.F56.B116 R4.F56.B102 R4.F56.B88 R4.F56.B74 R4.F56.B46 R4.F56.B32 R4.F56.B18 R4.F56.B4 R4.F59.B254 R4.F59.B240 R4.F59.B226 R4.F59.B212 R4.F59.B184 R4.F59.B170 R4.F59.B156 R4.F59.B142 R4.F59.B124 R4.F59.B110 R4.F59.B96 R4.F59.B82 R4.F59.B54 R4.F59.B40 R4.F59.B26 R4.F59.B12 R4.F59.B247 R4.F59.B233 R4.F59.B219 R4.F59.B205 R4.F59.B177 R4.F59.B163 R4.F59.B149 R4.F59.B135 R4.F59.B117 R4.F59.B103 R4.F59.B89 R4.F59.B75 R4.F59.B47 R4.F59.B33 R4.F59.B19 R4.F59.B5 R4.F58.B254 R4.F58.B240 R4.F58.B226 R4.F58.B212 R4.F58.B184 R4.F58.B170 R4.F58.B156 R4.F58.B142 R4.F58.B124 R4.F58.B110 R4.F58.B96 R4.F58.B82 R4.F58.B54 R4.F58.B40 R4.F58.B26 R4.F58.B12 R4.F58.B247 R4.F58.B233 R4.F58.B219 R4.F58.B205 R4.F58.B177 R4.F58.B163 R4.F58.B149 R4.F58.B135 R4.F58.B117 R4.F58.B103 R4.F58.B89 R4.F58.B75 R4.F58.B47 R4.F58.B33 R4.F58.B19 R4.F58.B5 R4.F57.B254 R4.F57.B240 R4.F57.B226 R4.F57.B212 R4.F57.B184 R4.F57.B170 R4.F57.B156 R4.F57.B142 R4.F57.B124 R4.F57.B110 R4.F57.B96 R4.F57.B82 R4.F57.B54 R4.F57.B40 R4.F57.B26 R4.F57.B12 R4.F57.B247 R4.F57.B233 R4.F57.B219 R4.F57.B205 R4.F57.B177 R4.F57.B163 R4.F57.B149 R4.F57.B135 R4.F57.B117 R4.F57.B103 R4.F57.B89 R4.F57.B75 R4.F57.B47 R4.F57.B33 R4.F57.B19 R4.F57.B5 R4.F56.B254 R4.F56.B240 R4.F56.B226 R4.F56.B212 R4.F56.B184 R4.F56.B170 R4.F56.B156 R4.F56.B142 R4.F56.B124 R4.F56.B110 R4.F56.B96 R4.F56.B82 R4.F56.B54 R4.F56.B40 R4.F56.B26 R4.F56.B12 R4.F56.B247 R4.F56.B233 R4.F56.B219 R4.F56.B205 R4.F56.B177 R4.F56.B163 R4.F56.B149 R4.F56.B135 R4.F56.B117 R4.F56.B103 R4.F56.B89 R4.F56.B75 R4.F56.B47 R4.F56.B33 R4.F56.B19 R4.F56.B5 R4.F59.B255 R4.F59.B241 R4.F59.B227 R4.F59.B213 R4.F59.B185 R4.F59.B171 R4.F59.B157 R4.F59.B143 R4.F59.B125 R4.F59.B111 R4.F59.B97 R4.F59.B83 R4.F59.B55 R4.F59.B41 R4.F59.B27 R4.F59.B13 R4.F59.B248 R4.F59.B234 R4.F59.B220 R4.F59.B206 R4.F59.B178 R4.F59.B164 R4.F59.B150 R4.F59.B136 R4.F59.B118 R4.F59.B104 R4.F59.B90 R4.F59.B76 R4.F59.B48 R4.F59.B34 R4.F59.B20 R4.F59.B6 R4.F58.B255 R4.F58.B241 R4.F58.B227 R4.F58.B213 R4.F58.B185 R4.F58.B171 R4.F58.B157 R4.F58.B143 R4.F58.B125 R4.F58.B111 R4.F58.B97 R4.F58.B83 R4.F58.B55 R4.F58.B41 R4.F58.B27 R4.F58.B13 R4.F58.B248 R4.F58.B234 R4.F58.B220 R4.F58.B206 R4.F58.B178 R4.F58.B164 R4.F58.B150 R4.F58.B136 R4.F58.B118 R4.F58.B104 R4.F58.B90 R4.F58.B76 R4.F58.B48 R4.F58.B34 R4.F58.B20 R4.F58.B6 R4.F57.B255 R4.F57.B241 R4.F57.B227 R4.F57.B213 R4.F57.B185 R4.F57.B171 R4.F57.B157 R4.F57.B143 R4.F57.B125 R4.F57.B111 R4.F57.B97 R4.F57.B83 R4.F57.B55 R4.F57.B41 R4.F57.B27 R4.F57.B13 R4.F57.B248 R4.F57.B234 R4.F57.B220 R4.F57.B206 R4.F57.B178 R4.F57.B164 R4.F57.B150 R4.F57.B136 R4.F57.B118 R4.F57.B104 R4.F57.B90 R4.F57.B76 R4.F57.B48 R4.F57.B34 R4.F57.B20 R4.F57.B6 R4.F56.B255 R4.F56.B241 R4.F56.B227 R4.F56.B213 R4.F56.B185 R4.F56.B171 R4.F56.B157 R4.F56.B143 R4.F56.B125 R4.F56.B111 R4.F56.B97 R4.F56.B83 R4.F56.B55 R4.F56.B41 R4.F56.B27 R4.F56.B13 R4.F56.B248 R4.F56.B234 R4.F56.B220 R4.F56.B206 R4.F56.B178 R4.F56.B164 R4.F56.B150 R4.F56.B136 R4.F56.B118 R4.F56.B104 R4.F56.B90 R4.F56.B76 R4.F56.B48 R4.F56.B34 R4.F56.B20 R4.F56.B6 R4.F55.B249 R4.F55.B235 R4.F55.B221 R4.F55.B207 R4.F55.B179 R4.F55.B165 R4.F55.B151 R4.F55.B137 R4.F55.B119 R4.F55.B105 R4.F55.B91 R4.F55.B77 R4.F55.B49 R4.F55.B35 R4.F55.B21 R4.F55.B7 R4.F55.B242 R4.F55.B228 R4.F55.B214 R4.F55.B200 R4.F55.B172 R4.F55.B158 R4.F55.B144 R4.F55.B130 R4.F55.B112 R4.F55.B98 R4.F55.B84 R4.F55.B70 R4.F55.B42 R4.F55.B28 R4.F55.B14 R4.F55.B0 R4.F54.B249 R4.F54.B235 R4.F54.B221 R4.F54.B207 R4.F54.B179 R4.F54.B165 R4.F54.B151 R4.F54.B137 R4.F54.B119 R4.F54.B105 R4.F54.B91 R4.F54.B77 R4.F54.B49 R4.F54.B35 R4.F54.B21 R4.F54.B7 R4.F54.B242 R4.F54.B228 R4.F54.B214 R4.F54.B200 R4.F54.B172 R4.F54.B158 R4.F54.B144 R4.F54.B130 R4.F54.B112 R4.F54.B98 R4.F54.B84 R4.F54.B70 R4.F54.B42 R4.F54.B28 R4.F54.B14 R4.F54.B0 R4.F53.B249 R4.F53.B235 R4.F53.B221 R4.F53.B207 R4.F53.B179 R4.F53.B165 R4.F53.B151 R4.F53.B137 R4.F53.B119 R4.F53.B105 R4.F53.B91 R4.F53.B77 R4.F53.B49 R4.F53.B35 R4.F53.B21 R4.F53.B7 R4.F53.B242 R4.F53.B228 R4.F53.B214 R4.F53.B200 R4.F53.B172 R4.F53.B158 R4.F53.B144 R4.F53.B130 R4.F53.B112 R4.F53.B98 R4.F53.B84 R4.F53.B70 R4.F53.B42 R4.F53.B28 R4.F53.B14 R4.F53.B0 R4.F52.B249 R4.F52.B235 R4.F52.B221 R4.F52.B207 R4.F52.B179 R4.F52.B165 R4.F52.B151 R4.F52.B137 R4.F52.B119 R4.F52.B105 R4.F52.B91 R4.F52.B77 R4.F52.B49 R4.F52.B35 R4.F52.B21 R4.F52.B7 R4.F52.B242 R4.F52.B228 R4.F52.B214 R4.F52.B200 R4.F52.B172 R4.F52.B158 R4.F52.B144 R4.F52.B130 R4.F52.B112 R4.F52.B98 R4.F52.B84 R4.F52.B70 R4.F52.B42 R4.F52.B28 R4.F52.B14 R4.F52.B0 R4.F55.B250 R4.F55.B236 R4.F55.B222 R4.F55.B208 R4.F55.B180 R4.F55.B166 R4.F55.B152 R4.F55.B138 R4.F55.B120 R4.F55.B106 R4.F55.B92 R4.F55.B78 R4.F55.B50 R4.F55.B36 R4.F55.B22 R4.F55.B8 R4.F55.B243 R4.F55.B229 R4.F55.B215 R4.F55.B201 R4.F55.B173 R4.F55.B159 R4.F55.B145 R4.F55.B131 R4.F55.B113 R4.F55.B99 R4.F55.B85 R4.F55.B71 R4.F55.B43 R4.F55.B29 R4.F55.B15 R4.F55.B1 R4.F54.B250 R4.F54.B236 R4.F54.B222 R4.F54.B208 R4.F54.B180 R4.F54.B166 R4.F54.B152 R4.F54.B138 R4.F54.B120 R4.F54.B106 R4.F54.B92 R4.F54.B78 R4.F54.B50 R4.F54.B36 R4.F54.B22 R4.F54.B8 R4.F54.B243 R4.F54.B229 R4.F54.B215 R4.F54.B201 R4.F54.B173 R4.F54.B159 R4.F54.B145 R4.F54.B131 R4.F54.B113 R4.F54.B99 R4.F54.B85 R4.F54.B71 R4.F54.B43 R4.F54.B29 R4.F54.B15 R4.F54.B1 R4.F53.B250 R4.F53.B236 R4.F53.B222 R4.F53.B208 R4.F53.B180 R4.F53.B166 R4.F53.B152 R4.F53.B138 R4.F53.B120 R4.F53.B106 R4.F53.B92 R4.F53.B78 R4.F53.B50 R4.F53.B36 R4.F53.B22 R4.F53.B8 R4.F53.B243 R4.F53.B229 R4.F53.B215 R4.F53.B201 R4.F53.B173 R4.F53.B159 R4.F53.B145 R4.F53.B131 R4.F53.B113 R4.F53.B99 R4.F53.B85 R4.F53.B71 R4.F53.B43 R4.F53.B29 R4.F53.B15 R4.F53.B1 R4.F52.B250 R4.F52.B236 R4.F52.B222 R4.F52.B208 R4.F52.B180 R4.F52.B166 R4.F52.B152 R4.F52.B138 R4.F52.B120 R4.F52.B106 R4.F52.B92 R4.F52.B78 R4.F52.B50 R4.F52.B36 R4.F52.B22 R4.F52.B8 R4.F52.B243 R4.F52.B229 R4.F52.B215 R4.F52.B201 R4.F52.B173 R4.F52.B159 R4.F52.B145 R4.F52.B131 R4.F52.B113 R4.F52.B99 R4.F52.B85 R4.F52.B71 R4.F52.B43 R4.F52.B29 R4.F52.B15 R4.F52.B1 R4.F55.B251 R4.F55.B237 R4.F55.B223 R4.F55.B209 R4.F55.B181 R4.F55.B167 R4.F55.B153 R4.F55.B139 R4.F55.B121 R4.F55.B107 R4.F55.B93 R4.F55.B79 R4.F55.B51 R4.F55.B37 R4.F55.B23 R4.F55.B9 R4.F55.B244 R4.F55.B230 R4.F55.B216 R4.F55.B202 R4.F55.B174 R4.F55.B160 R4.F55.B146 R4.F55.B132 R4.F55.B114 R4.F55.B100 R4.F55.B86 R4.F55.B72 R4.F55.B44 R4.F55.B30 R4.F55.B16 R4.F55.B2 R4.F54.B251 R4.F54.B237 R4.F54.B223 R4.F54.B209 R4.F54.B181 R4.F54.B167 R4.F54.B153 R4.F54.B139 R4.F54.B121 R4.F54.B107 R4.F54.B93 R4.F54.B79 R4.F54.B51 R4.F54.B37 R4.F54.B23 R4.F54.B9 R4.F54.B244 R4.F54.B230 R4.F54.B216 R4.F54.B202 R4.F54.B174 R4.F54.B160 R4.F54.B146 R4.F54.B132 R4.F54.B114 R4.F54.B100 R4.F54.B86 R4.F54.B72 R4.F54.B44 R4.F54.B30 R4.F54.B16 R4.F54.B2 R4.F53.B251 R4.F53.B237 R4.F53.B223 R4.F53.B209 R4.F53.B181 R4.F53.B167 R4.F53.B153 R4.F53.B139 R4.F53.B121 R4.F53.B107 R4.F53.B93 R4.F53.B79 R4.F53.B51 R4.F53.B37 R4.F53.B23 R4.F53.B9 R4.F53.B244 R4.F53.B230 R4.F53.B216 R4.F53.B202 R4.F53.B174 R4.F53.B160 R4.F53.B146 R4.F53.B132 R4.F53.B114 R4.F53.B100 R4.F53.B86 R4.F53.B72 R4.F53.B44 R4.F53.B30 R4.F53.B16 R4.F53.B2 R4.F52.B251 R4.F52.B237 R4.F52.B223 R4.F52.B209 R4.F52.B181 R4.F52.B167 R4.F52.B153 R4.F52.B139 R4.F52.B121 R4.F52.B107 R4.F52.B93 R4.F52.B79 R4.F52.B51 R4.F52.B37 R4.F52.B23 R4.F52.B9 R4.F52.B244 R4.F52.B230 R4.F52.B216 R4.F52.B202 R4.F52.B174 R4.F52.B160 R4.F52.B146 R4.F52.B132 R4.F52.B114 R4.F52.B100 R4.F52.B86 R4.F52.B72 R4.F52.B44 R4.F52.B30 R4.F52.B16 R4.F52.B2 R4.F55.B252 R4.F55.B238 R4.F55.B224 R4.F55.B210 R4.F55.B182 R4.F55.B168 R4.F55.B154 R4.F55.B140 R4.F55.B122 R4.F55.B108 R4.F55.B94 R4.F55.B80 R4.F55.B52 R4.F55.B38 R4.F55.B24 R4.F55.B10 R4.F55.B245 R4.F55.B231 R4.F55.B217 R4.F55.B203 R4.F55.B175 R4.F55.B161 R4.F55.B147 R4.F55.B133 R4.F55.B115 R4.F55.B101 R4.F55.B87 R4.F55.B73 R4.F55.B45 R4.F55.B31 R4.F55.B17 R4.F55.B3 R4.F54.B252 R4.F54.B238 R4.F54.B224 R4.F54.B210 R4.F54.B182 R4.F54.B168 R4.F54.B154 R4.F54.B140 R4.F54.B122 R4.F54.B108 R4.F54.B94 R4.F54.B80 R4.F54.B52 R4.F54.B38 R4.F54.B24 R4.F54.B10 R4.F54.B245 R4.F54.B231 R4.F54.B217 R4.F54.B203 R4.F54.B175 R4.F54.B161 R4.F54.B147 R4.F54.B133 R4.F54.B115 R4.F54.B101 R4.F54.B87 R4.F54.B73 R4.F54.B45 R4.F54.B31 R4.F54.B17 R4.F54.B3 R4.F53.B252 R4.F53.B238 R4.F53.B224 R4.F53.B210 R4.F53.B182 R4.F53.B168 R4.F53.B154 R4.F53.B140 R4.F53.B122 R4.F53.B108 R4.F53.B94 R4.F53.B80 R4.F53.B52 R4.F53.B38 R4.F53.B24 R4.F53.B10 R4.F53.B245 R4.F53.B231 R4.F53.B217 R4.F53.B203 R4.F53.B175 R4.F53.B161 R4.F53.B147 R4.F53.B133 R4.F53.B115 R4.F53.B101 R4.F53.B87 R4.F53.B73 R4.F53.B45 R4.F53.B31 R4.F53.B17 R4.F53.B3 R4.F52.B252 R4.F52.B238 R4.F52.B224 R4.F52.B210 R4.F52.B182 R4.F52.B168 R4.F52.B154 R4.F52.B140 R4.F52.B122 R4.F52.B108 R4.F52.B94 R4.F52.B80 R4.F52.B52 R4.F52.B38 R4.F52.B24 R4.F52.B10 R4.F52.B245 R4.F52.B231 R4.F52.B217 R4.F52.B203 R4.F52.B175 R4.F52.B161 R4.F52.B147 R4.F52.B133 R4.F52.B115 R4.F52.B101 R4.F52.B87 R4.F52.B73 R4.F52.B45 R4.F52.B31 R4.F52.B17 R4.F52.B3 R4.F55.B253 R4.F55.B239 R4.F55.B225 R4.F55.B211 R4.F55.B183 R4.F55.B169 R4.F55.B155 R4.F55.B141 R4.F55.B123 R4.F55.B109 R4.F55.B95 R4.F55.B81 R4.F55.B53 R4.F55.B39 R4.F55.B25 R4.F55.B11 R4.F55.B246 R4.F55.B232 R4.F55.B218 R4.F55.B204 R4.F55.B176 R4.F55.B162 R4.F55.B148 R4.F55.B134 R4.F55.B116 R4.F55.B102 R4.F55.B88 R4.F55.B74 R4.F55.B46 R4.F55.B32 R4.F55.B18 R4.F55.B4 R4.F54.B253 R4.F54.B239 R4.F54.B225 R4.F54.B211 R4.F54.B183 R4.F54.B169 R4.F54.B155 R4.F54.B141 R4.F54.B123 R4.F54.B109 R4.F54.B95 R4.F54.B81 R4.F54.B53 R4.F54.B39 R4.F54.B25 R4.F54.B11 R4.F54.B246 R4.F54.B232 R4.F54.B218 R4.F54.B204 R4.F54.B176 R4.F54.B162 R4.F54.B148 R4.F54.B134 R4.F54.B116 R4.F54.B102 R4.F54.B88 R4.F54.B74 R4.F54.B46 R4.F54.B32 R4.F54.B18 R4.F54.B4 R4.F53.B253 R4.F53.B239 R4.F53.B225 R4.F53.B211 R4.F53.B183 R4.F53.B169 R4.F53.B155 R4.F53.B141 R4.F53.B123 R4.F53.B109 R4.F53.B95 R4.F53.B81 R4.F53.B53 R4.F53.B39 R4.F53.B25 R4.F53.B11 R4.F53.B246 R4.F53.B232 R4.F53.B218 R4.F53.B204 R4.F53.B176 R4.F53.B162 R4.F53.B148 R4.F53.B134 R4.F53.B116 R4.F53.B102 R4.F53.B88 R4.F53.B74 R4.F53.B46 R4.F53.B32 R4.F53.B18 R4.F53.B4 R4.F52.B253 R4.F52.B239 R4.F52.B225 R4.F52.B211 R4.F52.B183 R4.F52.B169 R4.F52.B155 R4.F52.B141 R4.F52.B123 R4.F52.B109 R4.F52.B95 R4.F52.B81 R4.F52.B53 R4.F52.B39 R4.F52.B25 R4.F52.B11 R4.F52.B246 R4.F52.B232 R4.F52.B218 R4.F52.B204 R4.F52.B176 R4.F52.B162 R4.F52.B148 R4.F52.B134 R4.F52.B116 R4.F52.B102 R4.F52.B88 R4.F52.B74 R4.F52.B46 R4.F52.B32 R4.F52.B18 R4.F52.B4 R4.F55.B254 R4.F55.B240 R4.F55.B226 R4.F55.B212 R4.F55.B184 R4.F55.B170 R4.F55.B156 R4.F55.B142 R4.F55.B124 R4.F55.B110 R4.F55.B96 R4.F55.B82 R4.F55.B54 R4.F55.B40 R4.F55.B26 R4.F55.B12 R4.F55.B247 R4.F55.B233 R4.F55.B219 R4.F55.B205 R4.F55.B177 R4.F55.B163 R4.F55.B149 R4.F55.B135 R4.F55.B117 R4.F55.B103 R4.F55.B89 R4.F55.B75 R4.F55.B47 R4.F55.B33 R4.F55.B19 R4.F55.B5 R4.F54.B254 R4.F54.B240 R4.F54.B226 R4.F54.B212 R4.F54.B184 R4.F54.B170 R4.F54.B156 R4.F54.B142 R4.F54.B124 R4.F54.B110 R4.F54.B96 R4.F54.B82 R4.F54.B54 R4.F54.B40 R4.F54.B26 R4.F54.B12 R4.F54.B247 R4.F54.B233 R4.F54.B219 R4.F54.B205 R4.F54.B177 R4.F54.B163 R4.F54.B149 R4.F54.B135 R4.F54.B117 R4.F54.B103 R4.F54.B89 R4.F54.B75 R4.F54.B47 R4.F54.B33 R4.F54.B19 R4.F54.B5 R4.F53.B254 R4.F53.B240 R4.F53.B226 R4.F53.B212 R4.F53.B184 R4.F53.B170 R4.F53.B156 R4.F53.B142 R4.F53.B124 R4.F53.B110 R4.F53.B96 R4.F53.B82 R4.F53.B54 R4.F53.B40 R4.F53.B26 R4.F53.B12 R4.F53.B247 R4.F53.B233 R4.F53.B219 R4.F53.B205 R4.F53.B177 R4.F53.B163 R4.F53.B149 R4.F53.B135 R4.F53.B117 R4.F53.B103 R4.F53.B89 R4.F53.B75 R4.F53.B47 R4.F53.B33 R4.F53.B19 R4.F53.B5 R4.F52.B254 R4.F52.B240 R4.F52.B226 R4.F52.B212 R4.F52.B184 R4.F52.B170 R4.F52.B156 R4.F52.B142 R4.F52.B124 R4.F52.B110 R4.F52.B96 R4.F52.B82 R4.F52.B54 R4.F52.B40 R4.F52.B26 R4.F52.B12 R4.F52.B247 R4.F52.B233 R4.F52.B219 R4.F52.B205 R4.F52.B177 R4.F52.B163 R4.F52.B149 R4.F52.B135 R4.F52.B117 R4.F52.B103 R4.F52.B89 R4.F52.B75 R4.F52.B47 R4.F52.B33 R4.F52.B19 R4.F52.B5 R4.F55.B255 R4.F55.B241 R4.F55.B227 R4.F55.B213 R4.F55.B185 R4.F55.B171 R4.F55.B157 R4.F55.B143 R4.F55.B125 R4.F55.B111 R4.F55.B97 R4.F55.B83 R4.F55.B55 R4.F55.B41 R4.F55.B27 R4.F55.B13 R4.F55.B248 R4.F55.B234 R4.F55.B220 R4.F55.B206 R4.F55.B178 R4.F55.B164 R4.F55.B150 R4.F55.B136 R4.F55.B118 R4.F55.B104 R4.F55.B90 R4.F55.B76 R4.F55.B48 R4.F55.B34 R4.F55.B20 R4.F55.B6 R4.F54.B255 R4.F54.B241 R4.F54.B227 R4.F54.B213 R4.F54.B185 R4.F54.B171 R4.F54.B157 R4.F54.B143 R4.F54.B125 R4.F54.B111 R4.F54.B97 R4.F54.B83 R4.F54.B55 R4.F54.B41 R4.F54.B27 R4.F54.B13 R4.F54.B248 R4.F54.B234 R4.F54.B220 R4.F54.B206 R4.F54.B178 R4.F54.B164 R4.F54.B150 R4.F54.B136 R4.F54.B118 R4.F54.B104 R4.F54.B90 R4.F54.B76 R4.F54.B48 R4.F54.B34 R4.F54.B20 R4.F54.B6 R4.F53.B255 R4.F53.B241 R4.F53.B227 R4.F53.B213 R4.F53.B185 R4.F53.B171 R4.F53.B157 R4.F53.B143 R4.F53.B125 R4.F53.B111 R4.F53.B97 R4.F53.B83 R4.F53.B55 R4.F53.B41 R4.F53.B27 R4.F53.B13 R4.F53.B248 R4.F53.B234 R4.F53.B220 R4.F53.B206 R4.F53.B178 R4.F53.B164 R4.F53.B150 R4.F53.B136 R4.F53.B118 R4.F53.B104 R4.F53.B90 R4.F53.B76 R4.F53.B48 R4.F53.B34 R4.F53.B20 R4.F53.B6 R4.F52.B255 R4.F52.B241 R4.F52.B227 R4.F52.B213 R4.F52.B185 R4.F52.B171 R4.F52.B157 R4.F52.B143 R4.F52.B125 R4.F52.B111 R4.F52.B97 R4.F52.B83 R4.F52.B55 R4.F52.B41 R4.F52.B27 R4.F52.B13 R4.F52.B248 R4.F52.B234 R4.F52.B220 R4.F52.B206 R4.F52.B178 R4.F52.B164 R4.F52.B150 R4.F52.B136 R4.F52.B118 R4.F52.B104 R4.F52.B90 R4.F52.B76 R4.F52.B48 R4.F52.B34 R4.F52.B20 R4.F52.B6 R4.F51.B249 R4.F51.B235 R4.F51.B221 R4.F51.B207 R4.F51.B179 R4.F51.B165 R4.F51.B151 R4.F51.B137 R4.F51.B119 R4.F51.B105 R4.F51.B91 R4.F51.B77 R4.F51.B49 R4.F51.B35 R4.F51.B21 R4.F51.B7 R4.F51.B242 R4.F51.B228 R4.F51.B214 R4.F51.B200 R4.F51.B172 R4.F51.B158 R4.F51.B144 R4.F51.B130 R4.F51.B112 R4.F51.B98 R4.F51.B84 R4.F51.B70 R4.F51.B42 R4.F51.B28 R4.F51.B14 R4.F51.B0 R4.F50.B249 R4.F50.B235 R4.F50.B221 R4.F50.B207 R4.F50.B179 R4.F50.B165 R4.F50.B151 R4.F50.B137 R4.F50.B119 R4.F50.B105 R4.F50.B91 R4.F50.B77 R4.F50.B49 R4.F50.B35 R4.F50.B21 R4.F50.B7 R4.F50.B242 R4.F50.B228 R4.F50.B214 R4.F50.B200 R4.F50.B172 R4.F50.B158 R4.F50.B144 R4.F50.B130 R4.F50.B112 R4.F50.B98 R4.F50.B84 R4.F50.B70 R4.F50.B42 R4.F50.B28 R4.F50.B14 R4.F50.B0 R4.F49.B249 R4.F49.B235 R4.F49.B221 R4.F49.B207 R4.F49.B179 R4.F49.B165 R4.F49.B151 R4.F49.B137 R4.F49.B119 R4.F49.B105 R4.F49.B91 R4.F49.B77 R4.F49.B49 R4.F49.B35 R4.F49.B21 R4.F49.B7 R4.F49.B242 R4.F49.B228 R4.F49.B214 R4.F49.B200 R4.F49.B172 R4.F49.B158 R4.F49.B144 R4.F49.B130 R4.F49.B112 R4.F49.B98 R4.F49.B84 R4.F49.B70 R4.F49.B42 R4.F49.B28 R4.F49.B14 R4.F49.B0 R4.F48.B249 R4.F48.B235 R4.F48.B221 R4.F48.B207 R4.F48.B179 R4.F48.B165 R4.F48.B151 R4.F48.B137 R4.F48.B119 R4.F48.B105 R4.F48.B91 R4.F48.B77 R4.F48.B49 R4.F48.B35 R4.F48.B21 R4.F48.B7 R4.F48.B242 R4.F48.B228 R4.F48.B214 R4.F48.B200 R4.F48.B172 R4.F48.B158 R4.F48.B144 R4.F48.B130 R4.F48.B112 R4.F48.B98 R4.F48.B84 R4.F48.B70 R4.F48.B42 R4.F48.B28 R4.F48.B14 R4.F48.B0 R4.F51.B250 R4.F51.B236 R4.F51.B222 R4.F51.B208 R4.F51.B180 R4.F51.B166 R4.F51.B152 R4.F51.B138 R4.F51.B120 R4.F51.B106 R4.F51.B92 R4.F51.B78 R4.F51.B50 R4.F51.B36 R4.F51.B22 R4.F51.B8 R4.F51.B243 R4.F51.B229 R4.F51.B215 R4.F51.B201 R4.F51.B173 R4.F51.B159 R4.F51.B145 R4.F51.B131 R4.F51.B113 R4.F51.B99 R4.F51.B85 R4.F51.B71 R4.F51.B43 R4.F51.B29 R4.F51.B15 R4.F51.B1 R4.F50.B250 R4.F50.B236 R4.F50.B222 R4.F50.B208 R4.F50.B180 R4.F50.B166 R4.F50.B152 R4.F50.B138 R4.F50.B120 R4.F50.B106 R4.F50.B92 R4.F50.B78 R4.F50.B50 R4.F50.B36 R4.F50.B22 R4.F50.B8 R4.F50.B243 R4.F50.B229 R4.F50.B215 R4.F50.B201 R4.F50.B173 R4.F50.B159 R4.F50.B145 R4.F50.B131 R4.F50.B113 R4.F50.B99 R4.F50.B85 R4.F50.B71 R4.F50.B43 R4.F50.B29 R4.F50.B15 R4.F50.B1 R4.F49.B250 R4.F49.B236 R4.F49.B222 R4.F49.B208 R4.F49.B180 R4.F49.B166 R4.F49.B152 R4.F49.B138 R4.F49.B120 R4.F49.B106 R4.F49.B92 R4.F49.B78 R4.F49.B50 R4.F49.B36 R4.F49.B22 R4.F49.B8 R4.F49.B243 R4.F49.B229 R4.F49.B215 R4.F49.B201 R4.F49.B173 R4.F49.B159 R4.F49.B145 R4.F49.B131 R4.F49.B113 R4.F49.B99 R4.F49.B85 R4.F49.B71 R4.F49.B43 R4.F49.B29 R4.F49.B15 R4.F49.B1 R4.F48.B250 R4.F48.B236 R4.F48.B222 R4.F48.B208 R4.F48.B180 R4.F48.B166 R4.F48.B152 R4.F48.B138 R4.F48.B120 R4.F48.B106 R4.F48.B92 R4.F48.B78 R4.F48.B50 R4.F48.B36 R4.F48.B22 R4.F48.B8 R4.F48.B243 R4.F48.B229 R4.F48.B215 R4.F48.B201 R4.F48.B173 R4.F48.B159 R4.F48.B145 R4.F48.B131 R4.F48.B113 R4.F48.B99 R4.F48.B85 R4.F48.B71 R4.F48.B43 R4.F48.B29 R4.F48.B15 R4.F48.B1 R4.F51.B251 R4.F51.B237 R4.F51.B223 R4.F51.B209 R4.F51.B181 R4.F51.B167 R4.F51.B153 R4.F51.B139 R4.F51.B121 R4.F51.B107 R4.F51.B93 R4.F51.B79 R4.F51.B51 R4.F51.B37 R4.F51.B23 R4.F51.B9 R4.F51.B244 R4.F51.B230 R4.F51.B216 R4.F51.B202 R4.F51.B174 R4.F51.B160 R4.F51.B146 R4.F51.B132 R4.F51.B114 R4.F51.B100 R4.F51.B86 R4.F51.B72 R4.F51.B44 R4.F51.B30 R4.F51.B16 R4.F51.B2 R4.F50.B251 R4.F50.B237 R4.F50.B223 R4.F50.B209 R4.F50.B181 R4.F50.B167 R4.F50.B153 R4.F50.B139 R4.F50.B121 R4.F50.B107 R4.F50.B93 R4.F50.B79 R4.F50.B51 R4.F50.B37 R4.F50.B23 R4.F50.B9 R4.F50.B244 R4.F50.B230 R4.F50.B216 R4.F50.B202 R4.F50.B174 R4.F50.B160 R4.F50.B146 R4.F50.B132 R4.F50.B114 R4.F50.B100 R4.F50.B86 R4.F50.B72 R4.F50.B44 R4.F50.B30 R4.F50.B16 R4.F50.B2 R4.F49.B251 R4.F49.B237 R4.F49.B223 R4.F49.B209 R4.F49.B181 R4.F49.B167 R4.F49.B153 R4.F49.B139 R4.F49.B121 R4.F49.B107 R4.F49.B93 R4.F49.B79 R4.F49.B51 R4.F49.B37 R4.F49.B23 R4.F49.B9 R4.F49.B244 R4.F49.B230 R4.F49.B216 R4.F49.B202 R4.F49.B174 R4.F49.B160 R4.F49.B146 R4.F49.B132 R4.F49.B114 R4.F49.B100 R4.F49.B86 R4.F49.B72 R4.F49.B44 R4.F49.B30 R4.F49.B16 R4.F49.B2 R4.F48.B251 R4.F48.B237 R4.F48.B223 R4.F48.B209 R4.F48.B181 R4.F48.B167 R4.F48.B153 R4.F48.B139 R4.F48.B121 R4.F48.B107 R4.F48.B93 R4.F48.B79 R4.F48.B51 R4.F48.B37 R4.F48.B23 R4.F48.B9 R4.F48.B244 R4.F48.B230 R4.F48.B216 R4.F48.B202 R4.F48.B174 R4.F48.B160 R4.F48.B146 R4.F48.B132 R4.F48.B114 R4.F48.B100 R4.F48.B86 R4.F48.B72 R4.F48.B44 R4.F48.B30 R4.F48.B16 R4.F48.B2 R4.F51.B252 R4.F51.B238 R4.F51.B224 R4.F51.B210 R4.F51.B182 R4.F51.B168 R4.F51.B154 R4.F51.B140 R4.F51.B122 R4.F51.B108 R4.F51.B94 R4.F51.B80 R4.F51.B52 R4.F51.B38 R4.F51.B24 R4.F51.B10 R4.F51.B245 R4.F51.B231 R4.F51.B217 R4.F51.B203 R4.F51.B175 R4.F51.B161 R4.F51.B147 R4.F51.B133 R4.F51.B115 R4.F51.B101 R4.F51.B87 R4.F51.B73 R4.F51.B45 R4.F51.B31 R4.F51.B17 R4.F51.B3 R4.F50.B252 R4.F50.B238 R4.F50.B224 R4.F50.B210 R4.F50.B182 R4.F50.B168 R4.F50.B154 R4.F50.B140 R4.F50.B122 R4.F50.B108 R4.F50.B94 R4.F50.B80 R4.F50.B52 R4.F50.B38 R4.F50.B24 R4.F50.B10 R4.F50.B245 R4.F50.B231 R4.F50.B217 R4.F50.B203 R4.F50.B175 R4.F50.B161 R4.F50.B147 R4.F50.B133 R4.F50.B115 R4.F50.B101 R4.F50.B87 R4.F50.B73 R4.F50.B45 R4.F50.B31 R4.F50.B17 R4.F50.B3 R4.F49.B252 R4.F49.B238 R4.F49.B224 R4.F49.B210 R4.F49.B182 R4.F49.B168 R4.F49.B154 R4.F49.B140 R4.F49.B122 R4.F49.B108 R4.F49.B94 R4.F49.B80 R4.F49.B52 R4.F49.B38 R4.F49.B24 R4.F49.B10 R4.F49.B245 R4.F49.B231 R4.F49.B217 R4.F49.B203 R4.F49.B175 R4.F49.B161 R4.F49.B147 R4.F49.B133 R4.F49.B115 R4.F49.B101 R4.F49.B87 R4.F49.B73 R4.F49.B45 R4.F49.B31 R4.F49.B17 R4.F49.B3 R4.F48.B252 R4.F48.B238 R4.F48.B224 R4.F48.B210 R4.F48.B182 R4.F48.B168 R4.F48.B154 R4.F48.B140 R4.F48.B122 R4.F48.B108 R4.F48.B94 R4.F48.B80 R4.F48.B52 R4.F48.B38 R4.F48.B24 R4.F48.B10 R4.F48.B245 R4.F48.B231 R4.F48.B217 R4.F48.B203 R4.F48.B175 R4.F48.B161 R4.F48.B147 R4.F48.B133 R4.F48.B115 R4.F48.B101 R4.F48.B87 R4.F48.B73 R4.F48.B45 R4.F48.B31 R4.F48.B17 R4.F48.B3 R4.F51.B253 R4.F51.B239 R4.F51.B225 R4.F51.B211 R4.F51.B183 R4.F51.B169 R4.F51.B155 R4.F51.B141 R4.F51.B123 R4.F51.B109 R4.F51.B95 R4.F51.B81 R4.F51.B53 R4.F51.B39 R4.F51.B25 R4.F51.B11 R4.F51.B246 R4.F51.B232 R4.F51.B218 R4.F51.B204 R4.F51.B176 R4.F51.B162 R4.F51.B148 R4.F51.B134 R4.F51.B116 R4.F51.B102 R4.F51.B88 R4.F51.B74 R4.F51.B46 R4.F51.B32 R4.F51.B18 R4.F51.B4 R4.F50.B253 R4.F50.B239 R4.F50.B225 R4.F50.B211 R4.F50.B183 R4.F50.B169 R4.F50.B155 R4.F50.B141 R4.F50.B123 R4.F50.B109 R4.F50.B95 R4.F50.B81 R4.F50.B53 R4.F50.B39 R4.F50.B25 R4.F50.B11 R4.F50.B246 R4.F50.B232 R4.F50.B218 R4.F50.B204 R4.F50.B176 R4.F50.B162 R4.F50.B148 R4.F50.B134 R4.F50.B116 R4.F50.B102 R4.F50.B88 R4.F50.B74 R4.F50.B46 R4.F50.B32 R4.F50.B18 R4.F50.B4 R4.F49.B253 R4.F49.B239 R4.F49.B225 R4.F49.B211 R4.F49.B183 R4.F49.B169 R4.F49.B155 R4.F49.B141 R4.F49.B123 R4.F49.B109 R4.F49.B95 R4.F49.B81 R4.F49.B53 R4.F49.B39 R4.F49.B25 R4.F49.B11 R4.F49.B246 R4.F49.B232 R4.F49.B218 R4.F49.B204 R4.F49.B176 R4.F49.B162 R4.F49.B148 R4.F49.B134 R4.F49.B116 R4.F49.B102 R4.F49.B88 R4.F49.B74 R4.F49.B46 R4.F49.B32 R4.F49.B18 R4.F49.B4 R4.F48.B253 R4.F48.B239 R4.F48.B225 R4.F48.B211 R4.F48.B183 R4.F48.B169 R4.F48.B155 R4.F48.B141 R4.F48.B123 R4.F48.B109 R4.F48.B95 R4.F48.B81 R4.F48.B53 R4.F48.B39 R4.F48.B25 R4.F48.B11 R4.F48.B246 R4.F48.B232 R4.F48.B218 R4.F48.B204 R4.F48.B176 R4.F48.B162 R4.F48.B148 R4.F48.B134 R4.F48.B116 R4.F48.B102 R4.F48.B88 R4.F48.B74 R4.F48.B46 R4.F48.B32 R4.F48.B18 R4.F48.B4 R4.F51.B254 R4.F51.B240 R4.F51.B226 R4.F51.B212 R4.F51.B184 R4.F51.B170 R4.F51.B156 R4.F51.B142 R4.F51.B124 R4.F51.B110 R4.F51.B96 R4.F51.B82 R4.F51.B54 R4.F51.B40 R4.F51.B26 R4.F51.B12 R4.F51.B247 R4.F51.B233 R4.F51.B219 R4.F51.B205 R4.F51.B177 R4.F51.B163 R4.F51.B149 R4.F51.B135 R4.F51.B117 R4.F51.B103 R4.F51.B89 R4.F51.B75 R4.F51.B47 R4.F51.B33 R4.F51.B19 R4.F51.B5 R4.F50.B254 R4.F50.B240 R4.F50.B226 R4.F50.B212 R4.F50.B184 R4.F50.B170 R4.F50.B156 R4.F50.B142 R4.F50.B124 R4.F50.B110 R4.F50.B96 R4.F50.B82 R4.F50.B54 R4.F50.B40 R4.F50.B26 R4.F50.B12 R4.F50.B247 R4.F50.B233 R4.F50.B219 R4.F50.B205 R4.F50.B177 R4.F50.B163 R4.F50.B149 R4.F50.B135 R4.F50.B117 R4.F50.B103 R4.F50.B89 R4.F50.B75 R4.F50.B47 R4.F50.B33 R4.F50.B19 R4.F50.B5 R4.F49.B254 R4.F49.B240 R4.F49.B226 R4.F49.B212 R4.F49.B184 R4.F49.B170 R4.F49.B156 R4.F49.B142 R4.F49.B124 R4.F49.B110 R4.F49.B96 R4.F49.B82 R4.F49.B54 R4.F49.B40 R4.F49.B26 R4.F49.B12 R4.F49.B247 R4.F49.B233 R4.F49.B219 R4.F49.B205 R4.F49.B177 R4.F49.B163 R4.F49.B149 R4.F49.B135 R4.F49.B117 R4.F49.B103 R4.F49.B89 R4.F49.B75 R4.F49.B47 R4.F49.B33 R4.F49.B19 R4.F49.B5 R4.F48.B254 R4.F48.B240 R4.F48.B226 R4.F48.B212 R4.F48.B184 R4.F48.B170 R4.F48.B156 R4.F48.B142 R4.F48.B124 R4.F48.B110 R4.F48.B96 R4.F48.B82 R4.F48.B54 R4.F48.B40 R4.F48.B26 R4.F48.B12 R4.F48.B247 R4.F48.B233 R4.F48.B219 R4.F48.B205 R4.F48.B177 R4.F48.B163 R4.F48.B149 R4.F48.B135 R4.F48.B117 R4.F48.B103 R4.F48.B89 R4.F48.B75 R4.F48.B47 R4.F48.B33 R4.F48.B19 R4.F48.B5 R4.F51.B255 R4.F51.B241 R4.F51.B227 R4.F51.B213 R4.F51.B185 R4.F51.B171 R4.F51.B157 R4.F51.B143 R4.F51.B125 R4.F51.B111 R4.F51.B97 R4.F51.B83 R4.F51.B55 R4.F51.B41 R4.F51.B27 R4.F51.B13 R4.F51.B248 R4.F51.B234 R4.F51.B220 R4.F51.B206 R4.F51.B178 R4.F51.B164 R4.F51.B150 R4.F51.B136 R4.F51.B118 R4.F51.B104 R4.F51.B90 R4.F51.B76 R4.F51.B48 R4.F51.B34 R4.F51.B20 R4.F51.B6 R4.F50.B255 R4.F50.B241 R4.F50.B227 R4.F50.B213 R4.F50.B185 R4.F50.B171 R4.F50.B157 R4.F50.B143 R4.F50.B125 R4.F50.B111 R4.F50.B97 R4.F50.B83 R4.F50.B55 R4.F50.B41 R4.F50.B27 R4.F50.B13 R4.F50.B248 R4.F50.B234 R4.F50.B220 R4.F50.B206 R4.F50.B178 R4.F50.B164 R4.F50.B150 R4.F50.B136 R4.F50.B118 R4.F50.B104 R4.F50.B90 R4.F50.B76 R4.F50.B48 R4.F50.B34 R4.F50.B20 R4.F50.B6 R4.F49.B255 R4.F49.B241 R4.F49.B227 R4.F49.B213 R4.F49.B185 R4.F49.B171 R4.F49.B157 R4.F49.B143 R4.F49.B125 R4.F49.B111 R4.F49.B97 R4.F49.B83 R4.F49.B55 R4.F49.B41 R4.F49.B27 R4.F49.B13 R4.F49.B248 R4.F49.B234 R4.F49.B220 R4.F49.B206 R4.F49.B178 R4.F49.B164 R4.F49.B150 R4.F49.B136 R4.F49.B118 R4.F49.B104 R4.F49.B90 R4.F49.B76 R4.F49.B48 R4.F49.B34 R4.F49.B20 R4.F49.B6 R4.F48.B255 R4.F48.B241 R4.F48.B227 R4.F48.B213 R4.F48.B185 R4.F48.B171 R4.F48.B157 R4.F48.B143 R4.F48.B125 R4.F48.B111 R4.F48.B97 R4.F48.B83 R4.F48.B55 R4.F48.B41 R4.F48.B27 R4.F48.B13 R4.F48.B248 R4.F48.B234 R4.F48.B220 R4.F48.B206 R4.F48.B178 R4.F48.B164 R4.F48.B150 R4.F48.B136 R4.F48.B118 R4.F48.B104 R4.F48.B90 R4.F48.B76 R4.F48.B48 R4.F48.B34 R4.F48.B20 R4.F48.B6 R4.F47.B249 R4.F47.B235 R4.F47.B221 R4.F47.B207 R4.F47.B179 R4.F47.B165 R4.F47.B151 R4.F47.B137 R4.F47.B119 R4.F47.B105 R4.F47.B91 R4.F47.B77 R4.F47.B49 R4.F47.B35 R4.F47.B21 R4.F47.B7 R4.F47.B242 R4.F47.B228 R4.F47.B214 R4.F47.B200 R4.F47.B172 R4.F47.B158 R4.F47.B144 R4.F47.B130 R4.F47.B112 R4.F47.B98 R4.F47.B84 R4.F47.B70 R4.F47.B42 R4.F47.B28 R4.F47.B14 R4.F47.B0 R4.F46.B249 R4.F46.B235 R4.F46.B221 R4.F46.B207 R4.F46.B179 R4.F46.B165 R4.F46.B151 R4.F46.B137 R4.F46.B119 R4.F46.B105 R4.F46.B91 R4.F46.B77 R4.F46.B49 R4.F46.B35 R4.F46.B21 R4.F46.B7 R4.F46.B242 R4.F46.B228 R4.F46.B214 R4.F46.B200 R4.F46.B172 R4.F46.B158 R4.F46.B144 R4.F46.B130 R4.F46.B112 R4.F46.B98 R4.F46.B84 R4.F46.B70 R4.F46.B42 R4.F46.B28 R4.F46.B14 R4.F46.B0 R4.F45.B249 R4.F45.B235 R4.F45.B221 R4.F45.B207 R4.F45.B179 R4.F45.B165 R4.F45.B151 R4.F45.B137 R4.F45.B119 R4.F45.B105 R4.F45.B91 R4.F45.B77 R4.F45.B49 R4.F45.B35 R4.F45.B21 R4.F45.B7 R4.F45.B242 R4.F45.B228 R4.F45.B214 R4.F45.B200 R4.F45.B172 R4.F45.B158 R4.F45.B144 R4.F45.B130 R4.F45.B112 R4.F45.B98 R4.F45.B84 R4.F45.B70 R4.F45.B42 R4.F45.B28 R4.F45.B14 R4.F45.B0 R4.F44.B249 R4.F44.B235 R4.F44.B221 R4.F44.B207 R4.F44.B179 R4.F44.B165 R4.F44.B151 R4.F44.B137 R4.F44.B119 R4.F44.B105 R4.F44.B91 R4.F44.B77 R4.F44.B49 R4.F44.B35 R4.F44.B21 R4.F44.B7 R4.F44.B242 R4.F44.B228 R4.F44.B214 R4.F44.B200 R4.F44.B172 R4.F44.B158 R4.F44.B144 R4.F44.B130 R4.F44.B112 R4.F44.B98 R4.F44.B84 R4.F44.B70 R4.F44.B42 R4.F44.B28 R4.F44.B14 R4.F44.B0 R4.F47.B250 R4.F47.B236 R4.F47.B222 R4.F47.B208 R4.F47.B180 R4.F47.B166 R4.F47.B152 R4.F47.B138 R4.F47.B120 R4.F47.B106 R4.F47.B92 R4.F47.B78 R4.F47.B50 R4.F47.B36 R4.F47.B22 R4.F47.B8 R4.F47.B243 R4.F47.B229 R4.F47.B215 R4.F47.B201 R4.F47.B173 R4.F47.B159 R4.F47.B145 R4.F47.B131 R4.F47.B113 R4.F47.B99 R4.F47.B85 R4.F47.B71 R4.F47.B43 R4.F47.B29 R4.F47.B15 R4.F47.B1 R4.F46.B250 R4.F46.B236 R4.F46.B222 R4.F46.B208 R4.F46.B180 R4.F46.B166 R4.F46.B152 R4.F46.B138 R4.F46.B120 R4.F46.B106 R4.F46.B92 R4.F46.B78 R4.F46.B50 R4.F46.B36 R4.F46.B22 R4.F46.B8 R4.F46.B243 R4.F46.B229 R4.F46.B215 R4.F46.B201 R4.F46.B173 R4.F46.B159 R4.F46.B145 R4.F46.B131 R4.F46.B113 R4.F46.B99 R4.F46.B85 R4.F46.B71 R4.F46.B43 R4.F46.B29 R4.F46.B15 R4.F46.B1 R4.F45.B250 R4.F45.B236 R4.F45.B222 R4.F45.B208 R4.F45.B180 R4.F45.B166 R4.F45.B152 R4.F45.B138 R4.F45.B120 R4.F45.B106 R4.F45.B92 R4.F45.B78 R4.F45.B50 R4.F45.B36 R4.F45.B22 R4.F45.B8 R4.F45.B243 R4.F45.B229 R4.F45.B215 R4.F45.B201 R4.F45.B173 R4.F45.B159 R4.F45.B145 R4.F45.B131 R4.F45.B113 R4.F45.B99 R4.F45.B85 R4.F45.B71 R4.F45.B43 R4.F45.B29 R4.F45.B15 R4.F45.B1 R4.F44.B250 R4.F44.B236 R4.F44.B222 R4.F44.B208 R4.F44.B180 R4.F44.B166 R4.F44.B152 R4.F44.B138 R4.F44.B120 R4.F44.B106 R4.F44.B92 R4.F44.B78 R4.F44.B50 R4.F44.B36 R4.F44.B22 R4.F44.B8 R4.F44.B243 R4.F44.B229 R4.F44.B215 R4.F44.B201 R4.F44.B173 R4.F44.B159 R4.F44.B145 R4.F44.B131 R4.F44.B113 R4.F44.B99 R4.F44.B85 R4.F44.B71 R4.F44.B43 R4.F44.B29 R4.F44.B15 R4.F44.B1 R4.F47.B251 R4.F47.B237 R4.F47.B223 R4.F47.B209 R4.F47.B181 R4.F47.B167 R4.F47.B153 R4.F47.B139 R4.F47.B121 R4.F47.B107 R4.F47.B93 R4.F47.B79 R4.F47.B51 R4.F47.B37 R4.F47.B23 R4.F47.B9 R4.F47.B244 R4.F47.B230 R4.F47.B216 R4.F47.B202 R4.F47.B174 R4.F47.B160 R4.F47.B146 R4.F47.B132 R4.F47.B114 R4.F47.B100 R4.F47.B86 R4.F47.B72 R4.F47.B44 R4.F47.B30 R4.F47.B16 R4.F47.B2 R4.F46.B251 R4.F46.B237 R4.F46.B223 R4.F46.B209 R4.F46.B181 R4.F46.B167 R4.F46.B153 R4.F46.B139 R4.F46.B121 R4.F46.B107 R4.F46.B93 R4.F46.B79 R4.F46.B51 R4.F46.B37 R4.F46.B23 R4.F46.B9 R4.F46.B244 R4.F46.B230 R4.F46.B216 R4.F46.B202 R4.F46.B174 R4.F46.B160 R4.F46.B146 R4.F46.B132 R4.F46.B114 R4.F46.B100 R4.F46.B86 R4.F46.B72 R4.F46.B44 R4.F46.B30 R4.F46.B16 R4.F46.B2 R4.F45.B251 R4.F45.B237 R4.F45.B223 R4.F45.B209 R4.F45.B181 R4.F45.B167 R4.F45.B153 R4.F45.B139 R4.F45.B121 R4.F45.B107 R4.F45.B93 R4.F45.B79 R4.F45.B51 R4.F45.B37 R4.F45.B23 R4.F45.B9 R4.F45.B244 R4.F45.B230 R4.F45.B216 R4.F45.B202 R4.F45.B174 R4.F45.B160 R4.F45.B146 R4.F45.B132 R4.F45.B114 R4.F45.B100 R4.F45.B86 R4.F45.B72 R4.F45.B44 R4.F45.B30 R4.F45.B16 R4.F45.B2 R4.F44.B251 R4.F44.B237 R4.F44.B223 R4.F44.B209 R4.F44.B181 R4.F44.B167 R4.F44.B153 R4.F44.B139 R4.F44.B121 R4.F44.B107 R4.F44.B93 R4.F44.B79 R4.F44.B51 R4.F44.B37 R4.F44.B23 R4.F44.B9 R4.F44.B244 R4.F44.B230 R4.F44.B216 R4.F44.B202 R4.F44.B174 R4.F44.B160 R4.F44.B146 R4.F44.B132 R4.F44.B114 R4.F44.B100 R4.F44.B86 R4.F44.B72 R4.F44.B44 R4.F44.B30 R4.F44.B16 R4.F44.B2 R4.F47.B252 R4.F47.B238 R4.F47.B224 R4.F47.B210 R4.F47.B182 R4.F47.B168 R4.F47.B154 R4.F47.B140 R4.F47.B122 R4.F47.B108 R4.F47.B94 R4.F47.B80 R4.F47.B52 R4.F47.B38 R4.F47.B24 R4.F47.B10 R4.F47.B245 R4.F47.B231 R4.F47.B217 R4.F47.B203 R4.F47.B175 R4.F47.B161 R4.F47.B147 R4.F47.B133 R4.F47.B115 R4.F47.B101 R4.F47.B87 R4.F47.B73 R4.F47.B45 R4.F47.B31 R4.F47.B17 R4.F47.B3 R4.F46.B252 R4.F46.B238 R4.F46.B224 R4.F46.B210 R4.F46.B182 R4.F46.B168 R4.F46.B154 R4.F46.B140 R4.F46.B122 R4.F46.B108 R4.F46.B94 R4.F46.B80 R4.F46.B52 R4.F46.B38 R4.F46.B24 R4.F46.B10 R4.F46.B245 R4.F46.B231 R4.F46.B217 R4.F46.B203 R4.F46.B175 R4.F46.B161 R4.F46.B147 R4.F46.B133 R4.F46.B115 R4.F46.B101 R4.F46.B87 R4.F46.B73 R4.F46.B45 R4.F46.B31 R4.F46.B17 R4.F46.B3 R4.F45.B252 R4.F45.B238 R4.F45.B224 R4.F45.B210 R4.F45.B182 R4.F45.B168 R4.F45.B154 R4.F45.B140 R4.F45.B122 R4.F45.B108 R4.F45.B94 R4.F45.B80 R4.F45.B52 R4.F45.B38 R4.F45.B24 R4.F45.B10 R4.F45.B245 R4.F45.B231 R4.F45.B217 R4.F45.B203 R4.F45.B175 R4.F45.B161 R4.F45.B147 R4.F45.B133 R4.F45.B115 R4.F45.B101 R4.F45.B87 R4.F45.B73 R4.F45.B45 R4.F45.B31 R4.F45.B17 R4.F45.B3 R4.F44.B252 R4.F44.B238 R4.F44.B224 R4.F44.B210 R4.F44.B182 R4.F44.B168 R4.F44.B154 R4.F44.B140 R4.F44.B122 R4.F44.B108 R4.F44.B94 R4.F44.B80 R4.F44.B52 R4.F44.B38 R4.F44.B24 R4.F44.B10 R4.F44.B245 R4.F44.B231 R4.F44.B217 R4.F44.B203 R4.F44.B175 R4.F44.B161 R4.F44.B147 R4.F44.B133 R4.F44.B115 R4.F44.B101 R4.F44.B87 R4.F44.B73 R4.F44.B45 R4.F44.B31 R4.F44.B17 R4.F44.B3 R4.F47.B253 R4.F47.B239 R4.F47.B225 R4.F47.B211 R4.F47.B183 R4.F47.B169 R4.F47.B155 R4.F47.B141 R4.F47.B123 R4.F47.B109 R4.F47.B95 R4.F47.B81 R4.F47.B53 R4.F47.B39 R4.F47.B25 R4.F47.B11 R4.F47.B246 R4.F47.B232 R4.F47.B218 R4.F47.B204 R4.F47.B176 R4.F47.B162 R4.F47.B148 R4.F47.B134 R4.F47.B116 R4.F47.B102 R4.F47.B88 R4.F47.B74 R4.F47.B46 R4.F47.B32 R4.F47.B18 R4.F47.B4 R4.F46.B253 R4.F46.B239 R4.F46.B225 R4.F46.B211 R4.F46.B183 R4.F46.B169 R4.F46.B155 R4.F46.B141 R4.F46.B123 R4.F46.B109 R4.F46.B95 R4.F46.B81 R4.F46.B53 R4.F46.B39 R4.F46.B25 R4.F46.B11 R4.F46.B246 R4.F46.B232 R4.F46.B218 R4.F46.B204 R4.F46.B176 R4.F46.B162 R4.F46.B148 R4.F46.B134 R4.F46.B116 R4.F46.B102 R4.F46.B88 R4.F46.B74 R4.F46.B46 R4.F46.B32 R4.F46.B18 R4.F46.B4 R4.F45.B253 R4.F45.B239 R4.F45.B225 R4.F45.B211 R4.F45.B183 R4.F45.B169 R4.F45.B155 R4.F45.B141 R4.F45.B123 R4.F45.B109 R4.F45.B95 R4.F45.B81 R4.F45.B53 R4.F45.B39 R4.F45.B25 R4.F45.B11 R4.F45.B246 R4.F45.B232 R4.F45.B218 R4.F45.B204 R4.F45.B176 R4.F45.B162 R4.F45.B148 R4.F45.B134 R4.F45.B116 R4.F45.B102 R4.F45.B88 R4.F45.B74 R4.F45.B46 R4.F45.B32 R4.F45.B18 R4.F45.B4 R4.F44.B253 R4.F44.B239 R4.F44.B225 R4.F44.B211 R4.F44.B183 R4.F44.B169 R4.F44.B155 R4.F44.B141 R4.F44.B123 R4.F44.B109 R4.F44.B95 R4.F44.B81 R4.F44.B53 R4.F44.B39 R4.F44.B25 R4.F44.B11 R4.F44.B246 R4.F44.B232 R4.F44.B218 R4.F44.B204 R4.F44.B176 R4.F44.B162 R4.F44.B148 R4.F44.B134 R4.F44.B116 R4.F44.B102 R4.F44.B88 R4.F44.B74 R4.F44.B46 R4.F44.B32 R4.F44.B18 R4.F44.B4 R4.F47.B254 R4.F47.B240 R4.F47.B226 R4.F47.B212 R4.F47.B184 R4.F47.B170 R4.F47.B156 R4.F47.B142 R4.F47.B124 R4.F47.B110 R4.F47.B96 R4.F47.B82 R4.F47.B54 R4.F47.B40 R4.F47.B26 R4.F47.B12 R4.F47.B247 R4.F47.B233 R4.F47.B219 R4.F47.B205 R4.F47.B177 R4.F47.B163 R4.F47.B149 R4.F47.B135 R4.F47.B117 R4.F47.B103 R4.F47.B89 R4.F47.B75 R4.F47.B47 R4.F47.B33 R4.F47.B19 R4.F47.B5 R4.F46.B254 R4.F46.B240 R4.F46.B226 R4.F46.B212 R4.F46.B184 R4.F46.B170 R4.F46.B156 R4.F46.B142 R4.F46.B124 R4.F46.B110 R4.F46.B96 R4.F46.B82 R4.F46.B54 R4.F46.B40 R4.F46.B26 R4.F46.B12 R4.F46.B247 R4.F46.B233 R4.F46.B219 R4.F46.B205 R4.F46.B177 R4.F46.B163 R4.F46.B149 R4.F46.B135 R4.F46.B117 R4.F46.B103 R4.F46.B89 R4.F46.B75 R4.F46.B47 R4.F46.B33 R4.F46.B19 R4.F46.B5 R4.F45.B254 R4.F45.B240 R4.F45.B226 R4.F45.B212 R4.F45.B184 R4.F45.B170 R4.F45.B156 R4.F45.B142 R4.F45.B124 R4.F45.B110 R4.F45.B96 R4.F45.B82 R4.F45.B54 R4.F45.B40 R4.F45.B26 R4.F45.B12 R4.F45.B247 R4.F45.B233 R4.F45.B219 R4.F45.B205 R4.F45.B177 R4.F45.B163 R4.F45.B149 R4.F45.B135 R4.F45.B117 R4.F45.B103 R4.F45.B89 R4.F45.B75 R4.F45.B47 R4.F45.B33 R4.F45.B19 R4.F45.B5 R4.F44.B254 R4.F44.B240 R4.F44.B226 R4.F44.B212 R4.F44.B184 R4.F44.B170 R4.F44.B156 R4.F44.B142 R4.F44.B124 R4.F44.B110 R4.F44.B96 R4.F44.B82 R4.F44.B54 R4.F44.B40 R4.F44.B26 R4.F44.B12 R4.F44.B247 R4.F44.B233 R4.F44.B219 R4.F44.B205 R4.F44.B177 R4.F44.B163 R4.F44.B149 R4.F44.B135 R4.F44.B117 R4.F44.B103 R4.F44.B89 R4.F44.B75 R4.F44.B47 R4.F44.B33 R4.F44.B19 R4.F44.B5 R4.F47.B255 R4.F47.B241 R4.F47.B227 R4.F47.B213 R4.F47.B185 R4.F47.B171 R4.F47.B157 R4.F47.B143 R4.F47.B125 R4.F47.B111 R4.F47.B97 R4.F47.B83 R4.F47.B55 R4.F47.B41 R4.F47.B27 R4.F47.B13 R4.F47.B248 R4.F47.B234 R4.F47.B220 R4.F47.B206 R4.F47.B178 R4.F47.B164 R4.F47.B150 R4.F47.B136 R4.F47.B118 R4.F47.B104 R4.F47.B90 R4.F47.B76 R4.F47.B48 R4.F47.B34 R4.F47.B20 R4.F47.B6 R4.F46.B255 R4.F46.B241 R4.F46.B227 R4.F46.B213 R4.F46.B185 R4.F46.B171 R4.F46.B157 R4.F46.B143 R4.F46.B125 R4.F46.B111 R4.F46.B97 R4.F46.B83 R4.F46.B55 R4.F46.B41 R4.F46.B27 R4.F46.B13 R4.F46.B248 R4.F46.B234 R4.F46.B220 R4.F46.B206 R4.F46.B178 R4.F46.B164 R4.F46.B150 R4.F46.B136 R4.F46.B118 R4.F46.B104 R4.F46.B90 R4.F46.B76 R4.F46.B48 R4.F46.B34 R4.F46.B20 R4.F46.B6 R4.F45.B255 R4.F45.B241 R4.F45.B227 R4.F45.B213 R4.F45.B185 R4.F45.B171 R4.F45.B157 R4.F45.B143 R4.F45.B125 R4.F45.B111 R4.F45.B97 R4.F45.B83 R4.F45.B55 R4.F45.B41 R4.F45.B27 R4.F45.B13 R4.F45.B248 R4.F45.B234 R4.F45.B220 R4.F45.B206 R4.F45.B178 R4.F45.B164 R4.F45.B150 R4.F45.B136 R4.F45.B118 R4.F45.B104 R4.F45.B90 R4.F45.B76 R4.F45.B48 R4.F45.B34 R4.F45.B20 R4.F45.B6 R4.F44.B255 R4.F44.B241 R4.F44.B227 R4.F44.B213 R4.F44.B185 R4.F44.B171 R4.F44.B157 R4.F44.B143 R4.F44.B125 R4.F44.B111 R4.F44.B97 R4.F44.B83 R4.F44.B55 R4.F44.B41 R4.F44.B27 R4.F44.B13 R4.F44.B248 R4.F44.B234 R4.F44.B220 R4.F44.B206 R4.F44.B178 R4.F44.B164 R4.F44.B150 R4.F44.B136 R4.F44.B118 R4.F44.B104 R4.F44.B90 R4.F44.B76 R4.F44.B48 R4.F44.B34 R4.F44.B20 R4.F44.B6 R4.F43.B249 R4.F43.B235 R4.F43.B221 R4.F43.B207 R4.F43.B179 R4.F43.B165 R4.F43.B151 R4.F43.B137 R4.F43.B119 R4.F43.B105 R4.F43.B91 R4.F43.B77 R4.F43.B49 R4.F43.B35 R4.F43.B21 R4.F43.B7 R4.F43.B242 R4.F43.B228 R4.F43.B214 R4.F43.B200 R4.F43.B172 R4.F43.B158 R4.F43.B144 R4.F43.B130 R4.F43.B112 R4.F43.B98 R4.F43.B84 R4.F43.B70 R4.F43.B42 R4.F43.B28 R4.F43.B14 R4.F43.B0 R4.F42.B249 R4.F42.B235 R4.F42.B221 R4.F42.B207 R4.F42.B179 R4.F42.B165 R4.F42.B151 R4.F42.B137 R4.F42.B119 R4.F42.B105 R4.F42.B91 R4.F42.B77 R4.F42.B49 R4.F42.B35 R4.F42.B21 R4.F42.B7 R4.F42.B242 R4.F42.B228 R4.F42.B214 R4.F42.B200 R4.F42.B172 R4.F42.B158 R4.F42.B144 R4.F42.B130 R4.F42.B112 R4.F42.B98 R4.F42.B84 R4.F42.B70 R4.F42.B42 R4.F42.B28 R4.F42.B14 R4.F42.B0 R4.F41.B249 R4.F41.B235 R4.F41.B221 R4.F41.B207 R4.F41.B179 R4.F41.B165 R4.F41.B151 R4.F41.B137 R4.F41.B119 R4.F41.B105 R4.F41.B91 R4.F41.B77 R4.F41.B49 R4.F41.B35 R4.F41.B21 R4.F41.B7 R4.F41.B242 R4.F41.B228 R4.F41.B214 R4.F41.B200 R4.F41.B172 R4.F41.B158 R4.F41.B144 R4.F41.B130 R4.F41.B112 R4.F41.B98 R4.F41.B84 R4.F41.B70 R4.F41.B42 R4.F41.B28 R4.F41.B14 R4.F41.B0 R4.F40.B249 R4.F40.B235 R4.F40.B221 R4.F40.B207 R4.F40.B179 R4.F40.B165 R4.F40.B151 R4.F40.B137 R4.F40.B119 R4.F40.B105 R4.F40.B91 R4.F40.B77 R4.F40.B49 R4.F40.B35 R4.F40.B21 R4.F40.B7 R4.F40.B242 R4.F40.B228 R4.F40.B214 R4.F40.B200 R4.F40.B172 R4.F40.B158 R4.F40.B144 R4.F40.B130 R4.F40.B112 R4.F40.B98 R4.F40.B84 R4.F40.B70 R4.F40.B42 R4.F40.B28 R4.F40.B14 R4.F40.B0 R4.F43.B250 R4.F43.B236 R4.F43.B222 R4.F43.B208 R4.F43.B180 R4.F43.B166 R4.F43.B152 R4.F43.B138 R4.F43.B120 R4.F43.B106 R4.F43.B92 R4.F43.B78 R4.F43.B50 R4.F43.B36 R4.F43.B22 R4.F43.B8 R4.F43.B243 R4.F43.B229 R4.F43.B215 R4.F43.B201 R4.F43.B173 R4.F43.B159 R4.F43.B145 R4.F43.B131 R4.F43.B113 R4.F43.B99 R4.F43.B85 R4.F43.B71 R4.F43.B43 R4.F43.B29 R4.F43.B15 R4.F43.B1 R4.F42.B250 R4.F42.B236 R4.F42.B222 R4.F42.B208 R4.F42.B180 R4.F42.B166 R4.F42.B152 R4.F42.B138 R4.F42.B120 R4.F42.B106 R4.F42.B92 R4.F42.B78 R4.F42.B50 R4.F42.B36 R4.F42.B22 R4.F42.B8 R4.F42.B243 R4.F42.B229 R4.F42.B215 R4.F42.B201 R4.F42.B173 R4.F42.B159 R4.F42.B145 R4.F42.B131 R4.F42.B113 R4.F42.B99 R4.F42.B85 R4.F42.B71 R4.F42.B43 R4.F42.B29 R4.F42.B15 R4.F42.B1 R4.F41.B250 R4.F41.B236 R4.F41.B222 R4.F41.B208 R4.F41.B180 R4.F41.B166 R4.F41.B152 R4.F41.B138 R4.F41.B120 R4.F41.B106 R4.F41.B92 R4.F41.B78 R4.F41.B50 R4.F41.B36 R4.F41.B22 R4.F41.B8 R4.F41.B243 R4.F41.B229 R4.F41.B215 R4.F41.B201 R4.F41.B173 R4.F41.B159 R4.F41.B145 R4.F41.B131 R4.F41.B113 R4.F41.B99 R4.F41.B85 R4.F41.B71 R4.F41.B43 R4.F41.B29 R4.F41.B15 R4.F41.B1 R4.F40.B250 R4.F40.B236 R4.F40.B222 R4.F40.B208 R4.F40.B180 R4.F40.B166 R4.F40.B152 R4.F40.B138 R4.F40.B120 R4.F40.B106 R4.F40.B92 R4.F40.B78 R4.F40.B50 R4.F40.B36 R4.F40.B22 R4.F40.B8 R4.F40.B243 R4.F40.B229 R4.F40.B215 R4.F40.B201 R4.F40.B173 R4.F40.B159 R4.F40.B145 R4.F40.B131 R4.F40.B113 R4.F40.B99 R4.F40.B85 R4.F40.B71 R4.F40.B43 R4.F40.B29 R4.F40.B15 R4.F40.B1 R4.F43.B251 R4.F43.B237 R4.F43.B223 R4.F43.B209 R4.F43.B181 R4.F43.B167 R4.F43.B153 R4.F43.B139 R4.F43.B121 R4.F43.B107 R4.F43.B93 R4.F43.B79 R4.F43.B51 R4.F43.B37 R4.F43.B23 R4.F43.B9 R4.F43.B244 R4.F43.B230 R4.F43.B216 R4.F43.B202 R4.F43.B174 R4.F43.B160 R4.F43.B146 R4.F43.B132 R4.F43.B114 R4.F43.B100 R4.F43.B86 R4.F43.B72 R4.F43.B44 R4.F43.B30 R4.F43.B16 R4.F43.B2 R4.F42.B251 R4.F42.B237 R4.F42.B223 R4.F42.B209 R4.F42.B181 R4.F42.B167 R4.F42.B153 R4.F42.B139 R4.F42.B121 R4.F42.B107 R4.F42.B93 R4.F42.B79 R4.F42.B51 R4.F42.B37 R4.F42.B23 R4.F42.B9 R4.F42.B244 R4.F42.B230 R4.F42.B216 R4.F42.B202 R4.F42.B174 R4.F42.B160 R4.F42.B146 R4.F42.B132 R4.F42.B114 R4.F42.B100 R4.F42.B86 R4.F42.B72 R4.F42.B44 R4.F42.B30 R4.F42.B16 R4.F42.B2 R4.F41.B251 R4.F41.B237 R4.F41.B223 R4.F41.B209 R4.F41.B181 R4.F41.B167 R4.F41.B153 R4.F41.B139 R4.F41.B121 R4.F41.B107 R4.F41.B93 R4.F41.B79 R4.F41.B51 R4.F41.B37 R4.F41.B23 R4.F41.B9 R4.F41.B244 R4.F41.B230 R4.F41.B216 R4.F41.B202 R4.F41.B174 R4.F41.B160 R4.F41.B146 R4.F41.B132 R4.F41.B114 R4.F41.B100 R4.F41.B86 R4.F41.B72 R4.F41.B44 R4.F41.B30 R4.F41.B16 R4.F41.B2 R4.F40.B251 R4.F40.B237 R4.F40.B223 R4.F40.B209 R4.F40.B181 R4.F40.B167 R4.F40.B153 R4.F40.B139 R4.F40.B121 R4.F40.B107 R4.F40.B93 R4.F40.B79 R4.F40.B51 R4.F40.B37 R4.F40.B23 R4.F40.B9 R4.F40.B244 R4.F40.B230 R4.F40.B216 R4.F40.B202 R4.F40.B174 R4.F40.B160 R4.F40.B146 R4.F40.B132 R4.F40.B114 R4.F40.B100 R4.F40.B86 R4.F40.B72 R4.F40.B44 R4.F40.B30 R4.F40.B16 R4.F40.B2 R4.F43.B252 R4.F43.B238 R4.F43.B224 R4.F43.B210 R4.F43.B182 R4.F43.B168 R4.F43.B154 R4.F43.B140 R4.F43.B122 R4.F43.B108 R4.F43.B94 R4.F43.B80 R4.F43.B52 R4.F43.B38 R4.F43.B24 R4.F43.B10 R4.F43.B245 R4.F43.B231 R4.F43.B217 R4.F43.B203 R4.F43.B175 R4.F43.B161 R4.F43.B147 R4.F43.B133 R4.F43.B115 R4.F43.B101 R4.F43.B87 R4.F43.B73 R4.F43.B45 R4.F43.B31 R4.F43.B17 R4.F43.B3 R4.F42.B252 R4.F42.B238 R4.F42.B224 R4.F42.B210 R4.F42.B182 R4.F42.B168 R4.F42.B154 R4.F42.B140 R4.F42.B122 R4.F42.B108 R4.F42.B94 R4.F42.B80 R4.F42.B52 R4.F42.B38 R4.F42.B24 R4.F42.B10 R4.F42.B245 R4.F42.B231 R4.F42.B217 R4.F42.B203 R4.F42.B175 R4.F42.B161 R4.F42.B147 R4.F42.B133 R4.F42.B115 R4.F42.B101 R4.F42.B87 R4.F42.B73 R4.F42.B45 R4.F42.B31 R4.F42.B17 R4.F42.B3 R4.F41.B252 R4.F41.B238 R4.F41.B224 R4.F41.B210 R4.F41.B182 R4.F41.B168 R4.F41.B154 R4.F41.B140 R4.F41.B122 R4.F41.B108 R4.F41.B94 R4.F41.B80 R4.F41.B52 R4.F41.B38 R4.F41.B24 R4.F41.B10 R4.F41.B245 R4.F41.B231 R4.F41.B217 R4.F41.B203 R4.F41.B175 R4.F41.B161 R4.F41.B147 R4.F41.B133 R4.F41.B115 R4.F41.B101 R4.F41.B87 R4.F41.B73 R4.F41.B45 R4.F41.B31 R4.F41.B17 R4.F41.B3 R4.F40.B252 R4.F40.B238 R4.F40.B224 R4.F40.B210 R4.F40.B182 R4.F40.B168 R4.F40.B154 R4.F40.B140 R4.F40.B122 R4.F40.B108 R4.F40.B94 R4.F40.B80 R4.F40.B52 R4.F40.B38 R4.F40.B24 R4.F40.B10 R4.F40.B245 R4.F40.B231 R4.F40.B217 R4.F40.B203 R4.F40.B175 R4.F40.B161 R4.F40.B147 R4.F40.B133 R4.F40.B115 R4.F40.B101 R4.F40.B87 R4.F40.B73 R4.F40.B45 R4.F40.B31 R4.F40.B17 R4.F40.B3 R4.F43.B253 R4.F43.B239 R4.F43.B225 R4.F43.B211 R4.F43.B183 R4.F43.B169 R4.F43.B155 R4.F43.B141 R4.F43.B123 R4.F43.B109 R4.F43.B95 R4.F43.B81 R4.F43.B53 R4.F43.B39 R4.F43.B25 R4.F43.B11 R4.F43.B246 R4.F43.B232 R4.F43.B218 R4.F43.B204 R4.F43.B176 R4.F43.B162 R4.F43.B148 R4.F43.B134 R4.F43.B116 R4.F43.B102 R4.F43.B88 R4.F43.B74 R4.F43.B46 R4.F43.B32 R4.F43.B18 R4.F43.B4 R4.F42.B253 R4.F42.B239 R4.F42.B225 R4.F42.B211 R4.F42.B183 R4.F42.B169 R4.F42.B155 R4.F42.B141 R4.F42.B123 R4.F42.B109 R4.F42.B95 R4.F42.B81 R4.F42.B53 R4.F42.B39 R4.F42.B25 R4.F42.B11 R4.F42.B246 R4.F42.B232 R4.F42.B218 R4.F42.B204 R4.F42.B176 R4.F42.B162 R4.F42.B148 R4.F42.B134 R4.F42.B116 R4.F42.B102 R4.F42.B88 R4.F42.B74 R4.F42.B46 R4.F42.B32 R4.F42.B18 R4.F42.B4 R4.F41.B253 R4.F41.B239 R4.F41.B225 R4.F41.B211 R4.F41.B183 R4.F41.B169 R4.F41.B155 R4.F41.B141 R4.F41.B123 R4.F41.B109 R4.F41.B95 R4.F41.B81 R4.F41.B53 R4.F41.B39 R4.F41.B25 R4.F41.B11 R4.F41.B246 R4.F41.B232 R4.F41.B218 R4.F41.B204 R4.F41.B176 R4.F41.B162 R4.F41.B148 R4.F41.B134 R4.F41.B116 R4.F41.B102 R4.F41.B88 R4.F41.B74 R4.F41.B46 R4.F41.B32 R4.F41.B18 R4.F41.B4 R4.F40.B253 R4.F40.B239 R4.F40.B225 R4.F40.B211 R4.F40.B183 R4.F40.B169 R4.F40.B155 R4.F40.B141 R4.F40.B123 R4.F40.B109 R4.F40.B95 R4.F40.B81 R4.F40.B53 R4.F40.B39 R4.F40.B25 R4.F40.B11 R4.F40.B246 R4.F40.B232 R4.F40.B218 R4.F40.B204 R4.F40.B176 R4.F40.B162 R4.F40.B148 R4.F40.B134 R4.F40.B116 R4.F40.B102 R4.F40.B88 R4.F40.B74 R4.F40.B46 R4.F40.B32 R4.F40.B18 R4.F40.B4 R4.F43.B254 R4.F43.B240 R4.F43.B226 R4.F43.B212 R4.F43.B184 R4.F43.B170 R4.F43.B156 R4.F43.B142 R4.F43.B124 R4.F43.B110 R4.F43.B96 R4.F43.B82 R4.F43.B54 R4.F43.B40 R4.F43.B26 R4.F43.B12 R4.F43.B247 R4.F43.B233 R4.F43.B219 R4.F43.B205 R4.F43.B177 R4.F43.B163 R4.F43.B149 R4.F43.B135 R4.F43.B117 R4.F43.B103 R4.F43.B89 R4.F43.B75 R4.F43.B47 R4.F43.B33 R4.F43.B19 R4.F43.B5 R4.F42.B254 R4.F42.B240 R4.F42.B226 R4.F42.B212 R4.F42.B184 R4.F42.B170 R4.F42.B156 R4.F42.B142 R4.F42.B124 R4.F42.B110 R4.F42.B96 R4.F42.B82 R4.F42.B54 R4.F42.B40 R4.F42.B26 R4.F42.B12 R4.F42.B247 R4.F42.B233 R4.F42.B219 R4.F42.B205 R4.F42.B177 R4.F42.B163 R4.F42.B149 R4.F42.B135 R4.F42.B117 R4.F42.B103 R4.F42.B89 R4.F42.B75 R4.F42.B47 R4.F42.B33 R4.F42.B19 R4.F42.B5 R4.F41.B254 R4.F41.B240 R4.F41.B226 R4.F41.B212 R4.F41.B184 R4.F41.B170 R4.F41.B156 R4.F41.B142 R4.F41.B124 R4.F41.B110 R4.F41.B96 R4.F41.B82 R4.F41.B54 R4.F41.B40 R4.F41.B26 R4.F41.B12 R4.F41.B247 R4.F41.B233 R4.F41.B219 R4.F41.B205 R4.F41.B177 R4.F41.B163 R4.F41.B149 R4.F41.B135 R4.F41.B117 R4.F41.B103 R4.F41.B89 R4.F41.B75 R4.F41.B47 R4.F41.B33 R4.F41.B19 R4.F41.B5 R4.F40.B254 R4.F40.B240 R4.F40.B226 R4.F40.B212 R4.F40.B184 R4.F40.B170 R4.F40.B156 R4.F40.B142 R4.F40.B124 R4.F40.B110 R4.F40.B96 R4.F40.B82 R4.F40.B54 R4.F40.B40 R4.F40.B26 R4.F40.B12 R4.F40.B247 R4.F40.B233 R4.F40.B219 R4.F40.B205 R4.F40.B177 R4.F40.B163 R4.F40.B149 R4.F40.B135 R4.F40.B117 R4.F40.B103 R4.F40.B89 R4.F40.B75 R4.F40.B47 R4.F40.B33 R4.F40.B19 R4.F40.B5 R4.F43.B255 R4.F43.B241 R4.F43.B227 R4.F43.B213 R4.F43.B185 R4.F43.B171 R4.F43.B157 R4.F43.B143 R4.F43.B125 R4.F43.B111 R4.F43.B97 R4.F43.B83 R4.F43.B55 R4.F43.B41 R4.F43.B27 R4.F43.B13 R4.F43.B248 R4.F43.B234 R4.F43.B220 R4.F43.B206 R4.F43.B178 R4.F43.B164 R4.F43.B150 R4.F43.B136 R4.F43.B118 R4.F43.B104 R4.F43.B90 R4.F43.B76 R4.F43.B48 R4.F43.B34 R4.F43.B20 R4.F43.B6 R4.F42.B255 R4.F42.B241 R4.F42.B227 R4.F42.B213 R4.F42.B185 R4.F42.B171 R4.F42.B157 R4.F42.B143 R4.F42.B125 R4.F42.B111 R4.F42.B97 R4.F42.B83 R4.F42.B55 R4.F42.B41 R4.F42.B27 R4.F42.B13 R4.F42.B248 R4.F42.B234 R4.F42.B220 R4.F42.B206 R4.F42.B178 R4.F42.B164 R4.F42.B150 R4.F42.B136 R4.F42.B118 R4.F42.B104 R4.F42.B90 R4.F42.B76 R4.F42.B48 R4.F42.B34 R4.F42.B20 R4.F42.B6 R4.F41.B255 R4.F41.B241 R4.F41.B227 R4.F41.B213 R4.F41.B185 R4.F41.B171 R4.F41.B157 R4.F41.B143 R4.F41.B125 R4.F41.B111 R4.F41.B97 R4.F41.B83 R4.F41.B55 R4.F41.B41 R4.F41.B27 R4.F41.B13 R4.F41.B248 R4.F41.B234 R4.F41.B220 R4.F41.B206 R4.F41.B178 R4.F41.B164 R4.F41.B150 R4.F41.B136 R4.F41.B118 R4.F41.B104 R4.F41.B90 R4.F41.B76 R4.F41.B48 R4.F41.B34 R4.F41.B20 R4.F41.B6 R4.F40.B255 R4.F40.B241 R4.F40.B227 R4.F40.B213 R4.F40.B185 R4.F40.B171 R4.F40.B157 R4.F40.B143 R4.F40.B125 R4.F40.B111 R4.F40.B97 R4.F40.B83 R4.F40.B55 R4.F40.B41 R4.F40.B27 R4.F40.B13 R4.F40.B248 R4.F40.B234 R4.F40.B220 R4.F40.B206 R4.F40.B178 R4.F40.B164 R4.F40.B150 R4.F40.B136 R4.F40.B118 R4.F40.B104 R4.F40.B90 R4.F40.B76 R4.F40.B48 R4.F40.B34 R4.F40.B20 R4.F40.B6 R4.F39.B249 R4.F39.B235 R4.F39.B221 R4.F39.B207 R4.F39.B179 R4.F39.B165 R4.F39.B151 R4.F39.B137 R4.F39.B119 R4.F39.B105 R4.F39.B91 R4.F39.B77 R4.F39.B49 R4.F39.B35 R4.F39.B21 R4.F39.B7 R4.F39.B242 R4.F39.B228 R4.F39.B214 R4.F39.B200 R4.F39.B172 R4.F39.B158 R4.F39.B144 R4.F39.B130 R4.F39.B112 R4.F39.B98 R4.F39.B84 R4.F39.B70 R4.F39.B42 R4.F39.B28 R4.F39.B14 R4.F39.B0 R4.F38.B249 R4.F38.B235 R4.F38.B221 R4.F38.B207 R4.F38.B179 R4.F38.B165 R4.F38.B151 R4.F38.B137 R4.F38.B119 R4.F38.B105 R4.F38.B91 R4.F38.B77 R4.F38.B49 R4.F38.B35 R4.F38.B21 R4.F38.B7 R4.F38.B242 R4.F38.B228 R4.F38.B214 R4.F38.B200 R4.F38.B172 R4.F38.B158 R4.F38.B144 R4.F38.B130 R4.F38.B112 R4.F38.B98 R4.F38.B84 R4.F38.B70 R4.F38.B42 R4.F38.B28 R4.F38.B14 R4.F38.B0 R4.F37.B249 R4.F37.B235 R4.F37.B221 R4.F37.B207 R4.F37.B179 R4.F37.B165 R4.F37.B151 R4.F37.B137 R4.F37.B119 R4.F37.B105 R4.F37.B91 R4.F37.B77 R4.F37.B49 R4.F37.B35 R4.F37.B21 R4.F37.B7 R4.F37.B242 R4.F37.B228 R4.F37.B214 R4.F37.B200 R4.F37.B172 R4.F37.B158 R4.F37.B144 R4.F37.B130 R4.F37.B112 R4.F37.B98 R4.F37.B84 R4.F37.B70 R4.F37.B42 R4.F37.B28 R4.F37.B14 R4.F37.B0 R4.F36.B249 R4.F36.B235 R4.F36.B221 R4.F36.B207 R4.F36.B179 R4.F36.B165 R4.F36.B151 R4.F36.B137 R4.F36.B119 R4.F36.B105 R4.F36.B91 R4.F36.B77 R4.F36.B49 R4.F36.B35 R4.F36.B21 R4.F36.B7 R4.F36.B242 R4.F36.B228 R4.F36.B214 R4.F36.B200 R4.F36.B172 R4.F36.B158 R4.F36.B144 R4.F36.B130 R4.F36.B112 R4.F36.B98 R4.F36.B84 R4.F36.B70 R4.F36.B42 R4.F36.B28 R4.F36.B14 R4.F36.B0 R4.F39.B250 R4.F39.B236 R4.F39.B222 R4.F39.B208 R4.F39.B180 R4.F39.B166 R4.F39.B152 R4.F39.B138 R4.F39.B120 R4.F39.B106 R4.F39.B92 R4.F39.B78 R4.F39.B50 R4.F39.B36 R4.F39.B22 R4.F39.B8 R4.F39.B243 R4.F39.B229 R4.F39.B215 R4.F39.B201 R4.F39.B173 R4.F39.B159 R4.F39.B145 R4.F39.B131 R4.F39.B113 R4.F39.B99 R4.F39.B85 R4.F39.B71 R4.F39.B43 R4.F39.B29 R4.F39.B15 R4.F39.B1 R4.F38.B250 R4.F38.B236 R4.F38.B222 R4.F38.B208 R4.F38.B180 R4.F38.B166 R4.F38.B152 R4.F38.B138 R4.F38.B120 R4.F38.B106 R4.F38.B92 R4.F38.B78 R4.F38.B50 R4.F38.B36 R4.F38.B22 R4.F38.B8 R4.F38.B243 R4.F38.B229 R4.F38.B215 R4.F38.B201 R4.F38.B173 R4.F38.B159 R4.F38.B145 R4.F38.B131 R4.F38.B113 R4.F38.B99 R4.F38.B85 R4.F38.B71 R4.F38.B43 R4.F38.B29 R4.F38.B15 R4.F38.B1 R4.F37.B250 R4.F37.B236 R4.F37.B222 R4.F37.B208 R4.F37.B180 R4.F37.B166 R4.F37.B152 R4.F37.B138 R4.F37.B120 R4.F37.B106 R4.F37.B92 R4.F37.B78 R4.F37.B50 R4.F37.B36 R4.F37.B22 R4.F37.B8 R4.F37.B243 R4.F37.B229 R4.F37.B215 R4.F37.B201 R4.F37.B173 R4.F37.B159 R4.F37.B145 R4.F37.B131 R4.F37.B113 R4.F37.B99 R4.F37.B85 R4.F37.B71 R4.F37.B43 R4.F37.B29 R4.F37.B15 R4.F37.B1 R4.F36.B250 R4.F36.B236 R4.F36.B222 R4.F36.B208 R4.F36.B180 R4.F36.B166 R4.F36.B152 R4.F36.B138 R4.F36.B120 R4.F36.B106 R4.F36.B92 R4.F36.B78 R4.F36.B50 R4.F36.B36 R4.F36.B22 R4.F36.B8 R4.F36.B243 R4.F36.B229 R4.F36.B215 R4.F36.B201 R4.F36.B173 R4.F36.B159 R4.F36.B145 R4.F36.B131 R4.F36.B113 R4.F36.B99 R4.F36.B85 R4.F36.B71 R4.F36.B43 R4.F36.B29 R4.F36.B15 R4.F36.B1 R4.F39.B251 R4.F39.B237 R4.F39.B223 R4.F39.B209 R4.F39.B181 R4.F39.B167 R4.F39.B153 R4.F39.B139 R4.F39.B121 R4.F39.B107 R4.F39.B93 R4.F39.B79 R4.F39.B51 R4.F39.B37 R4.F39.B23 R4.F39.B9 R4.F39.B244 R4.F39.B230 R4.F39.B216 R4.F39.B202 R4.F39.B174 R4.F39.B160 R4.F39.B146 R4.F39.B132 R4.F39.B114 R4.F39.B100 R4.F39.B86 R4.F39.B72 R4.F39.B44 R4.F39.B30 R4.F39.B16 R4.F39.B2 R4.F38.B251 R4.F38.B237 R4.F38.B223 R4.F38.B209 R4.F38.B181 R4.F38.B167 R4.F38.B153 R4.F38.B139 R4.F38.B121 R4.F38.B107 R4.F38.B93 R4.F38.B79 R4.F38.B51 R4.F38.B37 R4.F38.B23 R4.F38.B9 R4.F38.B244 R4.F38.B230 R4.F38.B216 R4.F38.B202 R4.F38.B174 R4.F38.B160 R4.F38.B146 R4.F38.B132 R4.F38.B114 R4.F38.B100 R4.F38.B86 R4.F38.B72 R4.F38.B44 R4.F38.B30 R4.F38.B16 R4.F38.B2 R4.F37.B251 R4.F37.B237 R4.F37.B223 R4.F37.B209 R4.F37.B181 R4.F37.B167 R4.F37.B153 R4.F37.B139 R4.F37.B121 R4.F37.B107 R4.F37.B93 R4.F37.B79 R4.F37.B51 R4.F37.B37 R4.F37.B23 R4.F37.B9 R4.F37.B244 R4.F37.B230 R4.F37.B216 R4.F37.B202 R4.F37.B174 R4.F37.B160 R4.F37.B146 R4.F37.B132 R4.F37.B114 R4.F37.B100 R4.F37.B86 R4.F37.B72 R4.F37.B44 R4.F37.B30 R4.F37.B16 R4.F37.B2 R4.F36.B251 R4.F36.B237 R4.F36.B223 R4.F36.B209 R4.F36.B181 R4.F36.B167 R4.F36.B153 R4.F36.B139 R4.F36.B121 R4.F36.B107 R4.F36.B93 R4.F36.B79 R4.F36.B51 R4.F36.B37 R4.F36.B23 R4.F36.B9 R4.F36.B244 R4.F36.B230 R4.F36.B216 R4.F36.B202 R4.F36.B174 R4.F36.B160 R4.F36.B146 R4.F36.B132 R4.F36.B114 R4.F36.B100 R4.F36.B86 R4.F36.B72 R4.F36.B44 R4.F36.B30 R4.F36.B16 R4.F36.B2 R4.F39.B252 R4.F39.B238 R4.F39.B224 R4.F39.B210 R4.F39.B182 R4.F39.B168 R4.F39.B154 R4.F39.B140 R4.F39.B122 R4.F39.B108 R4.F39.B94 R4.F39.B80 R4.F39.B52 R4.F39.B38 R4.F39.B24 R4.F39.B10 R4.F39.B245 R4.F39.B231 R4.F39.B217 R4.F39.B203 R4.F39.B175 R4.F39.B161 R4.F39.B147 R4.F39.B133 R4.F39.B115 R4.F39.B101 R4.F39.B87 R4.F39.B73 R4.F39.B45 R4.F39.B31 R4.F39.B17 R4.F39.B3 R4.F38.B252 R4.F38.B238 R4.F38.B224 R4.F38.B210 R4.F38.B182 R4.F38.B168 R4.F38.B154 R4.F38.B140 R4.F38.B122 R4.F38.B108 R4.F38.B94 R4.F38.B80 R4.F38.B52 R4.F38.B38 R4.F38.B24 R4.F38.B10 R4.F38.B245 R4.F38.B231 R4.F38.B217 R4.F38.B203 R4.F38.B175 R4.F38.B161 R4.F38.B147 R4.F38.B133 R4.F38.B115 R4.F38.B101 R4.F38.B87 R4.F38.B73 R4.F38.B45 R4.F38.B31 R4.F38.B17 R4.F38.B3 R4.F37.B252 R4.F37.B238 R4.F37.B224 R4.F37.B210 R4.F37.B182 R4.F37.B168 R4.F37.B154 R4.F37.B140 R4.F37.B122 R4.F37.B108 R4.F37.B94 R4.F37.B80 R4.F37.B52 R4.F37.B38 R4.F37.B24 R4.F37.B10 R4.F37.B245 R4.F37.B231 R4.F37.B217 R4.F37.B203 R4.F37.B175 R4.F37.B161 R4.F37.B147 R4.F37.B133 R4.F37.B115 R4.F37.B101 R4.F37.B87 R4.F37.B73 R4.F37.B45 R4.F37.B31 R4.F37.B17 R4.F37.B3 R4.F36.B252 R4.F36.B238 R4.F36.B224 R4.F36.B210 R4.F36.B182 R4.F36.B168 R4.F36.B154 R4.F36.B140 R4.F36.B122 R4.F36.B108 R4.F36.B94 R4.F36.B80 R4.F36.B52 R4.F36.B38 R4.F36.B24 R4.F36.B10 R4.F36.B245 R4.F36.B231 R4.F36.B217 R4.F36.B203 R4.F36.B175 R4.F36.B161 R4.F36.B147 R4.F36.B133 R4.F36.B115 R4.F36.B101 R4.F36.B87 R4.F36.B73 R4.F36.B45 R4.F36.B31 R4.F36.B17 R4.F36.B3 R4.F39.B253 R4.F39.B239 R4.F39.B225 R4.F39.B211 R4.F39.B183 R4.F39.B169 R4.F39.B155 R4.F39.B141 R4.F39.B123 R4.F39.B109 R4.F39.B95 R4.F39.B81 R4.F39.B53 R4.F39.B39 R4.F39.B25 R4.F39.B11 R4.F39.B246 R4.F39.B232 R4.F39.B218 R4.F39.B204 R4.F39.B176 R4.F39.B162 R4.F39.B148 R4.F39.B134 R4.F39.B116 R4.F39.B102 R4.F39.B88 R4.F39.B74 R4.F39.B46 R4.F39.B32 R4.F39.B18 R4.F39.B4 R4.F38.B253 R4.F38.B239 R4.F38.B225 R4.F38.B211 R4.F38.B183 R4.F38.B169 R4.F38.B155 R4.F38.B141 R4.F38.B123 R4.F38.B109 R4.F38.B95 R4.F38.B81 R4.F38.B53 R4.F38.B39 R4.F38.B25 R4.F38.B11 R4.F38.B246 R4.F38.B232 R4.F38.B218 R4.F38.B204 R4.F38.B176 R4.F38.B162 R4.F38.B148 R4.F38.B134 R4.F38.B116 R4.F38.B102 R4.F38.B88 R4.F38.B74 R4.F38.B46 R4.F38.B32 R4.F38.B18 R4.F38.B4 R4.F37.B253 R4.F37.B239 R4.F37.B225 R4.F37.B211 R4.F37.B183 R4.F37.B169 R4.F37.B155 R4.F37.B141 R4.F37.B123 R4.F37.B109 R4.F37.B95 R4.F37.B81 R4.F37.B53 R4.F37.B39 R4.F37.B25 R4.F37.B11 R4.F37.B246 R4.F37.B232 R4.F37.B218 R4.F37.B204 R4.F37.B176 R4.F37.B162 R4.F37.B148 R4.F37.B134 R4.F37.B116 R4.F37.B102 R4.F37.B88 R4.F37.B74 R4.F37.B46 R4.F37.B32 R4.F37.B18 R4.F37.B4 R4.F36.B253 R4.F36.B239 R4.F36.B225 R4.F36.B211 R4.F36.B183 R4.F36.B169 R4.F36.B155 R4.F36.B141 R4.F36.B123 R4.F36.B109 R4.F36.B95 R4.F36.B81 R4.F36.B53 R4.F36.B39 R4.F36.B25 R4.F36.B11 R4.F36.B246 R4.F36.B232 R4.F36.B218 R4.F36.B204 R4.F36.B176 R4.F36.B162 R4.F36.B148 R4.F36.B134 R4.F36.B116 R4.F36.B102 R4.F36.B88 R4.F36.B74 R4.F36.B46 R4.F36.B32 R4.F36.B18 R4.F36.B4 R4.F39.B254 R4.F39.B240 R4.F39.B226 R4.F39.B212 R4.F39.B184 R4.F39.B170 R4.F39.B156 R4.F39.B142 R4.F39.B124 R4.F39.B110 R4.F39.B96 R4.F39.B82 R4.F39.B54 R4.F39.B40 R4.F39.B26 R4.F39.B12 R4.F39.B247 R4.F39.B233 R4.F39.B219 R4.F39.B205 R4.F39.B177 R4.F39.B163 R4.F39.B149 R4.F39.B135 R4.F39.B117 R4.F39.B103 R4.F39.B89 R4.F39.B75 R4.F39.B47 R4.F39.B33 R4.F39.B19 R4.F39.B5 R4.F38.B254 R4.F38.B240 R4.F38.B226 R4.F38.B212 R4.F38.B184 R4.F38.B170 R4.F38.B156 R4.F38.B142 R4.F38.B124 R4.F38.B110 R4.F38.B96 R4.F38.B82 R4.F38.B54 R4.F38.B40 R4.F38.B26 R4.F38.B12 R4.F38.B247 R4.F38.B233 R4.F38.B219 R4.F38.B205 R4.F38.B177 R4.F38.B163 R4.F38.B149 R4.F38.B135 R4.F38.B117 R4.F38.B103 R4.F38.B89 R4.F38.B75 R4.F38.B47 R4.F38.B33 R4.F38.B19 R4.F38.B5 R4.F37.B254 R4.F37.B240 R4.F37.B226 R4.F37.B212 R4.F37.B184 R4.F37.B170 R4.F37.B156 R4.F37.B142 R4.F37.B124 R4.F37.B110 R4.F37.B96 R4.F37.B82 R4.F37.B54 R4.F37.B40 R4.F37.B26 R4.F37.B12 R4.F37.B247 R4.F37.B233 R4.F37.B219 R4.F37.B205 R4.F37.B177 R4.F37.B163 R4.F37.B149 R4.F37.B135 R4.F37.B117 R4.F37.B103 R4.F37.B89 R4.F37.B75 R4.F37.B47 R4.F37.B33 R4.F37.B19 R4.F37.B5 R4.F36.B254 R4.F36.B240 R4.F36.B226 R4.F36.B212 R4.F36.B184 R4.F36.B170 R4.F36.B156 R4.F36.B142 R4.F36.B124 R4.F36.B110 R4.F36.B96 R4.F36.B82 R4.F36.B54 R4.F36.B40 R4.F36.B26 R4.F36.B12 R4.F36.B247 R4.F36.B233 R4.F36.B219 R4.F36.B205 R4.F36.B177 R4.F36.B163 R4.F36.B149 R4.F36.B135 R4.F36.B117 R4.F36.B103 R4.F36.B89 R4.F36.B75 R4.F36.B47 R4.F36.B33 R4.F36.B19 R4.F36.B5 R4.F39.B255 R4.F39.B241 R4.F39.B227 R4.F39.B213 R4.F39.B185 R4.F39.B171 R4.F39.B157 R4.F39.B143 R4.F39.B125 R4.F39.B111 R4.F39.B97 R4.F39.B83 R4.F39.B55 R4.F39.B41 R4.F39.B27 R4.F39.B13 R4.F39.B248 R4.F39.B234 R4.F39.B220 R4.F39.B206 R4.F39.B178 R4.F39.B164 R4.F39.B150 R4.F39.B136 R4.F39.B118 R4.F39.B104 R4.F39.B90 R4.F39.B76 R4.F39.B48 R4.F39.B34 R4.F39.B20 R4.F39.B6 R4.F38.B255 R4.F38.B241 R4.F38.B227 R4.F38.B213 R4.F38.B185 R4.F38.B171 R4.F38.B157 R4.F38.B143 R4.F38.B125 R4.F38.B111 R4.F38.B97 R4.F38.B83 R4.F38.B55 R4.F38.B41 R4.F38.B27 R4.F38.B13 R4.F38.B248 R4.F38.B234 R4.F38.B220 R4.F38.B206 R4.F38.B178 R4.F38.B164 R4.F38.B150 R4.F38.B136 R4.F38.B118 R4.F38.B104 R4.F38.B90 R4.F38.B76 R4.F38.B48 R4.F38.B34 R4.F38.B20 R4.F38.B6 R4.F37.B255 R4.F37.B241 R4.F37.B227 R4.F37.B213 R4.F37.B185 R4.F37.B171 R4.F37.B157 R4.F37.B143 R4.F37.B125 R4.F37.B111 R4.F37.B97 R4.F37.B83 R4.F37.B55 R4.F37.B41 R4.F37.B27 R4.F37.B13 R4.F37.B248 R4.F37.B234 R4.F37.B220 R4.F37.B206 R4.F37.B178 R4.F37.B164 R4.F37.B150 R4.F37.B136 R4.F37.B118 R4.F37.B104 R4.F37.B90 R4.F37.B76 R4.F37.B48 R4.F37.B34 R4.F37.B20 R4.F37.B6 R4.F36.B255 R4.F36.B241 R4.F36.B227 R4.F36.B213 R4.F36.B185 R4.F36.B171 R4.F36.B157 R4.F36.B143 R4.F36.B125 R4.F36.B111 R4.F36.B97 R4.F36.B83 R4.F36.B55 R4.F36.B41 R4.F36.B27 R4.F36.B13 R4.F36.B248 R4.F36.B234 R4.F36.B220 R4.F36.B206 R4.F36.B178 R4.F36.B164 R4.F36.B150 R4.F36.B136 R4.F36.B118 R4.F36.B104 R4.F36.B90 R4.F36.B76 R4.F36.B48 R4.F36.B34 R4.F36.B20 R4.F36.B6 R4.F35.B249 R4.F35.B235 R4.F35.B221 R4.F35.B207 R4.F35.B179 R4.F35.B165 R4.F35.B151 R4.F35.B137 R4.F35.B119 R4.F35.B105 R4.F35.B91 R4.F35.B77 R4.F35.B49 R4.F35.B35 R4.F35.B21 R4.F35.B7 R4.F35.B242 R4.F35.B228 R4.F35.B214 R4.F35.B200 R4.F35.B172 R4.F35.B158 R4.F35.B144 R4.F35.B130 R4.F35.B112 R4.F35.B98 R4.F35.B84 R4.F35.B70 R4.F35.B42 R4.F35.B28 R4.F35.B14 R4.F35.B0 R4.F34.B249 R4.F34.B235 R4.F34.B221 R4.F34.B207 R4.F34.B179 R4.F34.B165 R4.F34.B151 R4.F34.B137 R4.F34.B119 R4.F34.B105 R4.F34.B91 R4.F34.B77 R4.F34.B49 R4.F34.B35 R4.F34.B21 R4.F34.B7 R4.F34.B242 R4.F34.B228 R4.F34.B214 R4.F34.B200 R4.F34.B172 R4.F34.B158 R4.F34.B144 R4.F34.B130 R4.F34.B112 R4.F34.B98 R4.F34.B84 R4.F34.B70 R4.F34.B42 R4.F34.B28 R4.F34.B14 R4.F34.B0 R4.F33.B249 R4.F33.B235 R4.F33.B221 R4.F33.B207 R4.F33.B179 R4.F33.B165 R4.F33.B151 R4.F33.B137 R4.F33.B119 R4.F33.B105 R4.F33.B91 R4.F33.B77 R4.F33.B49 R4.F33.B35 R4.F33.B21 R4.F33.B7 R4.F33.B242 R4.F33.B228 R4.F33.B214 R4.F33.B200 R4.F33.B172 R4.F33.B158 R4.F33.B144 R4.F33.B130 R4.F33.B112 R4.F33.B98 R4.F33.B84 R4.F33.B70 R4.F33.B42 R4.F33.B28 R4.F33.B14 R4.F33.B0 R4.F32.B249 R4.F32.B235 R4.F32.B221 R4.F32.B207 R4.F32.B179 R4.F32.B165 R4.F32.B151 R4.F32.B137 R4.F32.B119 R4.F32.B105 R4.F32.B91 R4.F32.B77 R4.F32.B49 R4.F32.B35 R4.F32.B21 R4.F32.B7 R4.F32.B242 R4.F32.B228 R4.F32.B214 R4.F32.B200 R4.F32.B172 R4.F32.B158 R4.F32.B144 R4.F32.B130 R4.F32.B112 R4.F32.B98 R4.F32.B84 R4.F32.B70 R4.F32.B42 R4.F32.B28 R4.F32.B14 R4.F32.B0 R4.F35.B250 R4.F35.B236 R4.F35.B222 R4.F35.B208 R4.F35.B180 R4.F35.B166 R4.F35.B152 R4.F35.B138 R4.F35.B120 R4.F35.B106 R4.F35.B92 R4.F35.B78 R4.F35.B50 R4.F35.B36 R4.F35.B22 R4.F35.B8 R4.F35.B243 R4.F35.B229 R4.F35.B215 R4.F35.B201 R4.F35.B173 R4.F35.B159 R4.F35.B145 R4.F35.B131 R4.F35.B113 R4.F35.B99 R4.F35.B85 R4.F35.B71 R4.F35.B43 R4.F35.B29 R4.F35.B15 R4.F35.B1 R4.F34.B250 R4.F34.B236 R4.F34.B222 R4.F34.B208 R4.F34.B180 R4.F34.B166 R4.F34.B152 R4.F34.B138 R4.F34.B120 R4.F34.B106 R4.F34.B92 R4.F34.B78 R4.F34.B50 R4.F34.B36 R4.F34.B22 R4.F34.B8 R4.F34.B243 R4.F34.B229 R4.F34.B215 R4.F34.B201 R4.F34.B173 R4.F34.B159 R4.F34.B145 R4.F34.B131 R4.F34.B113 R4.F34.B99 R4.F34.B85 R4.F34.B71 R4.F34.B43 R4.F34.B29 R4.F34.B15 R4.F34.B1 R4.F33.B250 R4.F33.B236 R4.F33.B222 R4.F33.B208 R4.F33.B180 R4.F33.B166 R4.F33.B152 R4.F33.B138 R4.F33.B120 R4.F33.B106 R4.F33.B92 R4.F33.B78 R4.F33.B50 R4.F33.B36 R4.F33.B22 R4.F33.B8 R4.F33.B243 R4.F33.B229 R4.F33.B215 R4.F33.B201 R4.F33.B173 R4.F33.B159 R4.F33.B145 R4.F33.B131 R4.F33.B113 R4.F33.B99 R4.F33.B85 R4.F33.B71 R4.F33.B43 R4.F33.B29 R4.F33.B15 R4.F33.B1 R4.F32.B250 R4.F32.B236 R4.F32.B222 R4.F32.B208 R4.F32.B180 R4.F32.B166 R4.F32.B152 R4.F32.B138 R4.F32.B120 R4.F32.B106 R4.F32.B92 R4.F32.B78 R4.F32.B50 R4.F32.B36 R4.F32.B22 R4.F32.B8 R4.F32.B243 R4.F32.B229 R4.F32.B215 R4.F32.B201 R4.F32.B173 R4.F32.B159 R4.F32.B145 R4.F32.B131 R4.F32.B113 R4.F32.B99 R4.F32.B85 R4.F32.B71 R4.F32.B43 R4.F32.B29 R4.F32.B15 R4.F32.B1 R4.F35.B251 R4.F35.B237 R4.F35.B223 R4.F35.B209 R4.F35.B181 R4.F35.B167 R4.F35.B153 R4.F35.B139 R4.F35.B121 R4.F35.B107 R4.F35.B93 R4.F35.B79 R4.F35.B51 R4.F35.B37 R4.F35.B23 R4.F35.B9 R4.F35.B244 R4.F35.B230 R4.F35.B216 R4.F35.B202 R4.F35.B174 R4.F35.B160 R4.F35.B146 R4.F35.B132 R4.F35.B114 R4.F35.B100 R4.F35.B86 R4.F35.B72 R4.F35.B44 R4.F35.B30 R4.F35.B16 R4.F35.B2 R4.F34.B251 R4.F34.B237 R4.F34.B223 R4.F34.B209 R4.F34.B181 R4.F34.B167 R4.F34.B153 R4.F34.B139 R4.F34.B121 R4.F34.B107 R4.F34.B93 R4.F34.B79 R4.F34.B51 R4.F34.B37 R4.F34.B23 R4.F34.B9 R4.F34.B244 R4.F34.B230 R4.F34.B216 R4.F34.B202 R4.F34.B174 R4.F34.B160 R4.F34.B146 R4.F34.B132 R4.F34.B114 R4.F34.B100 R4.F34.B86 R4.F34.B72 R4.F34.B44 R4.F34.B30 R4.F34.B16 R4.F34.B2 R4.F33.B251 R4.F33.B237 R4.F33.B223 R4.F33.B209 R4.F33.B181 R4.F33.B167 R4.F33.B153 R4.F33.B139 R4.F33.B121 R4.F33.B107 R4.F33.B93 R4.F33.B79 R4.F33.B51 R4.F33.B37 R4.F33.B23 R4.F33.B9 R4.F33.B244 R4.F33.B230 R4.F33.B216 R4.F33.B202 R4.F33.B174 R4.F33.B160 R4.F33.B146 R4.F33.B132 R4.F33.B114 R4.F33.B100 R4.F33.B86 R4.F33.B72 R4.F33.B44 R4.F33.B30 R4.F33.B16 R4.F33.B2 R4.F32.B251 R4.F32.B237 R4.F32.B223 R4.F32.B209 R4.F32.B181 R4.F32.B167 R4.F32.B153 R4.F32.B139 R4.F32.B121 R4.F32.B107 R4.F32.B93 R4.F32.B79 R4.F32.B51 R4.F32.B37 R4.F32.B23 R4.F32.B9 R4.F32.B244 R4.F32.B230 R4.F32.B216 R4.F32.B202 R4.F32.B174 R4.F32.B160 R4.F32.B146 R4.F32.B132 R4.F32.B114 R4.F32.B100 R4.F32.B86 R4.F32.B72 R4.F32.B44 R4.F32.B30 R4.F32.B16 R4.F32.B2 R4.F35.B252 R4.F35.B238 R4.F35.B224 R4.F35.B210 R4.F35.B182 R4.F35.B168 R4.F35.B154 R4.F35.B140 R4.F35.B122 R4.F35.B108 R4.F35.B94 R4.F35.B80 R4.F35.B52 R4.F35.B38 R4.F35.B24 R4.F35.B10 R4.F35.B245 R4.F35.B231 R4.F35.B217 R4.F35.B203 R4.F35.B175 R4.F35.B161 R4.F35.B147 R4.F35.B133 R4.F35.B115 R4.F35.B101 R4.F35.B87 R4.F35.B73 R4.F35.B45 R4.F35.B31 R4.F35.B17 R4.F35.B3 R4.F34.B252 R4.F34.B238 R4.F34.B224 R4.F34.B210 R4.F34.B182 R4.F34.B168 R4.F34.B154 R4.F34.B140 R4.F34.B122 R4.F34.B108 R4.F34.B94 R4.F34.B80 R4.F34.B52 R4.F34.B38 R4.F34.B24 R4.F34.B10 R4.F34.B245 R4.F34.B231 R4.F34.B217 R4.F34.B203 R4.F34.B175 R4.F34.B161 R4.F34.B147 R4.F34.B133 R4.F34.B115 R4.F34.B101 R4.F34.B87 R4.F34.B73 R4.F34.B45 R4.F34.B31 R4.F34.B17 R4.F34.B3 R4.F33.B252 R4.F33.B238 R4.F33.B224 R4.F33.B210 R4.F33.B182 R4.F33.B168 R4.F33.B154 R4.F33.B140 R4.F33.B122 R4.F33.B108 R4.F33.B94 R4.F33.B80 R4.F33.B52 R4.F33.B38 R4.F33.B24 R4.F33.B10 R4.F33.B245 R4.F33.B231 R4.F33.B217 R4.F33.B203 R4.F33.B175 R4.F33.B161 R4.F33.B147 R4.F33.B133 R4.F33.B115 R4.F33.B101 R4.F33.B87 R4.F33.B73 R4.F33.B45 R4.F33.B31 R4.F33.B17 R4.F33.B3 R4.F32.B252 R4.F32.B238 R4.F32.B224 R4.F32.B210 R4.F32.B182 R4.F32.B168 R4.F32.B154 R4.F32.B140 R4.F32.B122 R4.F32.B108 R4.F32.B94 R4.F32.B80 R4.F32.B52 R4.F32.B38 R4.F32.B24 R4.F32.B10 R4.F32.B245 R4.F32.B231 R4.F32.B217 R4.F32.B203 R4.F32.B175 R4.F32.B161 R4.F32.B147 R4.F32.B133 R4.F32.B115 R4.F32.B101 R4.F32.B87 R4.F32.B73 R4.F32.B45 R4.F32.B31 R4.F32.B17 R4.F32.B3 R4.F35.B253 R4.F35.B239 R4.F35.B225 R4.F35.B211 R4.F35.B183 R4.F35.B169 R4.F35.B155 R4.F35.B141 R4.F35.B123 R4.F35.B109 R4.F35.B95 R4.F35.B81 R4.F35.B53 R4.F35.B39 R4.F35.B25 R4.F35.B11 R4.F35.B246 R4.F35.B232 R4.F35.B218 R4.F35.B204 R4.F35.B176 R4.F35.B162 R4.F35.B148 R4.F35.B134 R4.F35.B116 R4.F35.B102 R4.F35.B88 R4.F35.B74 R4.F35.B46 R4.F35.B32 R4.F35.B18 R4.F35.B4 R4.F34.B253 R4.F34.B239 R4.F34.B225 R4.F34.B211 R4.F34.B183 R4.F34.B169 R4.F34.B155 R4.F34.B141 R4.F34.B123 R4.F34.B109 R4.F34.B95 R4.F34.B81 R4.F34.B53 R4.F34.B39 R4.F34.B25 R4.F34.B11 R4.F34.B246 R4.F34.B232 R4.F34.B218 R4.F34.B204 R4.F34.B176 R4.F34.B162 R4.F34.B148 R4.F34.B134 R4.F34.B116 R4.F34.B102 R4.F34.B88 R4.F34.B74 R4.F34.B46 R4.F34.B32 R4.F34.B18 R4.F34.B4 R4.F33.B253 R4.F33.B239 R4.F33.B225 R4.F33.B211 R4.F33.B183 R4.F33.B169 R4.F33.B155 R4.F33.B141 R4.F33.B123 R4.F33.B109 R4.F33.B95 R4.F33.B81 R4.F33.B53 R4.F33.B39 R4.F33.B25 R4.F33.B11 R4.F33.B246 R4.F33.B232 R4.F33.B218 R4.F33.B204 R4.F33.B176 R4.F33.B162 R4.F33.B148 R4.F33.B134 R4.F33.B116 R4.F33.B102 R4.F33.B88 R4.F33.B74 R4.F33.B46 R4.F33.B32 R4.F33.B18 R4.F33.B4 R4.F32.B253 R4.F32.B239 R4.F32.B225 R4.F32.B211 R4.F32.B183 R4.F32.B169 R4.F32.B155 R4.F32.B141 R4.F32.B123 R4.F32.B109 R4.F32.B95 R4.F32.B81 R4.F32.B53 R4.F32.B39 R4.F32.B25 R4.F32.B11 R4.F32.B246 R4.F32.B232 R4.F32.B218 R4.F32.B204 R4.F32.B176 R4.F32.B162 R4.F32.B148 R4.F32.B134 R4.F32.B116 R4.F32.B102 R4.F32.B88 R4.F32.B74 R4.F32.B46 R4.F32.B32 R4.F32.B18 R4.F32.B4 R4.F35.B254 R4.F35.B240 R4.F35.B226 R4.F35.B212 R4.F35.B184 R4.F35.B170 R4.F35.B156 R4.F35.B142 R4.F35.B124 R4.F35.B110 R4.F35.B96 R4.F35.B82 R4.F35.B54 R4.F35.B40 R4.F35.B26 R4.F35.B12 R4.F35.B247 R4.F35.B233 R4.F35.B219 R4.F35.B205 R4.F35.B177 R4.F35.B163 R4.F35.B149 R4.F35.B135 R4.F35.B117 R4.F35.B103 R4.F35.B89 R4.F35.B75 R4.F35.B47 R4.F35.B33 R4.F35.B19 R4.F35.B5 R4.F34.B254 R4.F34.B240 R4.F34.B226 R4.F34.B212 R4.F34.B184 R4.F34.B170 R4.F34.B156 R4.F34.B142 R4.F34.B124 R4.F34.B110 R4.F34.B96 R4.F34.B82 R4.F34.B54 R4.F34.B40 R4.F34.B26 R4.F34.B12 R4.F34.B247 R4.F34.B233 R4.F34.B219 R4.F34.B205 R4.F34.B177 R4.F34.B163 R4.F34.B149 R4.F34.B135 R4.F34.B117 R4.F34.B103 R4.F34.B89 R4.F34.B75 R4.F34.B47 R4.F34.B33 R4.F34.B19 R4.F34.B5 R4.F33.B254 R4.F33.B240 R4.F33.B226 R4.F33.B212 R4.F33.B184 R4.F33.B170 R4.F33.B156 R4.F33.B142 R4.F33.B124 R4.F33.B110 R4.F33.B96 R4.F33.B82 R4.F33.B54 R4.F33.B40 R4.F33.B26 R4.F33.B12 R4.F33.B247 R4.F33.B233 R4.F33.B219 R4.F33.B205 R4.F33.B177 R4.F33.B163 R4.F33.B149 R4.F33.B135 R4.F33.B117 R4.F33.B103 R4.F33.B89 R4.F33.B75 R4.F33.B47 R4.F33.B33 R4.F33.B19 R4.F33.B5 R4.F32.B254 R4.F32.B240 R4.F32.B226 R4.F32.B212 R4.F32.B184 R4.F32.B170 R4.F32.B156 R4.F32.B142 R4.F32.B124 R4.F32.B110 R4.F32.B96 R4.F32.B82 R4.F32.B54 R4.F32.B40 R4.F32.B26 R4.F32.B12 R4.F32.B247 R4.F32.B233 R4.F32.B219 R4.F32.B205 R4.F32.B177 R4.F32.B163 R4.F32.B149 R4.F32.B135 R4.F32.B117 R4.F32.B103 R4.F32.B89 R4.F32.B75 R4.F32.B47 R4.F32.B33 R4.F32.B19 R4.F32.B5 R4.F35.B255 R4.F35.B241 R4.F35.B227 R4.F35.B213 R4.F35.B185 R4.F35.B171 R4.F35.B157 R4.F35.B143 R4.F35.B125 R4.F35.B111 R4.F35.B97 R4.F35.B83 R4.F35.B55 R4.F35.B41 R4.F35.B27 R4.F35.B13 R4.F35.B248 R4.F35.B234 R4.F35.B220 R4.F35.B206 R4.F35.B178 R4.F35.B164 R4.F35.B150 R4.F35.B136 R4.F35.B118 R4.F35.B104 R4.F35.B90 R4.F35.B76 R4.F35.B48 R4.F35.B34 R4.F35.B20 R4.F35.B6 R4.F34.B255 R4.F34.B241 R4.F34.B227 R4.F34.B213 R4.F34.B185 R4.F34.B171 R4.F34.B157 R4.F34.B143 R4.F34.B125 R4.F34.B111 R4.F34.B97 R4.F34.B83 R4.F34.B55 R4.F34.B41 R4.F34.B27 R4.F34.B13 R4.F34.B248 R4.F34.B234 R4.F34.B220 R4.F34.B206 R4.F34.B178 R4.F34.B164 R4.F34.B150 R4.F34.B136 R4.F34.B118 R4.F34.B104 R4.F34.B90 R4.F34.B76 R4.F34.B48 R4.F34.B34 R4.F34.B20 R4.F34.B6 R4.F33.B255 R4.F33.B241 R4.F33.B227 R4.F33.B213 R4.F33.B185 R4.F33.B171 R4.F33.B157 R4.F33.B143 R4.F33.B125 R4.F33.B111 R4.F33.B97 R4.F33.B83 R4.F33.B55 R4.F33.B41 R4.F33.B27 R4.F33.B13 R4.F33.B248 R4.F33.B234 R4.F33.B220 R4.F33.B206 R4.F33.B178 R4.F33.B164 R4.F33.B150 R4.F33.B136 R4.F33.B118 R4.F33.B104 R4.F33.B90 R4.F33.B76 R4.F33.B48 R4.F33.B34 R4.F33.B20 R4.F33.B6 R4.F32.B255 R4.F32.B241 R4.F32.B227 R4.F32.B213 R4.F32.B185 R4.F32.B171 R4.F32.B157 R4.F32.B143 R4.F32.B125 R4.F32.B111 R4.F32.B97 R4.F32.B83 R4.F32.B55 R4.F32.B41 R4.F32.B27 R4.F32.B13 R4.F32.B248 R4.F32.B234 R4.F32.B220 R4.F32.B206 R4.F32.B178 R4.F32.B164 R4.F32.B150 R4.F32.B136 R4.F32.B118 R4.F32.B104 R4.F32.B90 R4.F32.B76 R4.F32.B48 R4.F32.B34 R4.F32.B20 R4.F32.B6 R4.F31.B249 R4.F31.B235 R4.F31.B221 R4.F31.B207 R4.F31.B179 R4.F31.B165 R4.F31.B151 R4.F31.B137 R4.F31.B119 R4.F31.B105 R4.F31.B91 R4.F31.B77 R4.F31.B49 R4.F31.B35 R4.F31.B21 R4.F31.B7 R4.F31.B242 R4.F31.B228 R4.F31.B214 R4.F31.B200 R4.F31.B172 R4.F31.B158 R4.F31.B144 R4.F31.B130 R4.F31.B112 R4.F31.B98 R4.F31.B84 R4.F31.B70 R4.F31.B42 R4.F31.B28 R4.F31.B14 R4.F31.B0 R4.F30.B249 R4.F30.B235 R4.F30.B221 R4.F30.B207 R4.F30.B179 R4.F30.B165 R4.F30.B151 R4.F30.B137 R4.F30.B119 R4.F30.B105 R4.F30.B91 R4.F30.B77 R4.F30.B49 R4.F30.B35 R4.F30.B21 R4.F30.B7 R4.F30.B242 R4.F30.B228 R4.F30.B214 R4.F30.B200 R4.F30.B172 R4.F30.B158 R4.F30.B144 R4.F30.B130 R4.F30.B112 R4.F30.B98 R4.F30.B84 R4.F30.B70 R4.F30.B42 R4.F30.B28 R4.F30.B14 R4.F30.B0 R4.F29.B249 R4.F29.B235 R4.F29.B221 R4.F29.B207 R4.F29.B179 R4.F29.B165 R4.F29.B151 R4.F29.B137 R4.F29.B119 R4.F29.B105 R4.F29.B91 R4.F29.B77 R4.F29.B49 R4.F29.B35 R4.F29.B21 R4.F29.B7 R4.F29.B242 R4.F29.B228 R4.F29.B214 R4.F29.B200 R4.F29.B172 R4.F29.B158 R4.F29.B144 R4.F29.B130 R4.F29.B112 R4.F29.B98 R4.F29.B84 R4.F29.B70 R4.F29.B42 R4.F29.B28 R4.F29.B14 R4.F29.B0 R4.F28.B249 R4.F28.B235 R4.F28.B221 R4.F28.B207 R4.F28.B179 R4.F28.B165 R4.F28.B151 R4.F28.B137 R4.F28.B119 R4.F28.B105 R4.F28.B91 R4.F28.B77 R4.F28.B49 R4.F28.B35 R4.F28.B21 R4.F28.B7 R4.F28.B242 R4.F28.B228 R4.F28.B214 R4.F28.B200 R4.F28.B172 R4.F28.B158 R4.F28.B144 R4.F28.B130 R4.F28.B112 R4.F28.B98 R4.F28.B84 R4.F28.B70 R4.F28.B42 R4.F28.B28 R4.F28.B14 R4.F28.B0 R4.F31.B250 R4.F31.B236 R4.F31.B222 R4.F31.B208 R4.F31.B180 R4.F31.B166 R4.F31.B152 R4.F31.B138 R4.F31.B120 R4.F31.B106 R4.F31.B92 R4.F31.B78 R4.F31.B50 R4.F31.B36 R4.F31.B22 R4.F31.B8 R4.F31.B243 R4.F31.B229 R4.F31.B215 R4.F31.B201 R4.F31.B173 R4.F31.B159 R4.F31.B145 R4.F31.B131 R4.F31.B113 R4.F31.B99 R4.F31.B85 R4.F31.B71 R4.F31.B43 R4.F31.B29 R4.F31.B15 R4.F31.B1 R4.F30.B250 R4.F30.B236 R4.F30.B222 R4.F30.B208 R4.F30.B180 R4.F30.B166 R4.F30.B152 R4.F30.B138 R4.F30.B120 R4.F30.B106 R4.F30.B92 R4.F30.B78 R4.F30.B50 R4.F30.B36 R4.F30.B22 R4.F30.B8 R4.F30.B243 R4.F30.B229 R4.F30.B215 R4.F30.B201 R4.F30.B173 R4.F30.B159 R4.F30.B145 R4.F30.B131 R4.F30.B113 R4.F30.B99 R4.F30.B85 R4.F30.B71 R4.F30.B43 R4.F30.B29 R4.F30.B15 R4.F30.B1 R4.F29.B250 R4.F29.B236 R4.F29.B222 R4.F29.B208 R4.F29.B180 R4.F29.B166 R4.F29.B152 R4.F29.B138 R4.F29.B120 R4.F29.B106 R4.F29.B92 R4.F29.B78 R4.F29.B50 R4.F29.B36 R4.F29.B22 R4.F29.B8 R4.F29.B243 R4.F29.B229 R4.F29.B215 R4.F29.B201 R4.F29.B173 R4.F29.B159 R4.F29.B145 R4.F29.B131 R4.F29.B113 R4.F29.B99 R4.F29.B85 R4.F29.B71 R4.F29.B43 R4.F29.B29 R4.F29.B15 R4.F29.B1 R4.F28.B250 R4.F28.B236 R4.F28.B222 R4.F28.B208 R4.F28.B180 R4.F28.B166 R4.F28.B152 R4.F28.B138 R4.F28.B120 R4.F28.B106 R4.F28.B92 R4.F28.B78 R4.F28.B50 R4.F28.B36 R4.F28.B22 R4.F28.B8 R4.F28.B243 R4.F28.B229 R4.F28.B215 R4.F28.B201 R4.F28.B173 R4.F28.B159 R4.F28.B145 R4.F28.B131 R4.F28.B113 R4.F28.B99 R4.F28.B85 R4.F28.B71 R4.F28.B43 R4.F28.B29 R4.F28.B15 R4.F28.B1 R4.F31.B251 R4.F31.B237 R4.F31.B223 R4.F31.B209 R4.F31.B181 R4.F31.B167 R4.F31.B153 R4.F31.B139 R4.F31.B121 R4.F31.B107 R4.F31.B93 R4.F31.B79 R4.F31.B51 R4.F31.B37 R4.F31.B23 R4.F31.B9 R4.F31.B244 R4.F31.B230 R4.F31.B216 R4.F31.B202 R4.F31.B174 R4.F31.B160 R4.F31.B146 R4.F31.B132 R4.F31.B114 R4.F31.B100 R4.F31.B86 R4.F31.B72 R4.F31.B44 R4.F31.B30 R4.F31.B16 R4.F31.B2 R4.F30.B251 R4.F30.B237 R4.F30.B223 R4.F30.B209 R4.F30.B181 R4.F30.B167 R4.F30.B153 R4.F30.B139 R4.F30.B121 R4.F30.B107 R4.F30.B93 R4.F30.B79 R4.F30.B51 R4.F30.B37 R4.F30.B23 R4.F30.B9 R4.F30.B244 R4.F30.B230 R4.F30.B216 R4.F30.B202 R4.F30.B174 R4.F30.B160 R4.F30.B146 R4.F30.B132 R4.F30.B114 R4.F30.B100 R4.F30.B86 R4.F30.B72 R4.F30.B44 R4.F30.B30 R4.F30.B16 R4.F30.B2 R4.F29.B251 R4.F29.B237 R4.F29.B223 R4.F29.B209 R4.F29.B181 R4.F29.B167 R4.F29.B153 R4.F29.B139 R4.F29.B121 R4.F29.B107 R4.F29.B93 R4.F29.B79 R4.F29.B51 R4.F29.B37 R4.F29.B23 R4.F29.B9 R4.F29.B244 R4.F29.B230 R4.F29.B216 R4.F29.B202 R4.F29.B174 R4.F29.B160 R4.F29.B146 R4.F29.B132 R4.F29.B114 R4.F29.B100 R4.F29.B86 R4.F29.B72 R4.F29.B44 R4.F29.B30 R4.F29.B16 R4.F29.B2 R4.F28.B251 R4.F28.B237 R4.F28.B223 R4.F28.B209 R4.F28.B181 R4.F28.B167 R4.F28.B153 R4.F28.B139 R4.F28.B121 R4.F28.B107 R4.F28.B93 R4.F28.B79 R4.F28.B51 R4.F28.B37 R4.F28.B23 R4.F28.B9 R4.F28.B244 R4.F28.B230 R4.F28.B216 R4.F28.B202 R4.F28.B174 R4.F28.B160 R4.F28.B146 R4.F28.B132 R4.F28.B114 R4.F28.B100 R4.F28.B86 R4.F28.B72 R4.F28.B44 R4.F28.B30 R4.F28.B16 R4.F28.B2 R4.F31.B252 R4.F31.B238 R4.F31.B224 R4.F31.B210 R4.F31.B182 R4.F31.B168 R4.F31.B154 R4.F31.B140 R4.F31.B122 R4.F31.B108 R4.F31.B94 R4.F31.B80 R4.F31.B52 R4.F31.B38 R4.F31.B24 R4.F31.B10 R4.F31.B245 R4.F31.B231 R4.F31.B217 R4.F31.B203 R4.F31.B175 R4.F31.B161 R4.F31.B147 R4.F31.B133 R4.F31.B115 R4.F31.B101 R4.F31.B87 R4.F31.B73 R4.F31.B45 R4.F31.B31 R4.F31.B17 R4.F31.B3 R4.F30.B252 R4.F30.B238 R4.F30.B224 R4.F30.B210 R4.F30.B182 R4.F30.B168 R4.F30.B154 R4.F30.B140 R4.F30.B122 R4.F30.B108 R4.F30.B94 R4.F30.B80 R4.F30.B52 R4.F30.B38 R4.F30.B24 R4.F30.B10 R4.F30.B245 R4.F30.B231 R4.F30.B217 R4.F30.B203 R4.F30.B175 R4.F30.B161 R4.F30.B147 R4.F30.B133 R4.F30.B115 R4.F30.B101 R4.F30.B87 R4.F30.B73 R4.F30.B45 R4.F30.B31 R4.F30.B17 R4.F30.B3 R4.F29.B252 R4.F29.B238 R4.F29.B224 R4.F29.B210 R4.F29.B182 R4.F29.B168 R4.F29.B154 R4.F29.B140 R4.F29.B122 R4.F29.B108 R4.F29.B94 R4.F29.B80 R4.F29.B52 R4.F29.B38 R4.F29.B24 R4.F29.B10 R4.F29.B245 R4.F29.B231 R4.F29.B217 R4.F29.B203 R4.F29.B175 R4.F29.B161 R4.F29.B147 R4.F29.B133 R4.F29.B115 R4.F29.B101 R4.F29.B87 R4.F29.B73 R4.F29.B45 R4.F29.B31 R4.F29.B17 R4.F29.B3 R4.F28.B252 R4.F28.B238 R4.F28.B224 R4.F28.B210 R4.F28.B182 R4.F28.B168 R4.F28.B154 R4.F28.B140 R4.F28.B122 R4.F28.B108 R4.F28.B94 R4.F28.B80 R4.F28.B52 R4.F28.B38 R4.F28.B24 R4.F28.B10 R4.F28.B245 R4.F28.B231 R4.F28.B217 R4.F28.B203 R4.F28.B175 R4.F28.B161 R4.F28.B147 R4.F28.B133 R4.F28.B115 R4.F28.B101 R4.F28.B87 R4.F28.B73 R4.F28.B45 R4.F28.B31 R4.F28.B17 R4.F28.B3 R4.F31.B253 R4.F31.B239 R4.F31.B225 R4.F31.B211 R4.F31.B183 R4.F31.B169 R4.F31.B155 R4.F31.B141 R4.F31.B123 R4.F31.B109 R4.F31.B95 R4.F31.B81 R4.F31.B53 R4.F31.B39 R4.F31.B25 R4.F31.B11 R4.F31.B246 R4.F31.B232 R4.F31.B218 R4.F31.B204 R4.F31.B176 R4.F31.B162 R4.F31.B148 R4.F31.B134 R4.F31.B116 R4.F31.B102 R4.F31.B88 R4.F31.B74 R4.F31.B46 R4.F31.B32 R4.F31.B18 R4.F31.B4 R4.F30.B253 R4.F30.B239 R4.F30.B225 R4.F30.B211 R4.F30.B183 R4.F30.B169 R4.F30.B155 R4.F30.B141 R4.F30.B123 R4.F30.B109 R4.F30.B95 R4.F30.B81 R4.F30.B53 R4.F30.B39 R4.F30.B25 R4.F30.B11 R4.F30.B246 R4.F30.B232 R4.F30.B218 R4.F30.B204 R4.F30.B176 R4.F30.B162 R4.F30.B148 R4.F30.B134 R4.F30.B116 R4.F30.B102 R4.F30.B88 R4.F30.B74 R4.F30.B46 R4.F30.B32 R4.F30.B18 R4.F30.B4 R4.F29.B253 R4.F29.B239 R4.F29.B225 R4.F29.B211 R4.F29.B183 R4.F29.B169 R4.F29.B155 R4.F29.B141 R4.F29.B123 R4.F29.B109 R4.F29.B95 R4.F29.B81 R4.F29.B53 R4.F29.B39 R4.F29.B25 R4.F29.B11 R4.F29.B246 R4.F29.B232 R4.F29.B218 R4.F29.B204 R4.F29.B176 R4.F29.B162 R4.F29.B148 R4.F29.B134 R4.F29.B116 R4.F29.B102 R4.F29.B88 R4.F29.B74 R4.F29.B46 R4.F29.B32 R4.F29.B18 R4.F29.B4 R4.F28.B253 R4.F28.B239 R4.F28.B225 R4.F28.B211 R4.F28.B183 R4.F28.B169 R4.F28.B155 R4.F28.B141 R4.F28.B123 R4.F28.B109 R4.F28.B95 R4.F28.B81 R4.F28.B53 R4.F28.B39 R4.F28.B25 R4.F28.B11 R4.F28.B246 R4.F28.B232 R4.F28.B218 R4.F28.B204 R4.F28.B176 R4.F28.B162 R4.F28.B148 R4.F28.B134 R4.F28.B116 R4.F28.B102 R4.F28.B88 R4.F28.B74 R4.F28.B46 R4.F28.B32 R4.F28.B18 R4.F28.B4 R4.F31.B254 R4.F31.B240 R4.F31.B226 R4.F31.B212 R4.F31.B184 R4.F31.B170 R4.F31.B156 R4.F31.B142 R4.F31.B124 R4.F31.B110 R4.F31.B96 R4.F31.B82 R4.F31.B54 R4.F31.B40 R4.F31.B26 R4.F31.B12 R4.F31.B247 R4.F31.B233 R4.F31.B219 R4.F31.B205 R4.F31.B177 R4.F31.B163 R4.F31.B149 R4.F31.B135 R4.F31.B117 R4.F31.B103 R4.F31.B89 R4.F31.B75 R4.F31.B47 R4.F31.B33 R4.F31.B19 R4.F31.B5 R4.F30.B254 R4.F30.B240 R4.F30.B226 R4.F30.B212 R4.F30.B184 R4.F30.B170 R4.F30.B156 R4.F30.B142 R4.F30.B124 R4.F30.B110 R4.F30.B96 R4.F30.B82 R4.F30.B54 R4.F30.B40 R4.F30.B26 R4.F30.B12 R4.F30.B247 R4.F30.B233 R4.F30.B219 R4.F30.B205 R4.F30.B177 R4.F30.B163 R4.F30.B149 R4.F30.B135 R4.F30.B117 R4.F30.B103 R4.F30.B89 R4.F30.B75 R4.F30.B47 R4.F30.B33 R4.F30.B19 R4.F30.B5 R4.F29.B254 R4.F29.B240 R4.F29.B226 R4.F29.B212 R4.F29.B184 R4.F29.B170 R4.F29.B156 R4.F29.B142 R4.F29.B124 R4.F29.B110 R4.F29.B96 R4.F29.B82 R4.F29.B54 R4.F29.B40 R4.F29.B26 R4.F29.B12 R4.F29.B247 R4.F29.B233 R4.F29.B219 R4.F29.B205 R4.F29.B177 R4.F29.B163 R4.F29.B149 R4.F29.B135 R4.F29.B117 R4.F29.B103 R4.F29.B89 R4.F29.B75 R4.F29.B47 R4.F29.B33 R4.F29.B19 R4.F29.B5 R4.F28.B254 R4.F28.B240 R4.F28.B226 R4.F28.B212 R4.F28.B184 R4.F28.B170 R4.F28.B156 R4.F28.B142 R4.F28.B124 R4.F28.B110 R4.F28.B96 R4.F28.B82 R4.F28.B54 R4.F28.B40 R4.F28.B26 R4.F28.B12 R4.F28.B247 R4.F28.B233 R4.F28.B219 R4.F28.B205 R4.F28.B177 R4.F28.B163 R4.F28.B149 R4.F28.B135 R4.F28.B117 R4.F28.B103 R4.F28.B89 R4.F28.B75 R4.F28.B47 R4.F28.B33 R4.F28.B19 R4.F28.B5 R4.F31.B255 R4.F31.B241 R4.F31.B227 R4.F31.B213 R4.F31.B185 R4.F31.B171 R4.F31.B157 R4.F31.B143 R4.F31.B125 R4.F31.B111 R4.F31.B97 R4.F31.B83 R4.F31.B55 R4.F31.B41 R4.F31.B27 R4.F31.B13 R4.F31.B248 R4.F31.B234 R4.F31.B220 R4.F31.B206 R4.F31.B178 R4.F31.B164 R4.F31.B150 R4.F31.B136 R4.F31.B118 R4.F31.B104 R4.F31.B90 R4.F31.B76 R4.F31.B48 R4.F31.B34 R4.F31.B20 R4.F31.B6 R4.F30.B255 R4.F30.B241 R4.F30.B227 R4.F30.B213 R4.F30.B185 R4.F30.B171 R4.F30.B157 R4.F30.B143 R4.F30.B125 R4.F30.B111 R4.F30.B97 R4.F30.B83 R4.F30.B55 R4.F30.B41 R4.F30.B27 R4.F30.B13 R4.F30.B248 R4.F30.B234 R4.F30.B220 R4.F30.B206 R4.F30.B178 R4.F30.B164 R4.F30.B150 R4.F30.B136 R4.F30.B118 R4.F30.B104 R4.F30.B90 R4.F30.B76 R4.F30.B48 R4.F30.B34 R4.F30.B20 R4.F30.B6 R4.F29.B255 R4.F29.B241 R4.F29.B227 R4.F29.B213 R4.F29.B185 R4.F29.B171 R4.F29.B157 R4.F29.B143 R4.F29.B125 R4.F29.B111 R4.F29.B97 R4.F29.B83 R4.F29.B55 R4.F29.B41 R4.F29.B27 R4.F29.B13 R4.F29.B248 R4.F29.B234 R4.F29.B220 R4.F29.B206 R4.F29.B178 R4.F29.B164 R4.F29.B150 R4.F29.B136 R4.F29.B118 R4.F29.B104 R4.F29.B90 R4.F29.B76 R4.F29.B48 R4.F29.B34 R4.F29.B20 R4.F29.B6 R4.F28.B255 R4.F28.B241 R4.F28.B227 R4.F28.B213 R4.F28.B185 R4.F28.B171 R4.F28.B157 R4.F28.B143 R4.F28.B125 R4.F28.B111 R4.F28.B97 R4.F28.B83 R4.F28.B55 R4.F28.B41 R4.F28.B27 R4.F28.B13 R4.F28.B248 R4.F28.B234 R4.F28.B220 R4.F28.B206 R4.F28.B178 R4.F28.B164 R4.F28.B150 R4.F28.B136 R4.F28.B118 R4.F28.B104 R4.F28.B90 R4.F28.B76 R4.F28.B48 R4.F28.B34 R4.F28.B20 R4.F28.B6 R4.F27.B249 R4.F27.B235 R4.F27.B221 R4.F27.B207 R4.F27.B179 R4.F27.B165 R4.F27.B151 R4.F27.B137 R4.F27.B119 R4.F27.B105 R4.F27.B91 R4.F27.B77 R4.F27.B49 R4.F27.B35 R4.F27.B21 R4.F27.B7 R4.F27.B242 R4.F27.B228 R4.F27.B214 R4.F27.B200 R4.F27.B172 R4.F27.B158 R4.F27.B144 R4.F27.B130 R4.F27.B112 R4.F27.B98 R4.F27.B84 R4.F27.B70 R4.F27.B42 R4.F27.B28 R4.F27.B14 R4.F27.B0 R4.F26.B249 R4.F26.B235 R4.F26.B221 R4.F26.B207 R4.F26.B179 R4.F26.B165 R4.F26.B151 R4.F26.B137 R4.F26.B119 R4.F26.B105 R4.F26.B91 R4.F26.B77 R4.F26.B49 R4.F26.B35 R4.F26.B21 R4.F26.B7 R4.F26.B242 R4.F26.B228 R4.F26.B214 R4.F26.B200 R4.F26.B172 R4.F26.B158 R4.F26.B144 R4.F26.B130 R4.F26.B112 R4.F26.B98 R4.F26.B84 R4.F26.B70 R4.F26.B42 R4.F26.B28 R4.F26.B14 R4.F26.B0 R4.F25.B249 R4.F25.B235 R4.F25.B221 R4.F25.B207 R4.F25.B179 R4.F25.B165 R4.F25.B151 R4.F25.B137 R4.F25.B119 R4.F25.B105 R4.F25.B91 R4.F25.B77 R4.F25.B49 R4.F25.B35 R4.F25.B21 R4.F25.B7 R4.F25.B242 R4.F25.B228 R4.F25.B214 R4.F25.B200 R4.F25.B172 R4.F25.B158 R4.F25.B144 R4.F25.B130 R4.F25.B112 R4.F25.B98 R4.F25.B84 R4.F25.B70 R4.F25.B42 R4.F25.B28 R4.F25.B14 R4.F25.B0 R4.F24.B249 R4.F24.B235 R4.F24.B221 R4.F24.B207 R4.F24.B179 R4.F24.B165 R4.F24.B151 R4.F24.B137 R4.F24.B119 R4.F24.B105 R4.F24.B91 R4.F24.B77 R4.F24.B49 R4.F24.B35 R4.F24.B21 R4.F24.B7 R4.F24.B242 R4.F24.B228 R4.F24.B214 R4.F24.B200 R4.F24.B172 R4.F24.B158 R4.F24.B144 R4.F24.B130 R4.F24.B112 R4.F24.B98 R4.F24.B84 R4.F24.B70 R4.F24.B42 R4.F24.B28 R4.F24.B14 R4.F24.B0 R4.F27.B250 R4.F27.B236 R4.F27.B222 R4.F27.B208 R4.F27.B180 R4.F27.B166 R4.F27.B152 R4.F27.B138 R4.F27.B120 R4.F27.B106 R4.F27.B92 R4.F27.B78 R4.F27.B50 R4.F27.B36 R4.F27.B22 R4.F27.B8 R4.F27.B243 R4.F27.B229 R4.F27.B215 R4.F27.B201 R4.F27.B173 R4.F27.B159 R4.F27.B145 R4.F27.B131 R4.F27.B113 R4.F27.B99 R4.F27.B85 R4.F27.B71 R4.F27.B43 R4.F27.B29 R4.F27.B15 R4.F27.B1 R4.F26.B250 R4.F26.B236 R4.F26.B222 R4.F26.B208 R4.F26.B180 R4.F26.B166 R4.F26.B152 R4.F26.B138 R4.F26.B120 R4.F26.B106 R4.F26.B92 R4.F26.B78 R4.F26.B50 R4.F26.B36 R4.F26.B22 R4.F26.B8 R4.F26.B243 R4.F26.B229 R4.F26.B215 R4.F26.B201 R4.F26.B173 R4.F26.B159 R4.F26.B145 R4.F26.B131 R4.F26.B113 R4.F26.B99 R4.F26.B85 R4.F26.B71 R4.F26.B43 R4.F26.B29 R4.F26.B15 R4.F26.B1 R4.F25.B250 R4.F25.B236 R4.F25.B222 R4.F25.B208 R4.F25.B180 R4.F25.B166 R4.F25.B152 R4.F25.B138 R4.F25.B120 R4.F25.B106 R4.F25.B92 R4.F25.B78 R4.F25.B50 R4.F25.B36 R4.F25.B22 R4.F25.B8 R4.F25.B243 R4.F25.B229 R4.F25.B215 R4.F25.B201 R4.F25.B173 R4.F25.B159 R4.F25.B145 R4.F25.B131 R4.F25.B113 R4.F25.B99 R4.F25.B85 R4.F25.B71 R4.F25.B43 R4.F25.B29 R4.F25.B15 R4.F25.B1 R4.F24.B250 R4.F24.B236 R4.F24.B222 R4.F24.B208 R4.F24.B180 R4.F24.B166 R4.F24.B152 R4.F24.B138 R4.F24.B120 R4.F24.B106 R4.F24.B92 R4.F24.B78 R4.F24.B50 R4.F24.B36 R4.F24.B22 R4.F24.B8 R4.F24.B243 R4.F24.B229 R4.F24.B215 R4.F24.B201 R4.F24.B173 R4.F24.B159 R4.F24.B145 R4.F24.B131 R4.F24.B113 R4.F24.B99 R4.F24.B85 R4.F24.B71 R4.F24.B43 R4.F24.B29 R4.F24.B15 R4.F24.B1 R4.F27.B251 R4.F27.B237 R4.F27.B223 R4.F27.B209 R4.F27.B181 R4.F27.B167 R4.F27.B153 R4.F27.B139 R4.F27.B121 R4.F27.B107 R4.F27.B93 R4.F27.B79 R4.F27.B51 R4.F27.B37 R4.F27.B23 R4.F27.B9 R4.F27.B244 R4.F27.B230 R4.F27.B216 R4.F27.B202 R4.F27.B174 R4.F27.B160 R4.F27.B146 R4.F27.B132 R4.F27.B114 R4.F27.B100 R4.F27.B86 R4.F27.B72 R4.F27.B44 R4.F27.B30 R4.F27.B16 R4.F27.B2 R4.F26.B251 R4.F26.B237 R4.F26.B223 R4.F26.B209 R4.F26.B181 R4.F26.B167 R4.F26.B153 R4.F26.B139 R4.F26.B121 R4.F26.B107 R4.F26.B93 R4.F26.B79 R4.F26.B51 R4.F26.B37 R4.F26.B23 R4.F26.B9 R4.F26.B244 R4.F26.B230 R4.F26.B216 R4.F26.B202 R4.F26.B174 R4.F26.B160 R4.F26.B146 R4.F26.B132 R4.F26.B114 R4.F26.B100 R4.F26.B86 R4.F26.B72 R4.F26.B44 R4.F26.B30 R4.F26.B16 R4.F26.B2 R4.F25.B251 R4.F25.B237 R4.F25.B223 R4.F25.B209 R4.F25.B181 R4.F25.B167 R4.F25.B153 R4.F25.B139 R4.F25.B121 R4.F25.B107 R4.F25.B93 R4.F25.B79 R4.F25.B51 R4.F25.B37 R4.F25.B23 R4.F25.B9 R4.F25.B244 R4.F25.B230 R4.F25.B216 R4.F25.B202 R4.F25.B174 R4.F25.B160 R4.F25.B146 R4.F25.B132 R4.F25.B114 R4.F25.B100 R4.F25.B86 R4.F25.B72 R4.F25.B44 R4.F25.B30 R4.F25.B16 R4.F25.B2 R4.F24.B251 R4.F24.B237 R4.F24.B223 R4.F24.B209 R4.F24.B181 R4.F24.B167 R4.F24.B153 R4.F24.B139 R4.F24.B121 R4.F24.B107 R4.F24.B93 R4.F24.B79 R4.F24.B51 R4.F24.B37 R4.F24.B23 R4.F24.B9 R4.F24.B244 R4.F24.B230 R4.F24.B216 R4.F24.B202 R4.F24.B174 R4.F24.B160 R4.F24.B146 R4.F24.B132 R4.F24.B114 R4.F24.B100 R4.F24.B86 R4.F24.B72 R4.F24.B44 R4.F24.B30 R4.F24.B16 R4.F24.B2 R4.F27.B252 R4.F27.B238 R4.F27.B224 R4.F27.B210 R4.F27.B182 R4.F27.B168 R4.F27.B154 R4.F27.B140 R4.F27.B122 R4.F27.B108 R4.F27.B94 R4.F27.B80 R4.F27.B52 R4.F27.B38 R4.F27.B24 R4.F27.B10 R4.F27.B245 R4.F27.B231 R4.F27.B217 R4.F27.B203 R4.F27.B175 R4.F27.B161 R4.F27.B147 R4.F27.B133 R4.F27.B115 R4.F27.B101 R4.F27.B87 R4.F27.B73 R4.F27.B45 R4.F27.B31 R4.F27.B17 R4.F27.B3 R4.F26.B252 R4.F26.B238 R4.F26.B224 R4.F26.B210 R4.F26.B182 R4.F26.B168 R4.F26.B154 R4.F26.B140 R4.F26.B122 R4.F26.B108 R4.F26.B94 R4.F26.B80 R4.F26.B52 R4.F26.B38 R4.F26.B24 R4.F26.B10 R4.F26.B245 R4.F26.B231 R4.F26.B217 R4.F26.B203 R4.F26.B175 R4.F26.B161 R4.F26.B147 R4.F26.B133 R4.F26.B115 R4.F26.B101 R4.F26.B87 R4.F26.B73 R4.F26.B45 R4.F26.B31 R4.F26.B17 R4.F26.B3 R4.F25.B252 R4.F25.B238 R4.F25.B224 R4.F25.B210 R4.F25.B182 R4.F25.B168 R4.F25.B154 R4.F25.B140 R4.F25.B122 R4.F25.B108 R4.F25.B94 R4.F25.B80 R4.F25.B52 R4.F25.B38 R4.F25.B24 R4.F25.B10 R4.F25.B245 R4.F25.B231 R4.F25.B217 R4.F25.B203 R4.F25.B175 R4.F25.B161 R4.F25.B147 R4.F25.B133 R4.F25.B115 R4.F25.B101 R4.F25.B87 R4.F25.B73 R4.F25.B45 R4.F25.B31 R4.F25.B17 R4.F25.B3 R4.F24.B252 R4.F24.B238 R4.F24.B224 R4.F24.B210 R4.F24.B182 R4.F24.B168 R4.F24.B154 R4.F24.B140 R4.F24.B122 R4.F24.B108 R4.F24.B94 R4.F24.B80 R4.F24.B52 R4.F24.B38 R4.F24.B24 R4.F24.B10 R4.F24.B245 R4.F24.B231 R4.F24.B217 R4.F24.B203 R4.F24.B175 R4.F24.B161 R4.F24.B147 R4.F24.B133 R4.F24.B115 R4.F24.B101 R4.F24.B87 R4.F24.B73 R4.F24.B45 R4.F24.B31 R4.F24.B17 R4.F24.B3 R4.F27.B253 R4.F27.B239 R4.F27.B225 R4.F27.B211 R4.F27.B183 R4.F27.B169 R4.F27.B155 R4.F27.B141 R4.F27.B123 R4.F27.B109 R4.F27.B95 R4.F27.B81 R4.F27.B53 R4.F27.B39 R4.F27.B25 R4.F27.B11 R4.F27.B246 R4.F27.B232 R4.F27.B218 R4.F27.B204 R4.F27.B176 R4.F27.B162 R4.F27.B148 R4.F27.B134 R4.F27.B116 R4.F27.B102 R4.F27.B88 R4.F27.B74 R4.F27.B46 R4.F27.B32 R4.F27.B18 R4.F27.B4 R4.F26.B253 R4.F26.B239 R4.F26.B225 R4.F26.B211 R4.F26.B183 R4.F26.B169 R4.F26.B155 R4.F26.B141 R4.F26.B123 R4.F26.B109 R4.F26.B95 R4.F26.B81 R4.F26.B53 R4.F26.B39 R4.F26.B25 R4.F26.B11 R4.F26.B246 R4.F26.B232 R4.F26.B218 R4.F26.B204 R4.F26.B176 R4.F26.B162 R4.F26.B148 R4.F26.B134 R4.F26.B116 R4.F26.B102 R4.F26.B88 R4.F26.B74 R4.F26.B46 R4.F26.B32 R4.F26.B18 R4.F26.B4 R4.F25.B253 R4.F25.B239 R4.F25.B225 R4.F25.B211 R4.F25.B183 R4.F25.B169 R4.F25.B155 R4.F25.B141 R4.F25.B123 R4.F25.B109 R4.F25.B95 R4.F25.B81 R4.F25.B53 R4.F25.B39 R4.F25.B25 R4.F25.B11 R4.F25.B246 R4.F25.B232 R4.F25.B218 R4.F25.B204 R4.F25.B176 R4.F25.B162 R4.F25.B148 R4.F25.B134 R4.F25.B116 R4.F25.B102 R4.F25.B88 R4.F25.B74 R4.F25.B46 R4.F25.B32 R4.F25.B18 R4.F25.B4 R4.F24.B253 R4.F24.B239 R4.F24.B225 R4.F24.B211 R4.F24.B183 R4.F24.B169 R4.F24.B155 R4.F24.B141 R4.F24.B123 R4.F24.B109 R4.F24.B95 R4.F24.B81 R4.F24.B53 R4.F24.B39 R4.F24.B25 R4.F24.B11 R4.F24.B246 R4.F24.B232 R4.F24.B218 R4.F24.B204 R4.F24.B176 R4.F24.B162 R4.F24.B148 R4.F24.B134 R4.F24.B116 R4.F24.B102 R4.F24.B88 R4.F24.B74 R4.F24.B46 R4.F24.B32 R4.F24.B18 R4.F24.B4 R4.F27.B254 R4.F27.B240 R4.F27.B226 R4.F27.B212 R4.F27.B184 R4.F27.B170 R4.F27.B156 R4.F27.B142 R4.F27.B124 R4.F27.B110 R4.F27.B96 R4.F27.B82 R4.F27.B54 R4.F27.B40 R4.F27.B26 R4.F27.B12 R4.F27.B247 R4.F27.B233 R4.F27.B219 R4.F27.B205 R4.F27.B177 R4.F27.B163 R4.F27.B149 R4.F27.B135 R4.F27.B117 R4.F27.B103 R4.F27.B89 R4.F27.B75 R4.F27.B47 R4.F27.B33 R4.F27.B19 R4.F27.B5 R4.F26.B254 R4.F26.B240 R4.F26.B226 R4.F26.B212 R4.F26.B184 R4.F26.B170 R4.F26.B156 R4.F26.B142 R4.F26.B124 R4.F26.B110 R4.F26.B96 R4.F26.B82 R4.F26.B54 R4.F26.B40 R4.F26.B26 R4.F26.B12 R4.F26.B247 R4.F26.B233 R4.F26.B219 R4.F26.B205 R4.F26.B177 R4.F26.B163 R4.F26.B149 R4.F26.B135 R4.F26.B117 R4.F26.B103 R4.F26.B89 R4.F26.B75 R4.F26.B47 R4.F26.B33 R4.F26.B19 R4.F26.B5 R4.F25.B254 R4.F25.B240 R4.F25.B226 R4.F25.B212 R4.F25.B184 R4.F25.B170 R4.F25.B156 R4.F25.B142 R4.F25.B124 R4.F25.B110 R4.F25.B96 R4.F25.B82 R4.F25.B54 R4.F25.B40 R4.F25.B26 R4.F25.B12 R4.F25.B247 R4.F25.B233 R4.F25.B219 R4.F25.B205 R4.F25.B177 R4.F25.B163 R4.F25.B149 R4.F25.B135 R4.F25.B117 R4.F25.B103 R4.F25.B89 R4.F25.B75 R4.F25.B47 R4.F25.B33 R4.F25.B19 R4.F25.B5 R4.F24.B254 R4.F24.B240 R4.F24.B226 R4.F24.B212 R4.F24.B184 R4.F24.B170 R4.F24.B156 R4.F24.B142 R4.F24.B124 R4.F24.B110 R4.F24.B96 R4.F24.B82 R4.F24.B54 R4.F24.B40 R4.F24.B26 R4.F24.B12 R4.F24.B247 R4.F24.B233 R4.F24.B219 R4.F24.B205 R4.F24.B177 R4.F24.B163 R4.F24.B149 R4.F24.B135 R4.F24.B117 R4.F24.B103 R4.F24.B89 R4.F24.B75 R4.F24.B47 R4.F24.B33 R4.F24.B19 R4.F24.B5 R4.F27.B255 R4.F27.B241 R4.F27.B227 R4.F27.B213 R4.F27.B185 R4.F27.B171 R4.F27.B157 R4.F27.B143 R4.F27.B125 R4.F27.B111 R4.F27.B97 R4.F27.B83 R4.F27.B55 R4.F27.B41 R4.F27.B27 R4.F27.B13 R4.F27.B248 R4.F27.B234 R4.F27.B220 R4.F27.B206 R4.F27.B178 R4.F27.B164 R4.F27.B150 R4.F27.B136 R4.F27.B118 R4.F27.B104 R4.F27.B90 R4.F27.B76 R4.F27.B48 R4.F27.B34 R4.F27.B20 R4.F27.B6 R4.F26.B255 R4.F26.B241 R4.F26.B227 R4.F26.B213 R4.F26.B185 R4.F26.B171 R4.F26.B157 R4.F26.B143 R4.F26.B125 R4.F26.B111 R4.F26.B97 R4.F26.B83 R4.F26.B55 R4.F26.B41 R4.F26.B27 R4.F26.B13 R4.F26.B248 R4.F26.B234 R4.F26.B220 R4.F26.B206 R4.F26.B178 R4.F26.B164 R4.F26.B150 R4.F26.B136 R4.F26.B118 R4.F26.B104 R4.F26.B90 R4.F26.B76 R4.F26.B48 R4.F26.B34 R4.F26.B20 R4.F26.B6 R4.F25.B255 R4.F25.B241 R4.F25.B227 R4.F25.B213 R4.F25.B185 R4.F25.B171 R4.F25.B157 R4.F25.B143 R4.F25.B125 R4.F25.B111 R4.F25.B97 R4.F25.B83 R4.F25.B55 R4.F25.B41 R4.F25.B27 R4.F25.B13 R4.F25.B248 R4.F25.B234 R4.F25.B220 R4.F25.B206 R4.F25.B178 R4.F25.B164 R4.F25.B150 R4.F25.B136 R4.F25.B118 R4.F25.B104 R4.F25.B90 R4.F25.B76 R4.F25.B48 R4.F25.B34 R4.F25.B20 R4.F25.B6 R4.F24.B255 R4.F24.B241 R4.F24.B227 R4.F24.B213 R4.F24.B185 R4.F24.B171 R4.F24.B157 R4.F24.B143 R4.F24.B125 R4.F24.B111 R4.F24.B97 R4.F24.B83 R4.F24.B55 R4.F24.B41 R4.F24.B27 R4.F24.B13 R4.F24.B248 R4.F24.B234 R4.F24.B220 R4.F24.B206 R4.F24.B178 R4.F24.B164 R4.F24.B150 R4.F24.B136 R4.F24.B118 R4.F24.B104 R4.F24.B90 R4.F24.B76 R4.F24.B48 R4.F24.B34 R4.F24.B20 R4.F24.B6 R4.F23.B249 R4.F23.B235 R4.F23.B221 R4.F23.B207 R4.F23.B179 R4.F23.B165 R4.F23.B151 R4.F23.B137 R4.F23.B119 R4.F23.B105 R4.F23.B91 R4.F23.B77 R4.F23.B49 R4.F23.B35 R4.F23.B21 R4.F23.B7 R4.F23.B242 R4.F23.B228 R4.F23.B214 R4.F23.B200 R4.F23.B172 R4.F23.B158 R4.F23.B144 R4.F23.B130 R4.F23.B112 R4.F23.B98 R4.F23.B84 R4.F23.B70 R4.F23.B42 R4.F23.B28 R4.F23.B14 R4.F23.B0 R4.F22.B249 R4.F22.B235 R4.F22.B221 R4.F22.B207 R4.F22.B179 R4.F22.B165 R4.F22.B151 R4.F22.B137 R4.F22.B119 R4.F22.B105 R4.F22.B91 R4.F22.B77 R4.F22.B49 R4.F22.B35 R4.F22.B21 R4.F22.B7 R4.F22.B242 R4.F22.B228 R4.F22.B214 R4.F22.B200 R4.F22.B172 R4.F22.B158 R4.F22.B144 R4.F22.B130 R4.F22.B112 R4.F22.B98 R4.F22.B84 R4.F22.B70 R4.F22.B42 R4.F22.B28 R4.F22.B14 R4.F22.B0 R4.F21.B249 R4.F21.B235 R4.F21.B221 R4.F21.B207 R4.F21.B179 R4.F21.B165 R4.F21.B151 R4.F21.B137 R4.F21.B119 R4.F21.B105 R4.F21.B91 R4.F21.B77 R4.F21.B49 R4.F21.B35 R4.F21.B21 R4.F21.B7 R4.F21.B242 R4.F21.B228 R4.F21.B214 R4.F21.B200 R4.F21.B172 R4.F21.B158 R4.F21.B144 R4.F21.B130 R4.F21.B112 R4.F21.B98 R4.F21.B84 R4.F21.B70 R4.F21.B42 R4.F21.B28 R4.F21.B14 R4.F21.B0 R4.F20.B249 R4.F20.B235 R4.F20.B221 R4.F20.B207 R4.F20.B179 R4.F20.B165 R4.F20.B151 R4.F20.B137 R4.F20.B119 R4.F20.B105 R4.F20.B91 R4.F20.B77 R4.F20.B49 R4.F20.B35 R4.F20.B21 R4.F20.B7 R4.F20.B242 R4.F20.B228 R4.F20.B214 R4.F20.B200 R4.F20.B172 R4.F20.B158 R4.F20.B144 R4.F20.B130 R4.F20.B112 R4.F20.B98 R4.F20.B84 R4.F20.B70 R4.F20.B42 R4.F20.B28 R4.F20.B14 R4.F20.B0 R4.F23.B250 R4.F23.B236 R4.F23.B222 R4.F23.B208 R4.F23.B180 R4.F23.B166 R4.F23.B152 R4.F23.B138 R4.F23.B120 R4.F23.B106 R4.F23.B92 R4.F23.B78 R4.F23.B50 R4.F23.B36 R4.F23.B22 R4.F23.B8 R4.F23.B243 R4.F23.B229 R4.F23.B215 R4.F23.B201 R4.F23.B173 R4.F23.B159 R4.F23.B145 R4.F23.B131 R4.F23.B113 R4.F23.B99 R4.F23.B85 R4.F23.B71 R4.F23.B43 R4.F23.B29 R4.F23.B15 R4.F23.B1 R4.F22.B250 R4.F22.B236 R4.F22.B222 R4.F22.B208 R4.F22.B180 R4.F22.B166 R4.F22.B152 R4.F22.B138 R4.F22.B120 R4.F22.B106 R4.F22.B92 R4.F22.B78 R4.F22.B50 R4.F22.B36 R4.F22.B22 R4.F22.B8 R4.F22.B243 R4.F22.B229 R4.F22.B215 R4.F22.B201 R4.F22.B173 R4.F22.B159 R4.F22.B145 R4.F22.B131 R4.F22.B113 R4.F22.B99 R4.F22.B85 R4.F22.B71 R4.F22.B43 R4.F22.B29 R4.F22.B15 R4.F22.B1 R4.F21.B250 R4.F21.B236 R4.F21.B222 R4.F21.B208 R4.F21.B180 R4.F21.B166 R4.F21.B152 R4.F21.B138 R4.F21.B120 R4.F21.B106 R4.F21.B92 R4.F21.B78 R4.F21.B50 R4.F21.B36 R4.F21.B22 R4.F21.B8 R4.F21.B243 R4.F21.B229 R4.F21.B215 R4.F21.B201 R4.F21.B173 R4.F21.B159 R4.F21.B145 R4.F21.B131 R4.F21.B113 R4.F21.B99 R4.F21.B85 R4.F21.B71 R4.F21.B43 R4.F21.B29 R4.F21.B15 R4.F21.B1 R4.F20.B250 R4.F20.B236 R4.F20.B222 R4.F20.B208 R4.F20.B180 R4.F20.B166 R4.F20.B152 R4.F20.B138 R4.F20.B120 R4.F20.B106 R4.F20.B92 R4.F20.B78 R4.F20.B50 R4.F20.B36 R4.F20.B22 R4.F20.B8 R4.F20.B243 R4.F20.B229 R4.F20.B215 R4.F20.B201 R4.F20.B173 R4.F20.B159 R4.F20.B145 R4.F20.B131 R4.F20.B113 R4.F20.B99 R4.F20.B85 R4.F20.B71 R4.F20.B43 R4.F20.B29 R4.F20.B15 R4.F20.B1 R4.F23.B251 R4.F23.B237 R4.F23.B223 R4.F23.B209 R4.F23.B181 R4.F23.B167 R4.F23.B153 R4.F23.B139 R4.F23.B121 R4.F23.B107 R4.F23.B93 R4.F23.B79 R4.F23.B51 R4.F23.B37 R4.F23.B23 R4.F23.B9 R4.F23.B244 R4.F23.B230 R4.F23.B216 R4.F23.B202 R4.F23.B174 R4.F23.B160 R4.F23.B146 R4.F23.B132 R4.F23.B114 R4.F23.B100 R4.F23.B86 R4.F23.B72 R4.F23.B44 R4.F23.B30 R4.F23.B16 R4.F23.B2 R4.F22.B251 R4.F22.B237 R4.F22.B223 R4.F22.B209 R4.F22.B181 R4.F22.B167 R4.F22.B153 R4.F22.B139 R4.F22.B121 R4.F22.B107 R4.F22.B93 R4.F22.B79 R4.F22.B51 R4.F22.B37 R4.F22.B23 R4.F22.B9 R4.F22.B244 R4.F22.B230 R4.F22.B216 R4.F22.B202 R4.F22.B174 R4.F22.B160 R4.F22.B146 R4.F22.B132 R4.F22.B114 R4.F22.B100 R4.F22.B86 R4.F22.B72 R4.F22.B44 R4.F22.B30 R4.F22.B16 R4.F22.B2 R4.F21.B251 R4.F21.B237 R4.F21.B223 R4.F21.B209 R4.F21.B181 R4.F21.B167 R4.F21.B153 R4.F21.B139 R4.F21.B121 R4.F21.B107 R4.F21.B93 R4.F21.B79 R4.F21.B51 R4.F21.B37 R4.F21.B23 R4.F21.B9 R4.F21.B244 R4.F21.B230 R4.F21.B216 R4.F21.B202 R4.F21.B174 R4.F21.B160 R4.F21.B146 R4.F21.B132 R4.F21.B114 R4.F21.B100 R4.F21.B86 R4.F21.B72 R4.F21.B44 R4.F21.B30 R4.F21.B16 R4.F21.B2 R4.F20.B251 R4.F20.B237 R4.F20.B223 R4.F20.B209 R4.F20.B181 R4.F20.B167 R4.F20.B153 R4.F20.B139 R4.F20.B121 R4.F20.B107 R4.F20.B93 R4.F20.B79 R4.F20.B51 R4.F20.B37 R4.F20.B23 R4.F20.B9 R4.F20.B244 R4.F20.B230 R4.F20.B216 R4.F20.B202 R4.F20.B174 R4.F20.B160 R4.F20.B146 R4.F20.B132 R4.F20.B114 R4.F20.B100 R4.F20.B86 R4.F20.B72 R4.F20.B44 R4.F20.B30 R4.F20.B16 R4.F20.B2 R4.F23.B252 R4.F23.B238 R4.F23.B224 R4.F23.B210 R4.F23.B182 R4.F23.B168 R4.F23.B154 R4.F23.B140 R4.F23.B122 R4.F23.B108 R4.F23.B94 R4.F23.B80 R4.F23.B52 R4.F23.B38 R4.F23.B24 R4.F23.B10 R4.F23.B245 R4.F23.B231 R4.F23.B217 R4.F23.B203 R4.F23.B175 R4.F23.B161 R4.F23.B147 R4.F23.B133 R4.F23.B115 R4.F23.B101 R4.F23.B87 R4.F23.B73 R4.F23.B45 R4.F23.B31 R4.F23.B17 R4.F23.B3 R4.F22.B252 R4.F22.B238 R4.F22.B224 R4.F22.B210 R4.F22.B182 R4.F22.B168 R4.F22.B154 R4.F22.B140 R4.F22.B122 R4.F22.B108 R4.F22.B94 R4.F22.B80 R4.F22.B52 R4.F22.B38 R4.F22.B24 R4.F22.B10 R4.F22.B245 R4.F22.B231 R4.F22.B217 R4.F22.B203 R4.F22.B175 R4.F22.B161 R4.F22.B147 R4.F22.B133 R4.F22.B115 R4.F22.B101 R4.F22.B87 R4.F22.B73 R4.F22.B45 R4.F22.B31 R4.F22.B17 R4.F22.B3 R4.F21.B252 R4.F21.B238 R4.F21.B224 R4.F21.B210 R4.F21.B182 R4.F21.B168 R4.F21.B154 R4.F21.B140 R4.F21.B122 R4.F21.B108 R4.F21.B94 R4.F21.B80 R4.F21.B52 R4.F21.B38 R4.F21.B24 R4.F21.B10 R4.F21.B245 R4.F21.B231 R4.F21.B217 R4.F21.B203 R4.F21.B175 R4.F21.B161 R4.F21.B147 R4.F21.B133 R4.F21.B115 R4.F21.B101 R4.F21.B87 R4.F21.B73 R4.F21.B45 R4.F21.B31 R4.F21.B17 R4.F21.B3 R4.F20.B252 R4.F20.B238 R4.F20.B224 R4.F20.B210 R4.F20.B182 R4.F20.B168 R4.F20.B154 R4.F20.B140 R4.F20.B122 R4.F20.B108 R4.F20.B94 R4.F20.B80 R4.F20.B52 R4.F20.B38 R4.F20.B24 R4.F20.B10 R4.F20.B245 R4.F20.B231 R4.F20.B217 R4.F20.B203 R4.F20.B175 R4.F20.B161 R4.F20.B147 R4.F20.B133 R4.F20.B115 R4.F20.B101 R4.F20.B87 R4.F20.B73 R4.F20.B45 R4.F20.B31 R4.F20.B17 R4.F20.B3 R4.F23.B253 R4.F23.B239 R4.F23.B225 R4.F23.B211 R4.F23.B183 R4.F23.B169 R4.F23.B155 R4.F23.B141 R4.F23.B123 R4.F23.B109 R4.F23.B95 R4.F23.B81 R4.F23.B53 R4.F23.B39 R4.F23.B25 R4.F23.B11 R4.F23.B246 R4.F23.B232 R4.F23.B218 R4.F23.B204 R4.F23.B176 R4.F23.B162 R4.F23.B148 R4.F23.B134 R4.F23.B116 R4.F23.B102 R4.F23.B88 R4.F23.B74 R4.F23.B46 R4.F23.B32 R4.F23.B18 R4.F23.B4 R4.F22.B253 R4.F22.B239 R4.F22.B225 R4.F22.B211 R4.F22.B183 R4.F22.B169 R4.F22.B155 R4.F22.B141 R4.F22.B123 R4.F22.B109 R4.F22.B95 R4.F22.B81 R4.F22.B53 R4.F22.B39 R4.F22.B25 R4.F22.B11 R4.F22.B246 R4.F22.B232 R4.F22.B218 R4.F22.B204 R4.F22.B176 R4.F22.B162 R4.F22.B148 R4.F22.B134 R4.F22.B116 R4.F22.B102 R4.F22.B88 R4.F22.B74 R4.F22.B46 R4.F22.B32 R4.F22.B18 R4.F22.B4 R4.F21.B253 R4.F21.B239 R4.F21.B225 R4.F21.B211 R4.F21.B183 R4.F21.B169 R4.F21.B155 R4.F21.B141 R4.F21.B123 R4.F21.B109 R4.F21.B95 R4.F21.B81 R4.F21.B53 R4.F21.B39 R4.F21.B25 R4.F21.B11 R4.F21.B246 R4.F21.B232 R4.F21.B218 R4.F21.B204 R4.F21.B176 R4.F21.B162 R4.F21.B148 R4.F21.B134 R4.F21.B116 R4.F21.B102 R4.F21.B88 R4.F21.B74 R4.F21.B46 R4.F21.B32 R4.F21.B18 R4.F21.B4 R4.F20.B253 R4.F20.B239 R4.F20.B225 R4.F20.B211 R4.F20.B183 R4.F20.B169 R4.F20.B155 R4.F20.B141 R4.F20.B123 R4.F20.B109 R4.F20.B95 R4.F20.B81 R4.F20.B53 R4.F20.B39 R4.F20.B25 R4.F20.B11 R4.F20.B246 R4.F20.B232 R4.F20.B218 R4.F20.B204 R4.F20.B176 R4.F20.B162 R4.F20.B148 R4.F20.B134 R4.F20.B116 R4.F20.B102 R4.F20.B88 R4.F20.B74 R4.F20.B46 R4.F20.B32 R4.F20.B18 R4.F20.B4 R4.F23.B254 R4.F23.B240 R4.F23.B226 R4.F23.B212 R4.F23.B184 R4.F23.B170 R4.F23.B156 R4.F23.B142 R4.F23.B124 R4.F23.B110 R4.F23.B96 R4.F23.B82 R4.F23.B54 R4.F23.B40 R4.F23.B26 R4.F23.B12 R4.F23.B247 R4.F23.B233 R4.F23.B219 R4.F23.B205 R4.F23.B177 R4.F23.B163 R4.F23.B149 R4.F23.B135 R4.F23.B117 R4.F23.B103 R4.F23.B89 R4.F23.B75 R4.F23.B47 R4.F23.B33 R4.F23.B19 R4.F23.B5 R4.F22.B254 R4.F22.B240 R4.F22.B226 R4.F22.B212 R4.F22.B184 R4.F22.B170 R4.F22.B156 R4.F22.B142 R4.F22.B124 R4.F22.B110 R4.F22.B96 R4.F22.B82 R4.F22.B54 R4.F22.B40 R4.F22.B26 R4.F22.B12 R4.F22.B247 R4.F22.B233 R4.F22.B219 R4.F22.B205 R4.F22.B177 R4.F22.B163 R4.F22.B149 R4.F22.B135 R4.F22.B117 R4.F22.B103 R4.F22.B89 R4.F22.B75 R4.F22.B47 R4.F22.B33 R4.F22.B19 R4.F22.B5 R4.F21.B254 R4.F21.B240 R4.F21.B226 R4.F21.B212 R4.F21.B184 R4.F21.B170 R4.F21.B156 R4.F21.B142 R4.F21.B124 R4.F21.B110 R4.F21.B96 R4.F21.B82 R4.F21.B54 R4.F21.B40 R4.F21.B26 R4.F21.B12 R4.F21.B247 R4.F21.B233 R4.F21.B219 R4.F21.B205 R4.F21.B177 R4.F21.B163 R4.F21.B149 R4.F21.B135 R4.F21.B117 R4.F21.B103 R4.F21.B89 R4.F21.B75 R4.F21.B47 R4.F21.B33 R4.F21.B19 R4.F21.B5 R4.F20.B254 R4.F20.B240 R4.F20.B226 R4.F20.B212 R4.F20.B184 R4.F20.B170 R4.F20.B156 R4.F20.B142 R4.F20.B124 R4.F20.B110 R4.F20.B96 R4.F20.B82 R4.F20.B54 R4.F20.B40 R4.F20.B26 R4.F20.B12 R4.F20.B247 R4.F20.B233 R4.F20.B219 R4.F20.B205 R4.F20.B177 R4.F20.B163 R4.F20.B149 R4.F20.B135 R4.F20.B117 R4.F20.B103 R4.F20.B89 R4.F20.B75 R4.F20.B47 R4.F20.B33 R4.F20.B19 R4.F20.B5 R4.F23.B255 R4.F23.B241 R4.F23.B227 R4.F23.B213 R4.F23.B185 R4.F23.B171 R4.F23.B157 R4.F23.B143 R4.F23.B125 R4.F23.B111 R4.F23.B97 R4.F23.B83 R4.F23.B55 R4.F23.B41 R4.F23.B27 R4.F23.B13 R4.F23.B248 R4.F23.B234 R4.F23.B220 R4.F23.B206 R4.F23.B178 R4.F23.B164 R4.F23.B150 R4.F23.B136 R4.F23.B118 R4.F23.B104 R4.F23.B90 R4.F23.B76 R4.F23.B48 R4.F23.B34 R4.F23.B20 R4.F23.B6 R4.F22.B255 R4.F22.B241 R4.F22.B227 R4.F22.B213 R4.F22.B185 R4.F22.B171 R4.F22.B157 R4.F22.B143 R4.F22.B125 R4.F22.B111 R4.F22.B97 R4.F22.B83 R4.F22.B55 R4.F22.B41 R4.F22.B27 R4.F22.B13 R4.F22.B248 R4.F22.B234 R4.F22.B220 R4.F22.B206 R4.F22.B178 R4.F22.B164 R4.F22.B150 R4.F22.B136 R4.F22.B118 R4.F22.B104 R4.F22.B90 R4.F22.B76 R4.F22.B48 R4.F22.B34 R4.F22.B20 R4.F22.B6 R4.F21.B255 R4.F21.B241 R4.F21.B227 R4.F21.B213 R4.F21.B185 R4.F21.B171 R4.F21.B157 R4.F21.B143 R4.F21.B125 R4.F21.B111 R4.F21.B97 R4.F21.B83 R4.F21.B55 R4.F21.B41 R4.F21.B27 R4.F21.B13 R4.F21.B248 R4.F21.B234 R4.F21.B220 R4.F21.B206 R4.F21.B178 R4.F21.B164 R4.F21.B150 R4.F21.B136 R4.F21.B118 R4.F21.B104 R4.F21.B90 R4.F21.B76 R4.F21.B48 R4.F21.B34 R4.F21.B20 R4.F21.B6 R4.F20.B255 R4.F20.B241 R4.F20.B227 R4.F20.B213 R4.F20.B185 R4.F20.B171 R4.F20.B157 R4.F20.B143 R4.F20.B125 R4.F20.B111 R4.F20.B97 R4.F20.B83 R4.F20.B55 R4.F20.B41 R4.F20.B27 R4.F20.B13 R4.F20.B248 R4.F20.B234 R4.F20.B220 R4.F20.B206 R4.F20.B178 R4.F20.B164 R4.F20.B150 R4.F20.B136 R4.F20.B118 R4.F20.B104 R4.F20.B90 R4.F20.B76 R4.F20.B48 R4.F20.B34 R4.F20.B20 R4.F20.B6 R4.F19.B249 R4.F19.B235 R4.F19.B221 R4.F19.B207 R4.F19.B179 R4.F19.B165 R4.F19.B151 R4.F19.B137 R4.F19.B119 R4.F19.B105 R4.F19.B91 R4.F19.B77 R4.F19.B49 R4.F19.B35 R4.F19.B21 R4.F19.B7 R4.F19.B242 R4.F19.B228 R4.F19.B214 R4.F19.B200 R4.F19.B172 R4.F19.B158 R4.F19.B144 R4.F19.B130 R4.F19.B112 R4.F19.B98 R4.F19.B84 R4.F19.B70 R4.F19.B42 R4.F19.B28 R4.F19.B14 R4.F19.B0 R4.F18.B249 R4.F18.B235 R4.F18.B221 R4.F18.B207 R4.F18.B179 R4.F18.B165 R4.F18.B151 R4.F18.B137 R4.F18.B119 R4.F18.B105 R4.F18.B91 R4.F18.B77 R4.F18.B49 R4.F18.B35 R4.F18.B21 R4.F18.B7 R4.F18.B242 R4.F18.B228 R4.F18.B214 R4.F18.B200 R4.F18.B172 R4.F18.B158 R4.F18.B144 R4.F18.B130 R4.F18.B112 R4.F18.B98 R4.F18.B84 R4.F18.B70 R4.F18.B42 R4.F18.B28 R4.F18.B14 R4.F18.B0 R4.F17.B249 R4.F17.B235 R4.F17.B221 R4.F17.B207 R4.F17.B179 R4.F17.B165 R4.F17.B151 R4.F17.B137 R4.F17.B119 R4.F17.B105 R4.F17.B91 R4.F17.B77 R4.F17.B49 R4.F17.B35 R4.F17.B21 R4.F17.B7 R4.F17.B242 R4.F17.B228 R4.F17.B214 R4.F17.B200 R4.F17.B172 R4.F17.B158 R4.F17.B144 R4.F17.B130 R4.F17.B112 R4.F17.B98 R4.F17.B84 R4.F17.B70 R4.F17.B42 R4.F17.B28 R4.F17.B14 R4.F17.B0 R4.F16.B249 R4.F16.B235 R4.F16.B221 R4.F16.B207 R4.F16.B179 R4.F16.B165 R4.F16.B151 R4.F16.B137 R4.F16.B119 R4.F16.B105 R4.F16.B91 R4.F16.B77 R4.F16.B49 R4.F16.B35 R4.F16.B21 R4.F16.B7 R4.F16.B242 R4.F16.B228 R4.F16.B214 R4.F16.B200 R4.F16.B172 R4.F16.B158 R4.F16.B144 R4.F16.B130 R4.F16.B112 R4.F16.B98 R4.F16.B84 R4.F16.B70 R4.F16.B42 R4.F16.B28 R4.F16.B14 R4.F16.B0 R4.F19.B250 R4.F19.B236 R4.F19.B222 R4.F19.B208 R4.F19.B180 R4.F19.B166 R4.F19.B152 R4.F19.B138 R4.F19.B120 R4.F19.B106 R4.F19.B92 R4.F19.B78 R4.F19.B50 R4.F19.B36 R4.F19.B22 R4.F19.B8 R4.F19.B243 R4.F19.B229 R4.F19.B215 R4.F19.B201 R4.F19.B173 R4.F19.B159 R4.F19.B145 R4.F19.B131 R4.F19.B113 R4.F19.B99 R4.F19.B85 R4.F19.B71 R4.F19.B43 R4.F19.B29 R4.F19.B15 R4.F19.B1 R4.F18.B250 R4.F18.B236 R4.F18.B222 R4.F18.B208 R4.F18.B180 R4.F18.B166 R4.F18.B152 R4.F18.B138 R4.F18.B120 R4.F18.B106 R4.F18.B92 R4.F18.B78 R4.F18.B50 R4.F18.B36 R4.F18.B22 R4.F18.B8 R4.F18.B243 R4.F18.B229 R4.F18.B215 R4.F18.B201 R4.F18.B173 R4.F18.B159 R4.F18.B145 R4.F18.B131 R4.F18.B113 R4.F18.B99 R4.F18.B85 R4.F18.B71 R4.F18.B43 R4.F18.B29 R4.F18.B15 R4.F18.B1 R4.F17.B250 R4.F17.B236 R4.F17.B222 R4.F17.B208 R4.F17.B180 R4.F17.B166 R4.F17.B152 R4.F17.B138 R4.F17.B120 R4.F17.B106 R4.F17.B92 R4.F17.B78 R4.F17.B50 R4.F17.B36 R4.F17.B22 R4.F17.B8 R4.F17.B243 R4.F17.B229 R4.F17.B215 R4.F17.B201 R4.F17.B173 R4.F17.B159 R4.F17.B145 R4.F17.B131 R4.F17.B113 R4.F17.B99 R4.F17.B85 R4.F17.B71 R4.F17.B43 R4.F17.B29 R4.F17.B15 R4.F17.B1 R4.F16.B250 R4.F16.B236 R4.F16.B222 R4.F16.B208 R4.F16.B180 R4.F16.B166 R4.F16.B152 R4.F16.B138 R4.F16.B120 R4.F16.B106 R4.F16.B92 R4.F16.B78 R4.F16.B50 R4.F16.B36 R4.F16.B22 R4.F16.B8 R4.F16.B243 R4.F16.B229 R4.F16.B215 R4.F16.B201 R4.F16.B173 R4.F16.B159 R4.F16.B145 R4.F16.B131 R4.F16.B113 R4.F16.B99 R4.F16.B85 R4.F16.B71 R4.F16.B43 R4.F16.B29 R4.F16.B15 R4.F16.B1 R4.F19.B251 R4.F19.B237 R4.F19.B223 R4.F19.B209 R4.F19.B181 R4.F19.B167 R4.F19.B153 R4.F19.B139 R4.F19.B121 R4.F19.B107 R4.F19.B93 R4.F19.B79 R4.F19.B51 R4.F19.B37 R4.F19.B23 R4.F19.B9 R4.F19.B244 R4.F19.B230 R4.F19.B216 R4.F19.B202 R4.F19.B174 R4.F19.B160 R4.F19.B146 R4.F19.B132 R4.F19.B114 R4.F19.B100 R4.F19.B86 R4.F19.B72 R4.F19.B44 R4.F19.B30 R4.F19.B16 R4.F19.B2 R4.F18.B251 R4.F18.B237 R4.F18.B223 R4.F18.B209 R4.F18.B181 R4.F18.B167 R4.F18.B153 R4.F18.B139 R4.F18.B121 R4.F18.B107 R4.F18.B93 R4.F18.B79 R4.F18.B51 R4.F18.B37 R4.F18.B23 R4.F18.B9 R4.F18.B244 R4.F18.B230 R4.F18.B216 R4.F18.B202 R4.F18.B174 R4.F18.B160 R4.F18.B146 R4.F18.B132 R4.F18.B114 R4.F18.B100 R4.F18.B86 R4.F18.B72 R4.F18.B44 R4.F18.B30 R4.F18.B16 R4.F18.B2 R4.F17.B251 R4.F17.B237 R4.F17.B223 R4.F17.B209 R4.F17.B181 R4.F17.B167 R4.F17.B153 R4.F17.B139 R4.F17.B121 R4.F17.B107 R4.F17.B93 R4.F17.B79 R4.F17.B51 R4.F17.B37 R4.F17.B23 R4.F17.B9 R4.F17.B244 R4.F17.B230 R4.F17.B216 R4.F17.B202 R4.F17.B174 R4.F17.B160 R4.F17.B146 R4.F17.B132 R4.F17.B114 R4.F17.B100 R4.F17.B86 R4.F17.B72 R4.F17.B44 R4.F17.B30 R4.F17.B16 R4.F17.B2 R4.F16.B251 R4.F16.B237 R4.F16.B223 R4.F16.B209 R4.F16.B181 R4.F16.B167 R4.F16.B153 R4.F16.B139 R4.F16.B121 R4.F16.B107 R4.F16.B93 R4.F16.B79 R4.F16.B51 R4.F16.B37 R4.F16.B23 R4.F16.B9 R4.F16.B244 R4.F16.B230 R4.F16.B216 R4.F16.B202 R4.F16.B174 R4.F16.B160 R4.F16.B146 R4.F16.B132 R4.F16.B114 R4.F16.B100 R4.F16.B86 R4.F16.B72 R4.F16.B44 R4.F16.B30 R4.F16.B16 R4.F16.B2 R4.F19.B252 R4.F19.B238 R4.F19.B224 R4.F19.B210 R4.F19.B182 R4.F19.B168 R4.F19.B154 R4.F19.B140 R4.F19.B122 R4.F19.B108 R4.F19.B94 R4.F19.B80 R4.F19.B52 R4.F19.B38 R4.F19.B24 R4.F19.B10 R4.F19.B245 R4.F19.B231 R4.F19.B217 R4.F19.B203 R4.F19.B175 R4.F19.B161 R4.F19.B147 R4.F19.B133 R4.F19.B115 R4.F19.B101 R4.F19.B87 R4.F19.B73 R4.F19.B45 R4.F19.B31 R4.F19.B17 R4.F19.B3 R4.F18.B252 R4.F18.B238 R4.F18.B224 R4.F18.B210 R4.F18.B182 R4.F18.B168 R4.F18.B154 R4.F18.B140 R4.F18.B122 R4.F18.B108 R4.F18.B94 R4.F18.B80 R4.F18.B52 R4.F18.B38 R4.F18.B24 R4.F18.B10 R4.F18.B245 R4.F18.B231 R4.F18.B217 R4.F18.B203 R4.F18.B175 R4.F18.B161 R4.F18.B147 R4.F18.B133 R4.F18.B115 R4.F18.B101 R4.F18.B87 R4.F18.B73 R4.F18.B45 R4.F18.B31 R4.F18.B17 R4.F18.B3 R4.F17.B252 R4.F17.B238 R4.F17.B224 R4.F17.B210 R4.F17.B182 R4.F17.B168 R4.F17.B154 R4.F17.B140 R4.F17.B122 R4.F17.B108 R4.F17.B94 R4.F17.B80 R4.F17.B52 R4.F17.B38 R4.F17.B24 R4.F17.B10 R4.F17.B245 R4.F17.B231 R4.F17.B217 R4.F17.B203 R4.F17.B175 R4.F17.B161 R4.F17.B147 R4.F17.B133 R4.F17.B115 R4.F17.B101 R4.F17.B87 R4.F17.B73 R4.F17.B45 R4.F17.B31 R4.F17.B17 R4.F17.B3 R4.F16.B252 R4.F16.B238 R4.F16.B224 R4.F16.B210 R4.F16.B182 R4.F16.B168 R4.F16.B154 R4.F16.B140 R4.F16.B122 R4.F16.B108 R4.F16.B94 R4.F16.B80 R4.F16.B52 R4.F16.B38 R4.F16.B24 R4.F16.B10 R4.F16.B245 R4.F16.B231 R4.F16.B217 R4.F16.B203 R4.F16.B175 R4.F16.B161 R4.F16.B147 R4.F16.B133 R4.F16.B115 R4.F16.B101 R4.F16.B87 R4.F16.B73 R4.F16.B45 R4.F16.B31 R4.F16.B17 R4.F16.B3 R4.F19.B253 R4.F19.B239 R4.F19.B225 R4.F19.B211 R4.F19.B183 R4.F19.B169 R4.F19.B155 R4.F19.B141 R4.F19.B123 R4.F19.B109 R4.F19.B95 R4.F19.B81 R4.F19.B53 R4.F19.B39 R4.F19.B25 R4.F19.B11 R4.F19.B246 R4.F19.B232 R4.F19.B218 R4.F19.B204 R4.F19.B176 R4.F19.B162 R4.F19.B148 R4.F19.B134 R4.F19.B116 R4.F19.B102 R4.F19.B88 R4.F19.B74 R4.F19.B46 R4.F19.B32 R4.F19.B18 R4.F19.B4 R4.F18.B253 R4.F18.B239 R4.F18.B225 R4.F18.B211 R4.F18.B183 R4.F18.B169 R4.F18.B155 R4.F18.B141 R4.F18.B123 R4.F18.B109 R4.F18.B95 R4.F18.B81 R4.F18.B53 R4.F18.B39 R4.F18.B25 R4.F18.B11 R4.F18.B246 R4.F18.B232 R4.F18.B218 R4.F18.B204 R4.F18.B176 R4.F18.B162 R4.F18.B148 R4.F18.B134 R4.F18.B116 R4.F18.B102 R4.F18.B88 R4.F18.B74 R4.F18.B46 R4.F18.B32 R4.F18.B18 R4.F18.B4 R4.F17.B253 R4.F17.B239 R4.F17.B225 R4.F17.B211 R4.F17.B183 R4.F17.B169 R4.F17.B155 R4.F17.B141 R4.F17.B123 R4.F17.B109 R4.F17.B95 R4.F17.B81 R4.F17.B53 R4.F17.B39 R4.F17.B25 R4.F17.B11 R4.F17.B246 R4.F17.B232 R4.F17.B218 R4.F17.B204 R4.F17.B176 R4.F17.B162 R4.F17.B148 R4.F17.B134 R4.F17.B116 R4.F17.B102 R4.F17.B88 R4.F17.B74 R4.F17.B46 R4.F17.B32 R4.F17.B18 R4.F17.B4 R4.F16.B253 R4.F16.B239 R4.F16.B225 R4.F16.B211 R4.F16.B183 R4.F16.B169 R4.F16.B155 R4.F16.B141 R4.F16.B123 R4.F16.B109 R4.F16.B95 R4.F16.B81 R4.F16.B53 R4.F16.B39 R4.F16.B25 R4.F16.B11 R4.F16.B246 R4.F16.B232 R4.F16.B218 R4.F16.B204 R4.F16.B176 R4.F16.B162 R4.F16.B148 R4.F16.B134 R4.F16.B116 R4.F16.B102 R4.F16.B88 R4.F16.B74 R4.F16.B46 R4.F16.B32 R4.F16.B18 R4.F16.B4 R4.F19.B254 R4.F19.B240 R4.F19.B226 R4.F19.B212 R4.F19.B184 R4.F19.B170 R4.F19.B156 R4.F19.B142 R4.F19.B124 R4.F19.B110 R4.F19.B96 R4.F19.B82 R4.F19.B54 R4.F19.B40 R4.F19.B26 R4.F19.B12 R4.F19.B247 R4.F19.B233 R4.F19.B219 R4.F19.B205 R4.F19.B177 R4.F19.B163 R4.F19.B149 R4.F19.B135 R4.F19.B117 R4.F19.B103 R4.F19.B89 R4.F19.B75 R4.F19.B47 R4.F19.B33 R4.F19.B19 R4.F19.B5 R4.F18.B254 R4.F18.B240 R4.F18.B226 R4.F18.B212 R4.F18.B184 R4.F18.B170 R4.F18.B156 R4.F18.B142 R4.F18.B124 R4.F18.B110 R4.F18.B96 R4.F18.B82 R4.F18.B54 R4.F18.B40 R4.F18.B26 R4.F18.B12 R4.F18.B247 R4.F18.B233 R4.F18.B219 R4.F18.B205 R4.F18.B177 R4.F18.B163 R4.F18.B149 R4.F18.B135 R4.F18.B117 R4.F18.B103 R4.F18.B89 R4.F18.B75 R4.F18.B47 R4.F18.B33 R4.F18.B19 R4.F18.B5 R4.F17.B254 R4.F17.B240 R4.F17.B226 R4.F17.B212 R4.F17.B184 R4.F17.B170 R4.F17.B156 R4.F17.B142 R4.F17.B124 R4.F17.B110 R4.F17.B96 R4.F17.B82 R4.F17.B54 R4.F17.B40 R4.F17.B26 R4.F17.B12 R4.F17.B247 R4.F17.B233 R4.F17.B219 R4.F17.B205 R4.F17.B177 R4.F17.B163 R4.F17.B149 R4.F17.B135 R4.F17.B117 R4.F17.B103 R4.F17.B89 R4.F17.B75 R4.F17.B47 R4.F17.B33 R4.F17.B19 R4.F17.B5 R4.F16.B254 R4.F16.B240 R4.F16.B226 R4.F16.B212 R4.F16.B184 R4.F16.B170 R4.F16.B156 R4.F16.B142 R4.F16.B124 R4.F16.B110 R4.F16.B96 R4.F16.B82 R4.F16.B54 R4.F16.B40 R4.F16.B26 R4.F16.B12 R4.F16.B247 R4.F16.B233 R4.F16.B219 R4.F16.B205 R4.F16.B177 R4.F16.B163 R4.F16.B149 R4.F16.B135 R4.F16.B117 R4.F16.B103 R4.F16.B89 R4.F16.B75 R4.F16.B47 R4.F16.B33 R4.F16.B19 R4.F16.B5 R4.F19.B255 R4.F19.B241 R4.F19.B227 R4.F19.B213 R4.F19.B185 R4.F19.B171 R4.F19.B157 R4.F19.B143 R4.F19.B125 R4.F19.B111 R4.F19.B97 R4.F19.B83 R4.F19.B55 R4.F19.B41 R4.F19.B27 R4.F19.B13 R4.F19.B248 R4.F19.B234 R4.F19.B220 R4.F19.B206 R4.F19.B178 R4.F19.B164 R4.F19.B150 R4.F19.B136 R4.F19.B118 R4.F19.B104 R4.F19.B90 R4.F19.B76 R4.F19.B48 R4.F19.B34 R4.F19.B20 R4.F19.B6 R4.F18.B255 R4.F18.B241 R4.F18.B227 R4.F18.B213 R4.F18.B185 R4.F18.B171 R4.F18.B157 R4.F18.B143 R4.F18.B125 R4.F18.B111 R4.F18.B97 R4.F18.B83 R4.F18.B55 R4.F18.B41 R4.F18.B27 R4.F18.B13 R4.F18.B248 R4.F18.B234 R4.F18.B220 R4.F18.B206 R4.F18.B178 R4.F18.B164 R4.F18.B150 R4.F18.B136 R4.F18.B118 R4.F18.B104 R4.F18.B90 R4.F18.B76 R4.F18.B48 R4.F18.B34 R4.F18.B20 R4.F18.B6 R4.F17.B255 R4.F17.B241 R4.F17.B227 R4.F17.B213 R4.F17.B185 R4.F17.B171 R4.F17.B157 R4.F17.B143 R4.F17.B125 R4.F17.B111 R4.F17.B97 R4.F17.B83 R4.F17.B55 R4.F17.B41 R4.F17.B27 R4.F17.B13 R4.F17.B248 R4.F17.B234 R4.F17.B220 R4.F17.B206 R4.F17.B178 R4.F17.B164 R4.F17.B150 R4.F17.B136 R4.F17.B118 R4.F17.B104 R4.F17.B90 R4.F17.B76 R4.F17.B48 R4.F17.B34 R4.F17.B20 R4.F17.B6 R4.F16.B255 R4.F16.B241 R4.F16.B227 R4.F16.B213 R4.F16.B185 R4.F16.B171 R4.F16.B157 R4.F16.B143 R4.F16.B125 R4.F16.B111 R4.F16.B97 R4.F16.B83 R4.F16.B55 R4.F16.B41 R4.F16.B27 R4.F16.B13 R4.F16.B248 R4.F16.B234 R4.F16.B220 R4.F16.B206 R4.F16.B178 R4.F16.B164 R4.F16.B150 R4.F16.B136 R4.F16.B118 R4.F16.B104 R4.F16.B90 R4.F16.B76 R4.F16.B48 R4.F16.B34 R4.F16.B20 R4.F16.B6 R4.F15.B249 R4.F15.B235 R4.F15.B221 R4.F15.B207 R4.F15.B179 R4.F15.B165 R4.F15.B151 R4.F15.B137 R4.F15.B119 R4.F15.B105 R4.F15.B91 R4.F15.B77 R4.F15.B49 R4.F15.B35 R4.F15.B21 R4.F15.B7 R4.F15.B242 R4.F15.B228 R4.F15.B214 R4.F15.B200 R4.F15.B172 R4.F15.B158 R4.F15.B144 R4.F15.B130 R4.F15.B112 R4.F15.B98 R4.F15.B84 R4.F15.B70 R4.F15.B42 R4.F15.B28 R4.F15.B14 R4.F15.B0 R4.F14.B249 R4.F14.B235 R4.F14.B221 R4.F14.B207 R4.F14.B179 R4.F14.B165 R4.F14.B151 R4.F14.B137 R4.F14.B119 R4.F14.B105 R4.F14.B91 R4.F14.B77 R4.F14.B49 R4.F14.B35 R4.F14.B21 R4.F14.B7 R4.F14.B242 R4.F14.B228 R4.F14.B214 R4.F14.B200 R4.F14.B172 R4.F14.B158 R4.F14.B144 R4.F14.B130 R4.F14.B112 R4.F14.B98 R4.F14.B84 R4.F14.B70 R4.F14.B42 R4.F14.B28 R4.F14.B14 R4.F14.B0 R4.F13.B249 R4.F13.B235 R4.F13.B221 R4.F13.B207 R4.F13.B179 R4.F13.B165 R4.F13.B151 R4.F13.B137 R4.F13.B119 R4.F13.B105 R4.F13.B91 R4.F13.B77 R4.F13.B49 R4.F13.B35 R4.F13.B21 R4.F13.B7 R4.F13.B242 R4.F13.B228 R4.F13.B214 R4.F13.B200 R4.F13.B172 R4.F13.B158 R4.F13.B144 R4.F13.B130 R4.F13.B112 R4.F13.B98 R4.F13.B84 R4.F13.B70 R4.F13.B42 R4.F13.B28 R4.F13.B14 R4.F13.B0 R4.F12.B249 R4.F12.B235 R4.F12.B221 R4.F12.B207 R4.F12.B179 R4.F12.B165 R4.F12.B151 R4.F12.B137 R4.F12.B119 R4.F12.B105 R4.F12.B91 R4.F12.B77 R4.F12.B49 R4.F12.B35 R4.F12.B21 R4.F12.B7 R4.F12.B242 R4.F12.B228 R4.F12.B214 R4.F12.B200 R4.F12.B172 R4.F12.B158 R4.F12.B144 R4.F12.B130 R4.F12.B112 R4.F12.B98 R4.F12.B84 R4.F12.B70 R4.F12.B42 R4.F12.B28 R4.F12.B14 R4.F12.B0 R4.F15.B250 R4.F15.B236 R4.F15.B222 R4.F15.B208 R4.F15.B180 R4.F15.B166 R4.F15.B152 R4.F15.B138 R4.F15.B120 R4.F15.B106 R4.F15.B92 R4.F15.B78 R4.F15.B50 R4.F15.B36 R4.F15.B22 R4.F15.B8 R4.F15.B243 R4.F15.B229 R4.F15.B215 R4.F15.B201 R4.F15.B173 R4.F15.B159 R4.F15.B145 R4.F15.B131 R4.F15.B113 R4.F15.B99 R4.F15.B85 R4.F15.B71 R4.F15.B43 R4.F15.B29 R4.F15.B15 R4.F15.B1 R4.F14.B250 R4.F14.B236 R4.F14.B222 R4.F14.B208 R4.F14.B180 R4.F14.B166 R4.F14.B152 R4.F14.B138 R4.F14.B120 R4.F14.B106 R4.F14.B92 R4.F14.B78 R4.F14.B50 R4.F14.B36 R4.F14.B22 R4.F14.B8 R4.F14.B243 R4.F14.B229 R4.F14.B215 R4.F14.B201 R4.F14.B173 R4.F14.B159 R4.F14.B145 R4.F14.B131 R4.F14.B113 R4.F14.B99 R4.F14.B85 R4.F14.B71 R4.F14.B43 R4.F14.B29 R4.F14.B15 R4.F14.B1 R4.F13.B250 R4.F13.B236 R4.F13.B222 R4.F13.B208 R4.F13.B180 R4.F13.B166 R4.F13.B152 R4.F13.B138 R4.F13.B120 R4.F13.B106 R4.F13.B92 R4.F13.B78 R4.F13.B50 R4.F13.B36 R4.F13.B22 R4.F13.B8 R4.F13.B243 R4.F13.B229 R4.F13.B215 R4.F13.B201 R4.F13.B173 R4.F13.B159 R4.F13.B145 R4.F13.B131 R4.F13.B113 R4.F13.B99 R4.F13.B85 R4.F13.B71 R4.F13.B43 R4.F13.B29 R4.F13.B15 R4.F13.B1 R4.F12.B250 R4.F12.B236 R4.F12.B222 R4.F12.B208 R4.F12.B180 R4.F12.B166 R4.F12.B152 R4.F12.B138 R4.F12.B120 R4.F12.B106 R4.F12.B92 R4.F12.B78 R4.F12.B50 R4.F12.B36 R4.F12.B22 R4.F12.B8 R4.F12.B243 R4.F12.B229 R4.F12.B215 R4.F12.B201 R4.F12.B173 R4.F12.B159 R4.F12.B145 R4.F12.B131 R4.F12.B113 R4.F12.B99 R4.F12.B85 R4.F12.B71 R4.F12.B43 R4.F12.B29 R4.F12.B15 R4.F12.B1 R4.F15.B251 R4.F15.B237 R4.F15.B223 R4.F15.B209 R4.F15.B181 R4.F15.B167 R4.F15.B153 R4.F15.B139 R4.F15.B121 R4.F15.B107 R4.F15.B93 R4.F15.B79 R4.F15.B51 R4.F15.B37 R4.F15.B23 R4.F15.B9 R4.F15.B244 R4.F15.B230 R4.F15.B216 R4.F15.B202 R4.F15.B174 R4.F15.B160 R4.F15.B146 R4.F15.B132 R4.F15.B114 R4.F15.B100 R4.F15.B86 R4.F15.B72 R4.F15.B44 R4.F15.B30 R4.F15.B16 R4.F15.B2 R4.F14.B251 R4.F14.B237 R4.F14.B223 R4.F14.B209 R4.F14.B181 R4.F14.B167 R4.F14.B153 R4.F14.B139 R4.F14.B121 R4.F14.B107 R4.F14.B93 R4.F14.B79 R4.F14.B51 R4.F14.B37 R4.F14.B23 R4.F14.B9 R4.F14.B244 R4.F14.B230 R4.F14.B216 R4.F14.B202 R4.F14.B174 R4.F14.B160 R4.F14.B146 R4.F14.B132 R4.F14.B114 R4.F14.B100 R4.F14.B86 R4.F14.B72 R4.F14.B44 R4.F14.B30 R4.F14.B16 R4.F14.B2 R4.F13.B251 R4.F13.B237 R4.F13.B223 R4.F13.B209 R4.F13.B181 R4.F13.B167 R4.F13.B153 R4.F13.B139 R4.F13.B121 R4.F13.B107 R4.F13.B93 R4.F13.B79 R4.F13.B51 R4.F13.B37 R4.F13.B23 R4.F13.B9 R4.F13.B244 R4.F13.B230 R4.F13.B216 R4.F13.B202 R4.F13.B174 R4.F13.B160 R4.F13.B146 R4.F13.B132 R4.F13.B114 R4.F13.B100 R4.F13.B86 R4.F13.B72 R4.F13.B44 R4.F13.B30 R4.F13.B16 R4.F13.B2 R4.F12.B251 R4.F12.B237 R4.F12.B223 R4.F12.B209 R4.F12.B181 R4.F12.B167 R4.F12.B153 R4.F12.B139 R4.F12.B121 R4.F12.B107 R4.F12.B93 R4.F12.B79 R4.F12.B51 R4.F12.B37 R4.F12.B23 R4.F12.B9 R4.F12.B244 R4.F12.B230 R4.F12.B216 R4.F12.B202 R4.F12.B174 R4.F12.B160 R4.F12.B146 R4.F12.B132 R4.F12.B114 R4.F12.B100 R4.F12.B86 R4.F12.B72 R4.F12.B44 R4.F12.B30 R4.F12.B16 R4.F12.B2 R4.F15.B252 R4.F15.B238 R4.F15.B224 R4.F15.B210 R4.F15.B182 R4.F15.B168 R4.F15.B154 R4.F15.B140 R4.F15.B122 R4.F15.B108 R4.F15.B94 R4.F15.B80 R4.F15.B52 R4.F15.B38 R4.F15.B24 R4.F15.B10 R4.F15.B245 R4.F15.B231 R4.F15.B217 R4.F15.B203 R4.F15.B175 R4.F15.B161 R4.F15.B147 R4.F15.B133 R4.F15.B115 R4.F15.B101 R4.F15.B87 R4.F15.B73 R4.F15.B45 R4.F15.B31 R4.F15.B17 R4.F15.B3 R4.F14.B252 R4.F14.B238 R4.F14.B224 R4.F14.B210 R4.F14.B182 R4.F14.B168 R4.F14.B154 R4.F14.B140 R4.F14.B122 R4.F14.B108 R4.F14.B94 R4.F14.B80 R4.F14.B52 R4.F14.B38 R4.F14.B24 R4.F14.B10 R4.F14.B245 R4.F14.B231 R4.F14.B217 R4.F14.B203 R4.F14.B175 R4.F14.B161 R4.F14.B147 R4.F14.B133 R4.F14.B115 R4.F14.B101 R4.F14.B87 R4.F14.B73 R4.F14.B45 R4.F14.B31 R4.F14.B17 R4.F14.B3 R4.F13.B252 R4.F13.B238 R4.F13.B224 R4.F13.B210 R4.F13.B182 R4.F13.B168 R4.F13.B154 R4.F13.B140 R4.F13.B122 R4.F13.B108 R4.F13.B94 R4.F13.B80 R4.F13.B52 R4.F13.B38 R4.F13.B24 R4.F13.B10 R4.F13.B245 R4.F13.B231 R4.F13.B217 R4.F13.B203 R4.F13.B175 R4.F13.B161 R4.F13.B147 R4.F13.B133 R4.F13.B115 R4.F13.B101 R4.F13.B87 R4.F13.B73 R4.F13.B45 R4.F13.B31 R4.F13.B17 R4.F13.B3 R4.F12.B252 R4.F12.B238 R4.F12.B224 R4.F12.B210 R4.F12.B182 R4.F12.B168 R4.F12.B154 R4.F12.B140 R4.F12.B122 R4.F12.B108 R4.F12.B94 R4.F12.B80 R4.F12.B52 R4.F12.B38 R4.F12.B24 R4.F12.B10 R4.F12.B245 R4.F12.B231 R4.F12.B217 R4.F12.B203 R4.F12.B175 R4.F12.B161 R4.F12.B147 R4.F12.B133 R4.F12.B115 R4.F12.B101 R4.F12.B87 R4.F12.B73 R4.F12.B45 R4.F12.B31 R4.F12.B17 R4.F12.B3 R4.F15.B253 R4.F15.B239 R4.F15.B225 R4.F15.B211 R4.F15.B183 R4.F15.B169 R4.F15.B155 R4.F15.B141 R4.F15.B123 R4.F15.B109 R4.F15.B95 R4.F15.B81 R4.F15.B53 R4.F15.B39 R4.F15.B25 R4.F15.B11 R4.F15.B246 R4.F15.B232 R4.F15.B218 R4.F15.B204 R4.F15.B176 R4.F15.B162 R4.F15.B148 R4.F15.B134 R4.F15.B116 R4.F15.B102 R4.F15.B88 R4.F15.B74 R4.F15.B46 R4.F15.B32 R4.F15.B18 R4.F15.B4 R4.F14.B253 R4.F14.B239 R4.F14.B225 R4.F14.B211 R4.F14.B183 R4.F14.B169 R4.F14.B155 R4.F14.B141 R4.F14.B123 R4.F14.B109 R4.F14.B95 R4.F14.B81 R4.F14.B53 R4.F14.B39 R4.F14.B25 R4.F14.B11 R4.F14.B246 R4.F14.B232 R4.F14.B218 R4.F14.B204 R4.F14.B176 R4.F14.B162 R4.F14.B148 R4.F14.B134 R4.F14.B116 R4.F14.B102 R4.F14.B88 R4.F14.B74 R4.F14.B46 R4.F14.B32 R4.F14.B18 R4.F14.B4 R4.F13.B253 R4.F13.B239 R4.F13.B225 R4.F13.B211 R4.F13.B183 R4.F13.B169 R4.F13.B155 R4.F13.B141 R4.F13.B123 R4.F13.B109 R4.F13.B95 R4.F13.B81 R4.F13.B53 R4.F13.B39 R4.F13.B25 R4.F13.B11 R4.F13.B246 R4.F13.B232 R4.F13.B218 R4.F13.B204 R4.F13.B176 R4.F13.B162 R4.F13.B148 R4.F13.B134 R4.F13.B116 R4.F13.B102 R4.F13.B88 R4.F13.B74 R4.F13.B46 R4.F13.B32 R4.F13.B18 R4.F13.B4 R4.F12.B253 R4.F12.B239 R4.F12.B225 R4.F12.B211 R4.F12.B183 R4.F12.B169 R4.F12.B155 R4.F12.B141 R4.F12.B123 R4.F12.B109 R4.F12.B95 R4.F12.B81 R4.F12.B53 R4.F12.B39 R4.F12.B25 R4.F12.B11 R4.F12.B246 R4.F12.B232 R4.F12.B218 R4.F12.B204 R4.F12.B176 R4.F12.B162 R4.F12.B148 R4.F12.B134 R4.F12.B116 R4.F12.B102 R4.F12.B88 R4.F12.B74 R4.F12.B46 R4.F12.B32 R4.F12.B18 R4.F12.B4 R4.F15.B254 R4.F15.B240 R4.F15.B226 R4.F15.B212 R4.F15.B184 R4.F15.B170 R4.F15.B156 R4.F15.B142 R4.F15.B124 R4.F15.B110 R4.F15.B96 R4.F15.B82 R4.F15.B54 R4.F15.B40 R4.F15.B26 R4.F15.B12 R4.F15.B247 R4.F15.B233 R4.F15.B219 R4.F15.B205 R4.F15.B177 R4.F15.B163 R4.F15.B149 R4.F15.B135 R4.F15.B117 R4.F15.B103 R4.F15.B89 R4.F15.B75 R4.F15.B47 R4.F15.B33 R4.F15.B19 R4.F15.B5 R4.F14.B254 R4.F14.B240 R4.F14.B226 R4.F14.B212 R4.F14.B184 R4.F14.B170 R4.F14.B156 R4.F14.B142 R4.F14.B124 R4.F14.B110 R4.F14.B96 R4.F14.B82 R4.F14.B54 R4.F14.B40 R4.F14.B26 R4.F14.B12 R4.F14.B247 R4.F14.B233 R4.F14.B219 R4.F14.B205 R4.F14.B177 R4.F14.B163 R4.F14.B149 R4.F14.B135 R4.F14.B117 R4.F14.B103 R4.F14.B89 R4.F14.B75 R4.F14.B47 R4.F14.B33 R4.F14.B19 R4.F14.B5 R4.F13.B254 R4.F13.B240 R4.F13.B226 R4.F13.B212 R4.F13.B184 R4.F13.B170 R4.F13.B156 R4.F13.B142 R4.F13.B124 R4.F13.B110 R4.F13.B96 R4.F13.B82 R4.F13.B54 R4.F13.B40 R4.F13.B26 R4.F13.B12 R4.F13.B247 R4.F13.B233 R4.F13.B219 R4.F13.B205 R4.F13.B177 R4.F13.B163 R4.F13.B149 R4.F13.B135 R4.F13.B117 R4.F13.B103 R4.F13.B89 R4.F13.B75 R4.F13.B47 R4.F13.B33 R4.F13.B19 R4.F13.B5 R4.F12.B254 R4.F12.B240 R4.F12.B226 R4.F12.B212 R4.F12.B184 R4.F12.B170 R4.F12.B156 R4.F12.B142 R4.F12.B124 R4.F12.B110 R4.F12.B96 R4.F12.B82 R4.F12.B54 R4.F12.B40 R4.F12.B26 R4.F12.B12 R4.F12.B247 R4.F12.B233 R4.F12.B219 R4.F12.B205 R4.F12.B177 R4.F12.B163 R4.F12.B149 R4.F12.B135 R4.F12.B117 R4.F12.B103 R4.F12.B89 R4.F12.B75 R4.F12.B47 R4.F12.B33 R4.F12.B19 R4.F12.B5 R4.F15.B255 R4.F15.B241 R4.F15.B227 R4.F15.B213 R4.F15.B185 R4.F15.B171 R4.F15.B157 R4.F15.B143 R4.F15.B125 R4.F15.B111 R4.F15.B97 R4.F15.B83 R4.F15.B55 R4.F15.B41 R4.F15.B27 R4.F15.B13 R4.F15.B248 R4.F15.B234 R4.F15.B220 R4.F15.B206 R4.F15.B178 R4.F15.B164 R4.F15.B150 R4.F15.B136 R4.F15.B118 R4.F15.B104 R4.F15.B90 R4.F15.B76 R4.F15.B48 R4.F15.B34 R4.F15.B20 R4.F15.B6 R4.F14.B255 R4.F14.B241 R4.F14.B227 R4.F14.B213 R4.F14.B185 R4.F14.B171 R4.F14.B157 R4.F14.B143 R4.F14.B125 R4.F14.B111 R4.F14.B97 R4.F14.B83 R4.F14.B55 R4.F14.B41 R4.F14.B27 R4.F14.B13 R4.F14.B248 R4.F14.B234 R4.F14.B220 R4.F14.B206 R4.F14.B178 R4.F14.B164 R4.F14.B150 R4.F14.B136 R4.F14.B118 R4.F14.B104 R4.F14.B90 R4.F14.B76 R4.F14.B48 R4.F14.B34 R4.F14.B20 R4.F14.B6 R4.F13.B255 R4.F13.B241 R4.F13.B227 R4.F13.B213 R4.F13.B185 R4.F13.B171 R4.F13.B157 R4.F13.B143 R4.F13.B125 R4.F13.B111 R4.F13.B97 R4.F13.B83 R4.F13.B55 R4.F13.B41 R4.F13.B27 R4.F13.B13 R4.F13.B248 R4.F13.B234 R4.F13.B220 R4.F13.B206 R4.F13.B178 R4.F13.B164 R4.F13.B150 R4.F13.B136 R4.F13.B118 R4.F13.B104 R4.F13.B90 R4.F13.B76 R4.F13.B48 R4.F13.B34 R4.F13.B20 R4.F13.B6 R4.F12.B255 R4.F12.B241 R4.F12.B227 R4.F12.B213 R4.F12.B185 R4.F12.B171 R4.F12.B157 R4.F12.B143 R4.F12.B125 R4.F12.B111 R4.F12.B97 R4.F12.B83 R4.F12.B55 R4.F12.B41 R4.F12.B27 R4.F12.B13 R4.F12.B248 R4.F12.B234 R4.F12.B220 R4.F12.B206 R4.F12.B178 R4.F12.B164 R4.F12.B150 R4.F12.B136 R4.F12.B118 R4.F12.B104 R4.F12.B90 R4.F12.B76 R4.F12.B48 R4.F12.B34 R4.F12.B20 R4.F12.B6 R4.F11.B249 R4.F11.B235 R4.F11.B221 R4.F11.B207 R4.F11.B179 R4.F11.B165 R4.F11.B151 R4.F11.B137 R4.F11.B119 R4.F11.B105 R4.F11.B91 R4.F11.B77 R4.F11.B49 R4.F11.B35 R4.F11.B21 R4.F11.B7 R4.F11.B242 R4.F11.B228 R4.F11.B214 R4.F11.B200 R4.F11.B172 R4.F11.B158 R4.F11.B144 R4.F11.B130 R4.F11.B112 R4.F11.B98 R4.F11.B84 R4.F11.B70 R4.F11.B42 R4.F11.B28 R4.F11.B14 R4.F11.B0 R4.F10.B249 R4.F10.B235 R4.F10.B221 R4.F10.B207 R4.F10.B179 R4.F10.B165 R4.F10.B151 R4.F10.B137 R4.F10.B119 R4.F10.B105 R4.F10.B91 R4.F10.B77 R4.F10.B49 R4.F10.B35 R4.F10.B21 R4.F10.B7 R4.F10.B242 R4.F10.B228 R4.F10.B214 R4.F10.B200 R4.F10.B172 R4.F10.B158 R4.F10.B144 R4.F10.B130 R4.F10.B112 R4.F10.B98 R4.F10.B84 R4.F10.B70 R4.F10.B42 R4.F10.B28 R4.F10.B14 R4.F10.B0 R4.F9.B249 R4.F9.B235 R4.F9.B221 R4.F9.B207 R4.F9.B179 R4.F9.B165 R4.F9.B151 R4.F9.B137 R4.F9.B119 R4.F9.B105 R4.F9.B91 R4.F9.B77 R4.F9.B49 R4.F9.B35 R4.F9.B21 R4.F9.B7 R4.F9.B242 R4.F9.B228 R4.F9.B214 R4.F9.B200 R4.F9.B172 R4.F9.B158 R4.F9.B144 R4.F9.B130 R4.F9.B112 R4.F9.B98 R4.F9.B84 R4.F9.B70 R4.F9.B42 R4.F9.B28 R4.F9.B14 R4.F9.B0 R4.F8.B249 R4.F8.B235 R4.F8.B221 R4.F8.B207 R4.F8.B179 R4.F8.B165 R4.F8.B151 R4.F8.B137 R4.F8.B119 R4.F8.B105 R4.F8.B91 R4.F8.B77 R4.F8.B49 R4.F8.B35 R4.F8.B21 R4.F8.B7 R4.F8.B242 R4.F8.B228 R4.F8.B214 R4.F8.B200 R4.F8.B172 R4.F8.B158 R4.F8.B144 R4.F8.B130 R4.F8.B112 R4.F8.B98 R4.F8.B84 R4.F8.B70 R4.F8.B42 R4.F8.B28 R4.F8.B14 R4.F8.B0 R4.F11.B250 R4.F11.B236 R4.F11.B222 R4.F11.B208 R4.F11.B180 R4.F11.B166 R4.F11.B152 R4.F11.B138 R4.F11.B120 R4.F11.B106 R4.F11.B92 R4.F11.B78 R4.F11.B50 R4.F11.B36 R4.F11.B22 R4.F11.B8 R4.F11.B243 R4.F11.B229 R4.F11.B215 R4.F11.B201 R4.F11.B173 R4.F11.B159 R4.F11.B145 R4.F11.B131 R4.F11.B113 R4.F11.B99 R4.F11.B85 R4.F11.B71 R4.F11.B43 R4.F11.B29 R4.F11.B15 R4.F11.B1 R4.F10.B250 R4.F10.B236 R4.F10.B222 R4.F10.B208 R4.F10.B180 R4.F10.B166 R4.F10.B152 R4.F10.B138 R4.F10.B120 R4.F10.B106 R4.F10.B92 R4.F10.B78 R4.F10.B50 R4.F10.B36 R4.F10.B22 R4.F10.B8 R4.F10.B243 R4.F10.B229 R4.F10.B215 R4.F10.B201 R4.F10.B173 R4.F10.B159 R4.F10.B145 R4.F10.B131 R4.F10.B113 R4.F10.B99 R4.F10.B85 R4.F10.B71 R4.F10.B43 R4.F10.B29 R4.F10.B15 R4.F10.B1 R4.F9.B250 R4.F9.B236 R4.F9.B222 R4.F9.B208 R4.F9.B180 R4.F9.B166 R4.F9.B152 R4.F9.B138 R4.F9.B120 R4.F9.B106 R4.F9.B92 R4.F9.B78 R4.F9.B50 R4.F9.B36 R4.F9.B22 R4.F9.B8 R4.F9.B243 R4.F9.B229 R4.F9.B215 R4.F9.B201 R4.F9.B173 R4.F9.B159 R4.F9.B145 R4.F9.B131 R4.F9.B113 R4.F9.B99 R4.F9.B85 R4.F9.B71 R4.F9.B43 R4.F9.B29 R4.F9.B15 R4.F9.B1 R4.F8.B250 R4.F8.B236 R4.F8.B222 R4.F8.B208 R4.F8.B180 R4.F8.B166 R4.F8.B152 R4.F8.B138 R4.F8.B120 R4.F8.B106 R4.F8.B92 R4.F8.B78 R4.F8.B50 R4.F8.B36 R4.F8.B22 R4.F8.B8 R4.F8.B243 R4.F8.B229 R4.F8.B215 R4.F8.B201 R4.F8.B173 R4.F8.B159 R4.F8.B145 R4.F8.B131 R4.F8.B113 R4.F8.B99 R4.F8.B85 R4.F8.B71 R4.F8.B43 R4.F8.B29 R4.F8.B15 R4.F8.B1 R4.F11.B251 R4.F11.B237 R4.F11.B223 R4.F11.B209 R4.F11.B181 R4.F11.B167 R4.F11.B153 R4.F11.B139 R4.F11.B121 R4.F11.B107 R4.F11.B93 R4.F11.B79 R4.F11.B51 R4.F11.B37 R4.F11.B23 R4.F11.B9 R4.F11.B244 R4.F11.B230 R4.F11.B216 R4.F11.B202 R4.F11.B174 R4.F11.B160 R4.F11.B146 R4.F11.B132 R4.F11.B114 R4.F11.B100 R4.F11.B86 R4.F11.B72 R4.F11.B44 R4.F11.B30 R4.F11.B16 R4.F11.B2 R4.F10.B251 R4.F10.B237 R4.F10.B223 R4.F10.B209 R4.F10.B181 R4.F10.B167 R4.F10.B153 R4.F10.B139 R4.F10.B121 R4.F10.B107 R4.F10.B93 R4.F10.B79 R4.F10.B51 R4.F10.B37 R4.F10.B23 R4.F10.B9 R4.F10.B244 R4.F10.B230 R4.F10.B216 R4.F10.B202 R4.F10.B174 R4.F10.B160 R4.F10.B146 R4.F10.B132 R4.F10.B114 R4.F10.B100 R4.F10.B86 R4.F10.B72 R4.F10.B44 R4.F10.B30 R4.F10.B16 R4.F10.B2 R4.F9.B251 R4.F9.B237 R4.F9.B223 R4.F9.B209 R4.F9.B181 R4.F9.B167 R4.F9.B153 R4.F9.B139 R4.F9.B121 R4.F9.B107 R4.F9.B93 R4.F9.B79 R4.F9.B51 R4.F9.B37 R4.F9.B23 R4.F9.B9 R4.F9.B244 R4.F9.B230 R4.F9.B216 R4.F9.B202 R4.F9.B174 R4.F9.B160 R4.F9.B146 R4.F9.B132 R4.F9.B114 R4.F9.B100 R4.F9.B86 R4.F9.B72 R4.F9.B44 R4.F9.B30 R4.F9.B16 R4.F9.B2 R4.F8.B251 R4.F8.B237 R4.F8.B223 R4.F8.B209 R4.F8.B181 R4.F8.B167 R4.F8.B153 R4.F8.B139 R4.F8.B121 R4.F8.B107 R4.F8.B93 R4.F8.B79 R4.F8.B51 R4.F8.B37 R4.F8.B23 R4.F8.B9 R4.F8.B244 R4.F8.B230 R4.F8.B216 R4.F8.B202 R4.F8.B174 R4.F8.B160 R4.F8.B146 R4.F8.B132 R4.F8.B114 R4.F8.B100 R4.F8.B86 R4.F8.B72 R4.F8.B44 R4.F8.B30 R4.F8.B16 R4.F8.B2 R4.F11.B252 R4.F11.B238 R4.F11.B224 R4.F11.B210 R4.F11.B182 R4.F11.B168 R4.F11.B154 R4.F11.B140 R4.F11.B122 R4.F11.B108 R4.F11.B94 R4.F11.B80 R4.F11.B52 R4.F11.B38 R4.F11.B24 R4.F11.B10 R4.F11.B245 R4.F11.B231 R4.F11.B217 R4.F11.B203 R4.F11.B175 R4.F11.B161 R4.F11.B147 R4.F11.B133 R4.F11.B115 R4.F11.B101 R4.F11.B87 R4.F11.B73 R4.F11.B45 R4.F11.B31 R4.F11.B17 R4.F11.B3 R4.F10.B252 R4.F10.B238 R4.F10.B224 R4.F10.B210 R4.F10.B182 R4.F10.B168 R4.F10.B154 R4.F10.B140 R4.F10.B122 R4.F10.B108 R4.F10.B94 R4.F10.B80 R4.F10.B52 R4.F10.B38 R4.F10.B24 R4.F10.B10 R4.F10.B245 R4.F10.B231 R4.F10.B217 R4.F10.B203 R4.F10.B175 R4.F10.B161 R4.F10.B147 R4.F10.B133 R4.F10.B115 R4.F10.B101 R4.F10.B87 R4.F10.B73 R4.F10.B45 R4.F10.B31 R4.F10.B17 R4.F10.B3 R4.F9.B252 R4.F9.B238 R4.F9.B224 R4.F9.B210 R4.F9.B182 R4.F9.B168 R4.F9.B154 R4.F9.B140 R4.F9.B122 R4.F9.B108 R4.F9.B94 R4.F9.B80 R4.F9.B52 R4.F9.B38 R4.F9.B24 R4.F9.B10 R4.F9.B245 R4.F9.B231 R4.F9.B217 R4.F9.B203 R4.F9.B175 R4.F9.B161 R4.F9.B147 R4.F9.B133 R4.F9.B115 R4.F9.B101 R4.F9.B87 R4.F9.B73 R4.F9.B45 R4.F9.B31 R4.F9.B17 R4.F9.B3 R4.F8.B252 R4.F8.B238 R4.F8.B224 R4.F8.B210 R4.F8.B182 R4.F8.B168 R4.F8.B154 R4.F8.B140 R4.F8.B122 R4.F8.B108 R4.F8.B94 R4.F8.B80 R4.F8.B52 R4.F8.B38 R4.F8.B24 R4.F8.B10 R4.F8.B245 R4.F8.B231 R4.F8.B217 R4.F8.B203 R4.F8.B175 R4.F8.B161 R4.F8.B147 R4.F8.B133 R4.F8.B115 R4.F8.B101 R4.F8.B87 R4.F8.B73 R4.F8.B45 R4.F8.B31 R4.F8.B17 R4.F8.B3 R4.F11.B253 R4.F11.B239 R4.F11.B225 R4.F11.B211 R4.F11.B183 R4.F11.B169 R4.F11.B155 R4.F11.B141 R4.F11.B123 R4.F11.B109 R4.F11.B95 R4.F11.B81 R4.F11.B53 R4.F11.B39 R4.F11.B25 R4.F11.B11 R4.F11.B246 R4.F11.B232 R4.F11.B218 R4.F11.B204 R4.F11.B176 R4.F11.B162 R4.F11.B148 R4.F11.B134 R4.F11.B116 R4.F11.B102 R4.F11.B88 R4.F11.B74 R4.F11.B46 R4.F11.B32 R4.F11.B18 R4.F11.B4 R4.F10.B253 R4.F10.B239 R4.F10.B225 R4.F10.B211 R4.F10.B183 R4.F10.B169 R4.F10.B155 R4.F10.B141 R4.F10.B123 R4.F10.B109 R4.F10.B95 R4.F10.B81 R4.F10.B53 R4.F10.B39 R4.F10.B25 R4.F10.B11 R4.F10.B246 R4.F10.B232 R4.F10.B218 R4.F10.B204 R4.F10.B176 R4.F10.B162 R4.F10.B148 R4.F10.B134 R4.F10.B116 R4.F10.B102 R4.F10.B88 R4.F10.B74 R4.F10.B46 R4.F10.B32 R4.F10.B18 R4.F10.B4 R4.F9.B253 R4.F9.B239 R4.F9.B225 R4.F9.B211 R4.F9.B183 R4.F9.B169 R4.F9.B155 R4.F9.B141 R4.F9.B123 R4.F9.B109 R4.F9.B95 R4.F9.B81 R4.F9.B53 R4.F9.B39 R4.F9.B25 R4.F9.B11 R4.F9.B246 R4.F9.B232 R4.F9.B218 R4.F9.B204 R4.F9.B176 R4.F9.B162 R4.F9.B148 R4.F9.B134 R4.F9.B116 R4.F9.B102 R4.F9.B88 R4.F9.B74 R4.F9.B46 R4.F9.B32 R4.F9.B18 R4.F9.B4 R4.F8.B253 R4.F8.B239 R4.F8.B225 R4.F8.B211 R4.F8.B183 R4.F8.B169 R4.F8.B155 R4.F8.B141 R4.F8.B123 R4.F8.B109 R4.F8.B95 R4.F8.B81 R4.F8.B53 R4.F8.B39 R4.F8.B25 R4.F8.B11 R4.F8.B246 R4.F8.B232 R4.F8.B218 R4.F8.B204 R4.F8.B176 R4.F8.B162 R4.F8.B148 R4.F8.B134 R4.F8.B116 R4.F8.B102 R4.F8.B88 R4.F8.B74 R4.F8.B46 R4.F8.B32 R4.F8.B18 R4.F8.B4 R4.F11.B254 R4.F11.B240 R4.F11.B226 R4.F11.B212 R4.F11.B184 R4.F11.B170 R4.F11.B156 R4.F11.B142 R4.F11.B124 R4.F11.B110 R4.F11.B96 R4.F11.B82 R4.F11.B54 R4.F11.B40 R4.F11.B26 R4.F11.B12 R4.F11.B247 R4.F11.B233 R4.F11.B219 R4.F11.B205 R4.F11.B177 R4.F11.B163 R4.F11.B149 R4.F11.B135 R4.F11.B117 R4.F11.B103 R4.F11.B89 R4.F11.B75 R4.F11.B47 R4.F11.B33 R4.F11.B19 R4.F11.B5 R4.F10.B254 R4.F10.B240 R4.F10.B226 R4.F10.B212 R4.F10.B184 R4.F10.B170 R4.F10.B156 R4.F10.B142 R4.F10.B124 R4.F10.B110 R4.F10.B96 R4.F10.B82 R4.F10.B54 R4.F10.B40 R4.F10.B26 R4.F10.B12 R4.F10.B247 R4.F10.B233 R4.F10.B219 R4.F10.B205 R4.F10.B177 R4.F10.B163 R4.F10.B149 R4.F10.B135 R4.F10.B117 R4.F10.B103 R4.F10.B89 R4.F10.B75 R4.F10.B47 R4.F10.B33 R4.F10.B19 R4.F10.B5 R4.F9.B254 R4.F9.B240 R4.F9.B226 R4.F9.B212 R4.F9.B184 R4.F9.B170 R4.F9.B156 R4.F9.B142 R4.F9.B124 R4.F9.B110 R4.F9.B96 R4.F9.B82 R4.F9.B54 R4.F9.B40 R4.F9.B26 R4.F9.B12 R4.F9.B247 R4.F9.B233 R4.F9.B219 R4.F9.B205 R4.F9.B177 R4.F9.B163 R4.F9.B149 R4.F9.B135 R4.F9.B117 R4.F9.B103 R4.F9.B89 R4.F9.B75 R4.F9.B47 R4.F9.B33 R4.F9.B19 R4.F9.B5 R4.F8.B254 R4.F8.B240 R4.F8.B226 R4.F8.B212 R4.F8.B184 R4.F8.B170 R4.F8.B156 R4.F8.B142 R4.F8.B124 R4.F8.B110 R4.F8.B96 R4.F8.B82 R4.F8.B54 R4.F8.B40 R4.F8.B26 R4.F8.B12 R4.F8.B247 R4.F8.B233 R4.F8.B219 R4.F8.B205 R4.F8.B177 R4.F8.B163 R4.F8.B149 R4.F8.B135 R4.F8.B117 R4.F8.B103 R4.F8.B89 R4.F8.B75 R4.F8.B47 R4.F8.B33 R4.F8.B19 R4.F8.B5 R4.F11.B255 R4.F11.B241 R4.F11.B227 R4.F11.B213 R4.F11.B185 R4.F11.B171 R4.F11.B157 R4.F11.B143 R4.F11.B125 R4.F11.B111 R4.F11.B97 R4.F11.B83 R4.F11.B55 R4.F11.B41 R4.F11.B27 R4.F11.B13 R4.F11.B248 R4.F11.B234 R4.F11.B220 R4.F11.B206 R4.F11.B178 R4.F11.B164 R4.F11.B150 R4.F11.B136 R4.F11.B118 R4.F11.B104 R4.F11.B90 R4.F11.B76 R4.F11.B48 R4.F11.B34 R4.F11.B20 R4.F11.B6 R4.F10.B255 R4.F10.B241 R4.F10.B227 R4.F10.B213 R4.F10.B185 R4.F10.B171 R4.F10.B157 R4.F10.B143 R4.F10.B125 R4.F10.B111 R4.F10.B97 R4.F10.B83 R4.F10.B55 R4.F10.B41 R4.F10.B27 R4.F10.B13 R4.F10.B248 R4.F10.B234 R4.F10.B220 R4.F10.B206 R4.F10.B178 R4.F10.B164 R4.F10.B150 R4.F10.B136 R4.F10.B118 R4.F10.B104 R4.F10.B90 R4.F10.B76 R4.F10.B48 R4.F10.B34 R4.F10.B20 R4.F10.B6 R4.F9.B255 R4.F9.B241 R4.F9.B227 R4.F9.B213 R4.F9.B185 R4.F9.B171 R4.F9.B157 R4.F9.B143 R4.F9.B125 R4.F9.B111 R4.F9.B97 R4.F9.B83 R4.F9.B55 R4.F9.B41 R4.F9.B27 R4.F9.B13 R4.F9.B248 R4.F9.B234 R4.F9.B220 R4.F9.B206 R4.F9.B178 R4.F9.B164 R4.F9.B150 R4.F9.B136 R4.F9.B118 R4.F9.B104 R4.F9.B90 R4.F9.B76 R4.F9.B48 R4.F9.B34 R4.F9.B20 R4.F9.B6 R4.F8.B255 R4.F8.B241 R4.F8.B227 R4.F8.B213 R4.F8.B185 R4.F8.B171 R4.F8.B157 R4.F8.B143 R4.F8.B125 R4.F8.B111 R4.F8.B97 R4.F8.B83 R4.F8.B55 R4.F8.B41 R4.F8.B27 R4.F8.B13 R4.F8.B248 R4.F8.B234 R4.F8.B220 R4.F8.B206 R4.F8.B178 R4.F8.B164 R4.F8.B150 R4.F8.B136 R4.F8.B118 R4.F8.B104 R4.F8.B90 R4.F8.B76 R4.F8.B48 R4.F8.B34 R4.F8.B20 R4.F8.B6 R4.F7.B249 R4.F7.B235 R4.F7.B221 R4.F7.B207 R4.F7.B179 R4.F7.B165 R4.F7.B151 R4.F7.B137 R4.F7.B119 R4.F7.B105 R4.F7.B91 R4.F7.B77 R4.F7.B49 R4.F7.B35 R4.F7.B21 R4.F7.B7 R4.F7.B242 R4.F7.B228 R4.F7.B214 R4.F7.B200 R4.F7.B172 R4.F7.B158 R4.F7.B144 R4.F7.B130 R4.F7.B112 R4.F7.B98 R4.F7.B84 R4.F7.B70 R4.F7.B42 R4.F7.B28 R4.F7.B14 R4.F7.B0 R4.F6.B249 R4.F6.B235 R4.F6.B221 R4.F6.B207 R4.F6.B179 R4.F6.B165 R4.F6.B151 R4.F6.B137 R4.F6.B119 R4.F6.B105 R4.F6.B91 R4.F6.B77 R4.F6.B49 R4.F6.B35 R4.F6.B21 R4.F6.B7 R4.F6.B242 R4.F6.B228 R4.F6.B214 R4.F6.B200 R4.F6.B172 R4.F6.B158 R4.F6.B144 R4.F6.B130 R4.F6.B112 R4.F6.B98 R4.F6.B84 R4.F6.B70 R4.F6.B42 R4.F6.B28 R4.F6.B14 R4.F6.B0 R4.F5.B249 R4.F5.B235 R4.F5.B221 R4.F5.B207 R4.F5.B179 R4.F5.B165 R4.F5.B151 R4.F5.B137 R4.F5.B119 R4.F5.B105 R4.F5.B91 R4.F5.B77 R4.F5.B49 R4.F5.B35 R4.F5.B21 R4.F5.B7 R4.F5.B242 R4.F5.B228 R4.F5.B214 R4.F5.B200 R4.F5.B172 R4.F5.B158 R4.F5.B144 R4.F5.B130 R4.F5.B112 R4.F5.B98 R4.F5.B84 R4.F5.B70 R4.F5.B42 R4.F5.B28 R4.F5.B14 R4.F5.B0 R4.F4.B249 R4.F4.B235 R4.F4.B221 R4.F4.B207 R4.F4.B179 R4.F4.B165 R4.F4.B151 R4.F4.B137 R4.F4.B119 R4.F4.B105 R4.F4.B91 R4.F4.B77 R4.F4.B49 R4.F4.B35 R4.F4.B21 R4.F4.B7 R4.F4.B242 R4.F4.B228 R4.F4.B214 R4.F4.B200 R4.F4.B172 R4.F4.B158 R4.F4.B144 R4.F4.B130 R4.F4.B112 R4.F4.B98 R4.F4.B84 R4.F4.B70 R4.F4.B42 R4.F4.B28 R4.F4.B14 R4.F4.B0 R4.F7.B250 R4.F7.B236 R4.F7.B222 R4.F7.B208 R4.F7.B180 R4.F7.B166 R4.F7.B152 R4.F7.B138 R4.F7.B120 R4.F7.B106 R4.F7.B92 R4.F7.B78 R4.F7.B50 R4.F7.B36 R4.F7.B22 R4.F7.B8 R4.F7.B243 R4.F7.B229 R4.F7.B215 R4.F7.B201 R4.F7.B173 R4.F7.B159 R4.F7.B145 R4.F7.B131 R4.F7.B113 R4.F7.B99 R4.F7.B85 R4.F7.B71 R4.F7.B43 R4.F7.B29 R4.F7.B15 R4.F7.B1 R4.F6.B250 R4.F6.B236 R4.F6.B222 R4.F6.B208 R4.F6.B180 R4.F6.B166 R4.F6.B152 R4.F6.B138 R4.F6.B120 R4.F6.B106 R4.F6.B92 R4.F6.B78 R4.F6.B50 R4.F6.B36 R4.F6.B22 R4.F6.B8 R4.F6.B243 R4.F6.B229 R4.F6.B215 R4.F6.B201 R4.F6.B173 R4.F6.B159 R4.F6.B145 R4.F6.B131 R4.F6.B113 R4.F6.B99 R4.F6.B85 R4.F6.B71 R4.F6.B43 R4.F6.B29 R4.F6.B15 R4.F6.B1 R4.F5.B250 R4.F5.B236 R4.F5.B222 R4.F5.B208 R4.F5.B180 R4.F5.B166 R4.F5.B152 R4.F5.B138 R4.F5.B120 R4.F5.B106 R4.F5.B92 R4.F5.B78 R4.F5.B50 R4.F5.B36 R4.F5.B22 R4.F5.B8 R4.F5.B243 R4.F5.B229 R4.F5.B215 R4.F5.B201 R4.F5.B173 R4.F5.B159 R4.F5.B145 R4.F5.B131 R4.F5.B113 R4.F5.B99 R4.F5.B85 R4.F5.B71 R4.F5.B43 R4.F5.B29 R4.F5.B15 R4.F5.B1 R4.F4.B250 R4.F4.B236 R4.F4.B222 R4.F4.B208 R4.F4.B180 R4.F4.B166 R4.F4.B152 R4.F4.B138 R4.F4.B120 R4.F4.B106 R4.F4.B92 R4.F4.B78 R4.F4.B50 R4.F4.B36 R4.F4.B22 R4.F4.B8 R4.F4.B243 R4.F4.B229 R4.F4.B215 R4.F4.B201 R4.F4.B173 R4.F4.B159 R4.F4.B145 R4.F4.B131 R4.F4.B113 R4.F4.B99 R4.F4.B85 R4.F4.B71 R4.F4.B43 R4.F4.B29 R4.F4.B15 R4.F4.B1 R4.F7.B251 R4.F7.B237 R4.F7.B223 R4.F7.B209 R4.F7.B181 R4.F7.B167 R4.F7.B153 R4.F7.B139 R4.F7.B121 R4.F7.B107 R4.F7.B93 R4.F7.B79 R4.F7.B51 R4.F7.B37 R4.F7.B23 R4.F7.B9 R4.F7.B244 R4.F7.B230 R4.F7.B216 R4.F7.B202 R4.F7.B174 R4.F7.B160 R4.F7.B146 R4.F7.B132 R4.F7.B114 R4.F7.B100 R4.F7.B86 R4.F7.B72 R4.F7.B44 R4.F7.B30 R4.F7.B16 R4.F7.B2 R4.F6.B251 R4.F6.B237 R4.F6.B223 R4.F6.B209 R4.F6.B181 R4.F6.B167 R4.F6.B153 R4.F6.B139 R4.F6.B121 R4.F6.B107 R4.F6.B93 R4.F6.B79 R4.F6.B51 R4.F6.B37 R4.F6.B23 R4.F6.B9 R4.F6.B244 R4.F6.B230 R4.F6.B216 R4.F6.B202 R4.F6.B174 R4.F6.B160 R4.F6.B146 R4.F6.B132 R4.F6.B114 R4.F6.B100 R4.F6.B86 R4.F6.B72 R4.F6.B44 R4.F6.B30 R4.F6.B16 R4.F6.B2 R4.F5.B251 R4.F5.B237 R4.F5.B223 R4.F5.B209 R4.F5.B181 R4.F5.B167 R4.F5.B153 R4.F5.B139 R4.F5.B121 R4.F5.B107 R4.F5.B93 R4.F5.B79 R4.F5.B51 R4.F5.B37 R4.F5.B23 R4.F5.B9 R4.F5.B244 R4.F5.B230 R4.F5.B216 R4.F5.B202 R4.F5.B174 R4.F5.B160 R4.F5.B146 R4.F5.B132 R4.F5.B114 R4.F5.B100 R4.F5.B86 R4.F5.B72 R4.F5.B44 R4.F5.B30 R4.F5.B16 R4.F5.B2 R4.F4.B251 R4.F4.B237 R4.F4.B223 R4.F4.B209 R4.F4.B181 R4.F4.B167 R4.F4.B153 R4.F4.B139 R4.F4.B121 R4.F4.B107 R4.F4.B93 R4.F4.B79 R4.F4.B51 R4.F4.B37 R4.F4.B23 R4.F4.B9 R4.F4.B244 R4.F4.B230 R4.F4.B216 R4.F4.B202 R4.F4.B174 R4.F4.B160 R4.F4.B146 R4.F4.B132 R4.F4.B114 R4.F4.B100 R4.F4.B86 R4.F4.B72 R4.F4.B44 R4.F4.B30 R4.F4.B16 R4.F4.B2 R4.F7.B252 R4.F7.B238 R4.F7.B224 R4.F7.B210 R4.F7.B182 R4.F7.B168 R4.F7.B154 R4.F7.B140 R4.F7.B122 R4.F7.B108 R4.F7.B94 R4.F7.B80 R4.F7.B52 R4.F7.B38 R4.F7.B24 R4.F7.B10 R4.F7.B245 R4.F7.B231 R4.F7.B217 R4.F7.B203 R4.F7.B175 R4.F7.B161 R4.F7.B147 R4.F7.B133 R4.F7.B115 R4.F7.B101 R4.F7.B87 R4.F7.B73 R4.F7.B45 R4.F7.B31 R4.F7.B17 R4.F7.B3 R4.F6.B252 R4.F6.B238 R4.F6.B224 R4.F6.B210 R4.F6.B182 R4.F6.B168 R4.F6.B154 R4.F6.B140 R4.F6.B122 R4.F6.B108 R4.F6.B94 R4.F6.B80 R4.F6.B52 R4.F6.B38 R4.F6.B24 R4.F6.B10 R4.F6.B245 R4.F6.B231 R4.F6.B217 R4.F6.B203 R4.F6.B175 R4.F6.B161 R4.F6.B147 R4.F6.B133 R4.F6.B115 R4.F6.B101 R4.F6.B87 R4.F6.B73 R4.F6.B45 R4.F6.B31 R4.F6.B17 R4.F6.B3 R4.F5.B252 R4.F5.B238 R4.F5.B224 R4.F5.B210 R4.F5.B182 R4.F5.B168 R4.F5.B154 R4.F5.B140 R4.F5.B122 R4.F5.B108 R4.F5.B94 R4.F5.B80 R4.F5.B52 R4.F5.B38 R4.F5.B24 R4.F5.B10 R4.F5.B245 R4.F5.B231 R4.F5.B217 R4.F5.B203 R4.F5.B175 R4.F5.B161 R4.F5.B147 R4.F5.B133 R4.F5.B115 R4.F5.B101 R4.F5.B87 R4.F5.B73 R4.F5.B45 R4.F5.B31 R4.F5.B17 R4.F5.B3 R4.F4.B252 R4.F4.B238 R4.F4.B224 R4.F4.B210 R4.F4.B182 R4.F4.B168 R4.F4.B154 R4.F4.B140 R4.F4.B122 R4.F4.B108 R4.F4.B94 R4.F4.B80 R4.F4.B52 R4.F4.B38 R4.F4.B24 R4.F4.B10 R4.F4.B245 R4.F4.B231 R4.F4.B217 R4.F4.B203 R4.F4.B175 R4.F4.B161 R4.F4.B147 R4.F4.B133 R4.F4.B115 R4.F4.B101 R4.F4.B87 R4.F4.B73 R4.F4.B45 R4.F4.B31 R4.F4.B17 R4.F4.B3 R4.F7.B253 R4.F7.B239 R4.F7.B225 R4.F7.B211 R4.F7.B183 R4.F7.B169 R4.F7.B155 R4.F7.B141 R4.F7.B123 R4.F7.B109 R4.F7.B95 R4.F7.B81 R4.F7.B53 R4.F7.B39 R4.F7.B25 R4.F7.B11 R4.F7.B246 R4.F7.B232 R4.F7.B218 R4.F7.B204 R4.F7.B176 R4.F7.B162 R4.F7.B148 R4.F7.B134 R4.F7.B116 R4.F7.B102 R4.F7.B88 R4.F7.B74 R4.F7.B46 R4.F7.B32 R4.F7.B18 R4.F7.B4 R4.F6.B253 R4.F6.B239 R4.F6.B225 R4.F6.B211 R4.F6.B183 R4.F6.B169 R4.F6.B155 R4.F6.B141 R4.F6.B123 R4.F6.B109 R4.F6.B95 R4.F6.B81 R4.F6.B53 R4.F6.B39 R4.F6.B25 R4.F6.B11 R4.F6.B246 R4.F6.B232 R4.F6.B218 R4.F6.B204 R4.F6.B176 R4.F6.B162 R4.F6.B148 R4.F6.B134 R4.F6.B116 R4.F6.B102 R4.F6.B88 R4.F6.B74 R4.F6.B46 R4.F6.B32 R4.F6.B18 R4.F6.B4 R4.F5.B253 R4.F5.B239 R4.F5.B225 R4.F5.B211 R4.F5.B183 R4.F5.B169 R4.F5.B155 R4.F5.B141 R4.F5.B123 R4.F5.B109 R4.F5.B95 R4.F5.B81 R4.F5.B53 R4.F5.B39 R4.F5.B25 R4.F5.B11 R4.F5.B246 R4.F5.B232 R4.F5.B218 R4.F5.B204 R4.F5.B176 R4.F5.B162 R4.F5.B148 R4.F5.B134 R4.F5.B116 R4.F5.B102 R4.F5.B88 R4.F5.B74 R4.F5.B46 R4.F5.B32 R4.F5.B18 R4.F5.B4 R4.F4.B253 R4.F4.B239 R4.F4.B225 R4.F4.B211 R4.F4.B183 R4.F4.B169 R4.F4.B155 R4.F4.B141 R4.F4.B123 R4.F4.B109 R4.F4.B95 R4.F4.B81 R4.F4.B53 R4.F4.B39 R4.F4.B25 R4.F4.B11 R4.F4.B246 R4.F4.B232 R4.F4.B218 R4.F4.B204 R4.F4.B176 R4.F4.B162 R4.F4.B148 R4.F4.B134 R4.F4.B116 R4.F4.B102 R4.F4.B88 R4.F4.B74 R4.F4.B46 R4.F4.B32 R4.F4.B18 R4.F4.B4 R4.F7.B254 R4.F7.B240 R4.F7.B226 R4.F7.B212 R4.F7.B184 R4.F7.B170 R4.F7.B156 R4.F7.B142 R4.F7.B124 R4.F7.B110 R4.F7.B96 R4.F7.B82 R4.F7.B54 R4.F7.B40 R4.F7.B26 R4.F7.B12 R4.F7.B247 R4.F7.B233 R4.F7.B219 R4.F7.B205 R4.F7.B177 R4.F7.B163 R4.F7.B149 R4.F7.B135 R4.F7.B117 R4.F7.B103 R4.F7.B89 R4.F7.B75 R4.F7.B47 R4.F7.B33 R4.F7.B19 R4.F7.B5 R4.F6.B254 R4.F6.B240 R4.F6.B226 R4.F6.B212 R4.F6.B184 R4.F6.B170 R4.F6.B156 R4.F6.B142 R4.F6.B124 R4.F6.B110 R4.F6.B96 R4.F6.B82 R4.F6.B54 R4.F6.B40 R4.F6.B26 R4.F6.B12 R4.F6.B247 R4.F6.B233 R4.F6.B219 R4.F6.B205 R4.F6.B177 R4.F6.B163 R4.F6.B149 R4.F6.B135 R4.F6.B117 R4.F6.B103 R4.F6.B89 R4.F6.B75 R4.F6.B47 R4.F6.B33 R4.F6.B19 R4.F6.B5 R4.F5.B254 R4.F5.B240 R4.F5.B226 R4.F5.B212 R4.F5.B184 R4.F5.B170 R4.F5.B156 R4.F5.B142 R4.F5.B124 R4.F5.B110 R4.F5.B96 R4.F5.B82 R4.F5.B54 R4.F5.B40 R4.F5.B26 R4.F5.B12 R4.F5.B247 R4.F5.B233 R4.F5.B219 R4.F5.B205 R4.F5.B177 R4.F5.B163 R4.F5.B149 R4.F5.B135 R4.F5.B117 R4.F5.B103 R4.F5.B89 R4.F5.B75 R4.F5.B47 R4.F5.B33 R4.F5.B19 R4.F5.B5 R4.F4.B254 R4.F4.B240 R4.F4.B226 R4.F4.B212 R4.F4.B184 R4.F4.B170 R4.F4.B156 R4.F4.B142 R4.F4.B124 R4.F4.B110 R4.F4.B96 R4.F4.B82 R4.F4.B54 R4.F4.B40 R4.F4.B26 R4.F4.B12 R4.F4.B247 R4.F4.B233 R4.F4.B219 R4.F4.B205 R4.F4.B177 R4.F4.B163 R4.F4.B149 R4.F4.B135 R4.F4.B117 R4.F4.B103 R4.F4.B89 R4.F4.B75 R4.F4.B47 R4.F4.B33 R4.F4.B19 R4.F4.B5 R4.F7.B255 R4.F7.B241 R4.F7.B227 R4.F7.B213 R4.F7.B185 R4.F7.B171 R4.F7.B157 R4.F7.B143 R4.F7.B125 R4.F7.B111 R4.F7.B97 R4.F7.B83 R4.F7.B55 R4.F7.B41 R4.F7.B27 R4.F7.B13 R4.F7.B248 R4.F7.B234 R4.F7.B220 R4.F7.B206 R4.F7.B178 R4.F7.B164 R4.F7.B150 R4.F7.B136 R4.F7.B118 R4.F7.B104 R4.F7.B90 R4.F7.B76 R4.F7.B48 R4.F7.B34 R4.F7.B20 R4.F7.B6 R4.F6.B255 R4.F6.B241 R4.F6.B227 R4.F6.B213 R4.F6.B185 R4.F6.B171 R4.F6.B157 R4.F6.B143 R4.F6.B125 R4.F6.B111 R4.F6.B97 R4.F6.B83 R4.F6.B55 R4.F6.B41 R4.F6.B27 R4.F6.B13 R4.F6.B248 R4.F6.B234 R4.F6.B220 R4.F6.B206 R4.F6.B178 R4.F6.B164 R4.F6.B150 R4.F6.B136 R4.F6.B118 R4.F6.B104 R4.F6.B90 R4.F6.B76 R4.F6.B48 R4.F6.B34 R4.F6.B20 R4.F6.B6 R4.F5.B255 R4.F5.B241 R4.F5.B227 R4.F5.B213 R4.F5.B185 R4.F5.B171 R4.F5.B157 R4.F5.B143 R4.F5.B125 R4.F5.B111 R4.F5.B97 R4.F5.B83 R4.F5.B55 R4.F5.B41 R4.F5.B27 R4.F5.B13 R4.F5.B248 R4.F5.B234 R4.F5.B220 R4.F5.B206 R4.F5.B178 R4.F5.B164 R4.F5.B150 R4.F5.B136 R4.F5.B118 R4.F5.B104 R4.F5.B90 R4.F5.B76 R4.F5.B48 R4.F5.B34 R4.F5.B20 R4.F5.B6 R4.F4.B255 R4.F4.B241 R4.F4.B227 R4.F4.B213 R4.F4.B185 R4.F4.B171 R4.F4.B157 R4.F4.B143 R4.F4.B125 R4.F4.B111 R4.F4.B97 R4.F4.B83 R4.F4.B55 R4.F4.B41 R4.F4.B27 R4.F4.B13 R4.F4.B248 R4.F4.B234 R4.F4.B220 R4.F4.B206 R4.F4.B178 R4.F4.B164 R4.F4.B150 R4.F4.B136 R4.F4.B118 R4.F4.B104 R4.F4.B90 R4.F4.B76 R4.F4.B48 R4.F4.B34 R4.F4.B20 R4.F4.B6 R4.F3.B249 R4.F3.B235 R4.F3.B221 R4.F3.B207 R4.F3.B179 R4.F3.B165 R4.F3.B151 R4.F3.B137 R4.F3.B119 R4.F3.B105 R4.F3.B91 R4.F3.B77 R4.F3.B49 R4.F3.B35 R4.F3.B21 R4.F3.B7 R4.F3.B242 R4.F3.B228 R4.F3.B214 R4.F3.B200 R4.F3.B172 R4.F3.B158 R4.F3.B144 R4.F3.B130 R4.F3.B112 R4.F3.B98 R4.F3.B84 R4.F3.B70 R4.F3.B42 R4.F3.B28 R4.F3.B14 R4.F3.B0 R4.F2.B249 R4.F2.B235 R4.F2.B221 R4.F2.B207 R4.F2.B179 R4.F2.B165 R4.F2.B151 R4.F2.B137 R4.F2.B119 R4.F2.B105 R4.F2.B91 R4.F2.B77 R4.F2.B49 R4.F2.B35 R4.F2.B21 R4.F2.B7 R4.F2.B242 R4.F2.B228 R4.F2.B214 R4.F2.B200 R4.F2.B172 R4.F2.B158 R4.F2.B144 R4.F2.B130 R4.F2.B112 R4.F2.B98 R4.F2.B84 R4.F2.B70 R4.F2.B42 R4.F2.B28 R4.F2.B14 R4.F2.B0 R4.F1.B249 R4.F1.B235 R4.F1.B221 R4.F1.B207 R4.F1.B179 R4.F1.B165 R4.F1.B151 R4.F1.B137 R4.F1.B119 R4.F1.B105 R4.F1.B91 R4.F1.B77 R4.F1.B49 R4.F1.B35 R4.F1.B21 R4.F1.B7 R4.F1.B242 R4.F1.B228 R4.F1.B214 R4.F1.B200 R4.F1.B172 R4.F1.B158 R4.F1.B144 R4.F1.B130 R4.F1.B112 R4.F1.B98 R4.F1.B84 R4.F1.B70 R4.F1.B42 R4.F1.B28 R4.F1.B14 R4.F1.B0 R4.F0.B249 R4.F0.B235 R4.F0.B221 R4.F0.B207 R4.F0.B179 R4.F0.B165 R4.F0.B151 R4.F0.B137 R4.F0.B119 R4.F0.B105 R4.F0.B91 R4.F0.B77 R4.F0.B49 R4.F0.B35 R4.F0.B21 R4.F0.B7 R4.F0.B242 R4.F0.B228 R4.F0.B214 R4.F0.B200 R4.F0.B172 R4.F0.B158 R4.F0.B144 R4.F0.B130 R4.F0.B112 R4.F0.B98 R4.F0.B84 R4.F0.B70 R4.F0.B42 R4.F0.B28 R4.F0.B14 R4.F0.B0 R4.F3.B250 R4.F3.B236 R4.F3.B222 R4.F3.B208 R4.F3.B180 R4.F3.B166 R4.F3.B152 R4.F3.B138 R4.F3.B120 R4.F3.B106 R4.F3.B92 R4.F3.B78 R4.F3.B50 R4.F3.B36 R4.F3.B22 R4.F3.B8 R4.F3.B243 R4.F3.B229 R4.F3.B215 R4.F3.B201 R4.F3.B173 R4.F3.B159 R4.F3.B145 R4.F3.B131 R4.F3.B113 R4.F3.B99 R4.F3.B85 R4.F3.B71 R4.F3.B43 R4.F3.B29 R4.F3.B15 R4.F3.B1 R4.F2.B250 R4.F2.B236 R4.F2.B222 R4.F2.B208 R4.F2.B180 R4.F2.B166 R4.F2.B152 R4.F2.B138 R4.F2.B120 R4.F2.B106 R4.F2.B92 R4.F2.B78 R4.F2.B50 R4.F2.B36 R4.F2.B22 R4.F2.B8 R4.F2.B243 R4.F2.B229 R4.F2.B215 R4.F2.B201 R4.F2.B173 R4.F2.B159 R4.F2.B145 R4.F2.B131 R4.F2.B113 R4.F2.B99 R4.F2.B85 R4.F2.B71 R4.F2.B43 R4.F2.B29 R4.F2.B15 R4.F2.B1 R4.F1.B250 R4.F1.B236 R4.F1.B222 R4.F1.B208 R4.F1.B180 R4.F1.B166 R4.F1.B152 R4.F1.B138 R4.F1.B120 R4.F1.B106 R4.F1.B92 R4.F1.B78 R4.F1.B50 R4.F1.B36 R4.F1.B22 R4.F1.B8 R4.F1.B243 R4.F1.B229 R4.F1.B215 R4.F1.B201 R4.F1.B173 R4.F1.B159 R4.F1.B145 R4.F1.B131 R4.F1.B113 R4.F1.B99 R4.F1.B85 R4.F1.B71 R4.F1.B43 R4.F1.B29 R4.F1.B15 R4.F1.B1 R4.F0.B250 R4.F0.B236 R4.F0.B222 R4.F0.B208 R4.F0.B180 R4.F0.B166 R4.F0.B152 R4.F0.B138 R4.F0.B120 R4.F0.B106 R4.F0.B92 R4.F0.B78 R4.F0.B50 R4.F0.B36 R4.F0.B22 R4.F0.B8 R4.F0.B243 R4.F0.B229 R4.F0.B215 R4.F0.B201 R4.F0.B173 R4.F0.B159 R4.F0.B145 R4.F0.B131 R4.F0.B113 R4.F0.B99 R4.F0.B85 R4.F0.B71 R4.F0.B43 R4.F0.B29 R4.F0.B15 R4.F0.B1 R4.F3.B251 R4.F3.B237 R4.F3.B223 R4.F3.B209 R4.F3.B181 R4.F3.B167 R4.F3.B153 R4.F3.B139 R4.F3.B121 R4.F3.B107 R4.F3.B93 R4.F3.B79 R4.F3.B51 R4.F3.B37 R4.F3.B23 R4.F3.B9 R4.F3.B244 R4.F3.B230 R4.F3.B216 R4.F3.B202 R4.F3.B174 R4.F3.B160 R4.F3.B146 R4.F3.B132 R4.F3.B114 R4.F3.B100 R4.F3.B86 R4.F3.B72 R4.F3.B44 R4.F3.B30 R4.F3.B16 R4.F3.B2 R4.F2.B251 R4.F2.B237 R4.F2.B223 R4.F2.B209 R4.F2.B181 R4.F2.B167 R4.F2.B153 R4.F2.B139 R4.F2.B121 R4.F2.B107 R4.F2.B93 R4.F2.B79 R4.F2.B51 R4.F2.B37 R4.F2.B23 R4.F2.B9 R4.F2.B244 R4.F2.B230 R4.F2.B216 R4.F2.B202 R4.F2.B174 R4.F2.B160 R4.F2.B146 R4.F2.B132 R4.F2.B114 R4.F2.B100 R4.F2.B86 R4.F2.B72 R4.F2.B44 R4.F2.B30 R4.F2.B16 R4.F2.B2 R4.F1.B251 R4.F1.B237 R4.F1.B223 R4.F1.B209 R4.F1.B181 R4.F1.B167 R4.F1.B153 R4.F1.B139 R4.F1.B121 R4.F1.B107 R4.F1.B93 R4.F1.B79 R4.F1.B51 R4.F1.B37 R4.F1.B23 R4.F1.B9 R4.F1.B244 R4.F1.B230 R4.F1.B216 R4.F1.B202 R4.F1.B174 R4.F1.B160 R4.F1.B146 R4.F1.B132 R4.F1.B114 R4.F1.B100 R4.F1.B86 R4.F1.B72 R4.F1.B44 R4.F1.B30 R4.F1.B16 R4.F1.B2 R4.F0.B251 R4.F0.B237 R4.F0.B223 R4.F0.B209 R4.F0.B181 R4.F0.B167 R4.F0.B153 R4.F0.B139 R4.F0.B121 R4.F0.B107 R4.F0.B93 R4.F0.B79 R4.F0.B51 R4.F0.B37 R4.F0.B23 R4.F0.B9 R4.F0.B244 R4.F0.B230 R4.F0.B216 R4.F0.B202 R4.F0.B174 R4.F0.B160 R4.F0.B146 R4.F0.B132 R4.F0.B114 R4.F0.B100 R4.F0.B86 R4.F0.B72 R4.F0.B44 R4.F0.B30 R4.F0.B16 R4.F0.B2 R4.F3.B252 R4.F3.B238 R4.F3.B224 R4.F3.B210 R4.F3.B182 R4.F3.B168 R4.F3.B154 R4.F3.B140 R4.F3.B122 R4.F3.B108 R4.F3.B94 R4.F3.B80 R4.F3.B52 R4.F3.B38 R4.F3.B24 R4.F3.B10 R4.F3.B245 R4.F3.B231 R4.F3.B217 R4.F3.B203 R4.F3.B175 R4.F3.B161 R4.F3.B147 R4.F3.B133 R4.F3.B115 R4.F3.B101 R4.F3.B87 R4.F3.B73 R4.F3.B45 R4.F3.B31 R4.F3.B17 R4.F3.B3 R4.F2.B252 R4.F2.B238 R4.F2.B224 R4.F2.B210 R4.F2.B182 R4.F2.B168 R4.F2.B154 R4.F2.B140 R4.F2.B122 R4.F2.B108 R4.F2.B94 R4.F2.B80 R4.F2.B52 R4.F2.B38 R4.F2.B24 R4.F2.B10 R4.F2.B245 R4.F2.B231 R4.F2.B217 R4.F2.B203 R4.F2.B175 R4.F2.B161 R4.F2.B147 R4.F2.B133 R4.F2.B115 R4.F2.B101 R4.F2.B87 R4.F2.B73 R4.F2.B45 R4.F2.B31 R4.F2.B17 R4.F2.B3 R4.F1.B252 R4.F1.B238 R4.F1.B224 R4.F1.B210 R4.F1.B182 R4.F1.B168 R4.F1.B154 R4.F1.B140 R4.F1.B122 R4.F1.B108 R4.F1.B94 R4.F1.B80 R4.F1.B52 R4.F1.B38 R4.F1.B24 R4.F1.B10 R4.F1.B245 R4.F1.B231 R4.F1.B217 R4.F1.B203 R4.F1.B175 R4.F1.B161 R4.F1.B147 R4.F1.B133 R4.F1.B115 R4.F1.B101 R4.F1.B87 R4.F1.B73 R4.F1.B45 R4.F1.B31 R4.F1.B17 R4.F1.B3 R4.F0.B252 R4.F0.B238 R4.F0.B224 R4.F0.B210 R4.F0.B182 R4.F0.B168 R4.F0.B154 R4.F0.B140 R4.F0.B122 R4.F0.B108 R4.F0.B94 R4.F0.B80 R4.F0.B52 R4.F0.B38 R4.F0.B24 R4.F0.B10 R4.F0.B245 R4.F0.B231 R4.F0.B217 R4.F0.B203 R4.F0.B175 R4.F0.B161 R4.F0.B147 R4.F0.B133 R4.F0.B115 R4.F0.B101 R4.F0.B87 R4.F0.B73 R4.F0.B45 R4.F0.B31 R4.F0.B17 R4.F0.B3 R4.F3.B253 R4.F3.B239 R4.F3.B225 R4.F3.B211 R4.F3.B183 R4.F3.B169 R4.F3.B155 R4.F3.B141 R4.F3.B123 R4.F3.B109 R4.F3.B95 R4.F3.B81 R4.F3.B53 R4.F3.B39 R4.F3.B25 R4.F3.B11 R4.F3.B246 R4.F3.B232 R4.F3.B218 R4.F3.B204 R4.F3.B176 R4.F3.B162 R4.F3.B148 R4.F3.B134 R4.F3.B116 R4.F3.B102 R4.F3.B88 R4.F3.B74 R4.F3.B46 R4.F3.B32 R4.F3.B18 R4.F3.B4 R4.F2.B253 R4.F2.B239 R4.F2.B225 R4.F2.B211 R4.F2.B183 R4.F2.B169 R4.F2.B155 R4.F2.B141 R4.F2.B123 R4.F2.B109 R4.F2.B95 R4.F2.B81 R4.F2.B53 R4.F2.B39 R4.F2.B25 R4.F2.B11 R4.F2.B246 R4.F2.B232 R4.F2.B218 R4.F2.B204 R4.F2.B176 R4.F2.B162 R4.F2.B148 R4.F2.B134 R4.F2.B116 R4.F2.B102 R4.F2.B88 R4.F2.B74 R4.F2.B46 R4.F2.B32 R4.F2.B18 R4.F2.B4 R4.F1.B253 R4.F1.B239 R4.F1.B225 R4.F1.B211 R4.F1.B183 R4.F1.B169 R4.F1.B155 R4.F1.B141 R4.F1.B123 R4.F1.B109 R4.F1.B95 R4.F1.B81 R4.F1.B53 R4.F1.B39 R4.F1.B25 R4.F1.B11 R4.F1.B246 R4.F1.B232 R4.F1.B218 R4.F1.B204 R4.F1.B176 R4.F1.B162 R4.F1.B148 R4.F1.B134 R4.F1.B116 R4.F1.B102 R4.F1.B88 R4.F1.B74 R4.F1.B46 R4.F1.B32 R4.F1.B18 R4.F1.B4 R4.F0.B253 R4.F0.B239 R4.F0.B225 R4.F0.B211 R4.F0.B183 R4.F0.B169 R4.F0.B155 R4.F0.B141 R4.F0.B123 R4.F0.B109 R4.F0.B95 R4.F0.B81 R4.F0.B53 R4.F0.B39 R4.F0.B25 R4.F0.B11 R4.F0.B246 R4.F0.B232 R4.F0.B218 R4.F0.B204 R4.F0.B176 R4.F0.B162 R4.F0.B148 R4.F0.B134 R4.F0.B116 R4.F0.B102 R4.F0.B88 R4.F0.B74 R4.F0.B46 R4.F0.B32 R4.F0.B18 R4.F0.B4 R4.F3.B254 R4.F3.B240 R4.F3.B226 R4.F3.B212 R4.F3.B184 R4.F3.B170 R4.F3.B156 R4.F3.B142 R4.F3.B124 R4.F3.B110 R4.F3.B96 R4.F3.B82 R4.F3.B54 R4.F3.B40 R4.F3.B26 R4.F3.B12 R4.F3.B247 R4.F3.B233 R4.F3.B219 R4.F3.B205 R4.F3.B177 R4.F3.B163 R4.F3.B149 R4.F3.B135 R4.F3.B117 R4.F3.B103 R4.F3.B89 R4.F3.B75 R4.F3.B47 R4.F3.B33 R4.F3.B19 R4.F3.B5 R4.F2.B254 R4.F2.B240 R4.F2.B226 R4.F2.B212 R4.F2.B184 R4.F2.B170 R4.F2.B156 R4.F2.B142 R4.F2.B124 R4.F2.B110 R4.F2.B96 R4.F2.B82 R4.F2.B54 R4.F2.B40 R4.F2.B26 R4.F2.B12 R4.F2.B247 R4.F2.B233 R4.F2.B219 R4.F2.B205 R4.F2.B177 R4.F2.B163 R4.F2.B149 R4.F2.B135 R4.F2.B117 R4.F2.B103 R4.F2.B89 R4.F2.B75 R4.F2.B47 R4.F2.B33 R4.F2.B19 R4.F2.B5 R4.F1.B254 R4.F1.B240 R4.F1.B226 R4.F1.B212 R4.F1.B184 R4.F1.B170 R4.F1.B156 R4.F1.B142 R4.F1.B124 R4.F1.B110 R4.F1.B96 R4.F1.B82 R4.F1.B54 R4.F1.B40 R4.F1.B26 R4.F1.B12 R4.F1.B247 R4.F1.B233 R4.F1.B219 R4.F1.B205 R4.F1.B177 R4.F1.B163 R4.F1.B149 R4.F1.B135 R4.F1.B117 R4.F1.B103 R4.F1.B89 R4.F1.B75 R4.F1.B47 R4.F1.B33 R4.F1.B19 R4.F1.B5 R4.F0.B254 R4.F0.B240 R4.F0.B226 R4.F0.B212 R4.F0.B184 R4.F0.B170 R4.F0.B156 R4.F0.B142 R4.F0.B124 R4.F0.B110 R4.F0.B96 R4.F0.B82 R4.F0.B54 R4.F0.B40 R4.F0.B26 R4.F0.B12 R4.F0.B247 R4.F0.B233 R4.F0.B219 R4.F0.B205 R4.F0.B177 R4.F0.B163 R4.F0.B149 R4.F0.B135 R4.F0.B117 R4.F0.B103 R4.F0.B89 R4.F0.B75 R4.F0.B47 R4.F0.B33 R4.F0.B19 R4.F0.B5 R4.F3.B255 R4.F3.B241 R4.F3.B227 R4.F3.B213 R4.F3.B185 R4.F3.B171 R4.F3.B157 R4.F3.B143 R4.F3.B125 R4.F3.B111 R4.F3.B97 R4.F3.B83 R4.F3.B55 R4.F3.B41 R4.F3.B27 R4.F3.B13 R4.F3.B248 R4.F3.B234 R4.F3.B220 R4.F3.B206 R4.F3.B178 R4.F3.B164 R4.F3.B150 R4.F3.B136 R4.F3.B118 R4.F3.B104 R4.F3.B90 R4.F3.B76 R4.F3.B48 R4.F3.B34 R4.F3.B20 R4.F3.B6 R4.F2.B255 R4.F2.B241 R4.F2.B227 R4.F2.B213 R4.F2.B185 R4.F2.B171 R4.F2.B157 R4.F2.B143 R4.F2.B125 R4.F2.B111 R4.F2.B97 R4.F2.B83 R4.F2.B55 R4.F2.B41 R4.F2.B27 R4.F2.B13 R4.F2.B248 R4.F2.B234 R4.F2.B220 R4.F2.B206 R4.F2.B178 R4.F2.B164 R4.F2.B150 R4.F2.B136 R4.F2.B118 R4.F2.B104 R4.F2.B90 R4.F2.B76 R4.F2.B48 R4.F2.B34 R4.F2.B20 R4.F2.B6 R4.F1.B255 R4.F1.B241 R4.F1.B227 R4.F1.B213 R4.F1.B185 R4.F1.B171 R4.F1.B157 R4.F1.B143 R4.F1.B125 R4.F1.B111 R4.F1.B97 R4.F1.B83 R4.F1.B55 R4.F1.B41 R4.F1.B27 R4.F1.B13 R4.F1.B248 R4.F1.B234 R4.F1.B220 R4.F1.B206 R4.F1.B178 R4.F1.B164 R4.F1.B150 R4.F1.B136 R4.F1.B118 R4.F1.B104 R4.F1.B90 R4.F1.B76 R4.F1.B48 R4.F1.B34 R4.F1.B20 R4.F1.B6 R4.F0.B255 R4.F0.B241 R4.F0.B227 R4.F0.B213 R4.F0.B185 R4.F0.B171 R4.F0.B157 R4.F0.B143 R4.F0.B125 R4.F0.B111 R4.F0.B97 R4.F0.B83 R4.F0.B55 R4.F0.B41 R4.F0.B27 R4.F0.B13 R4.F0.B248 R4.F0.B234 R4.F0.B220 R4.F0.B206 R4.F0.B178 R4.F0.B164 R4.F0.B150 R4.F0.B136 R4.F0.B118 R4.F0.B104 R4.F0.B90 R4.F0.B76 R4.F0.B48 R4.F0.B34 R4.F0.B20 R4.F0.B6 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATAP: R4.F75.B198 R4.F75.B68 R4.F75.B191 R4.F75.B61 R4.F74.B198 R4.F74.B68 R4.F74.B191 R4.F74.B61 R4.F73.B198 R4.F73.B68 R4.F73.B191 R4.F73.B61 R4.F72.B198 R4.F72.B68 R4.F72.B191 R4.F72.B61 R4.F75.B199 R4.F75.B69 R4.F75.B192 R4.F75.B62 R4.F74.B199 R4.F74.B69 R4.F74.B192 R4.F74.B62 R4.F73.B199 R4.F73.B69 R4.F73.B192 R4.F73.B62 R4.F72.B199 R4.F72.B69 R4.F72.B192 R4.F72.B62 R4.F71.B193 R4.F71.B63 R4.F71.B186 R4.F71.B56 R4.F70.B193 R4.F70.B63 R4.F70.B186 R4.F70.B56 R4.F69.B193 R4.F69.B63 R4.F69.B186 R4.F69.B56 R4.F68.B193 R4.F68.B63 R4.F68.B186 R4.F68.B56 R4.F71.B194 R4.F71.B64 R4.F71.B187 R4.F71.B57 R4.F70.B194 R4.F70.B64 R4.F70.B187 R4.F70.B57 R4.F69.B194 R4.F69.B64 R4.F69.B187 R4.F69.B57 R4.F68.B194 R4.F68.B64 R4.F68.B187 R4.F68.B57 R4.F71.B195 R4.F71.B65 R4.F71.B188 R4.F71.B58 R4.F70.B195 R4.F70.B65 R4.F70.B188 R4.F70.B58 R4.F69.B195 R4.F69.B65 R4.F69.B188 R4.F69.B58 R4.F68.B195 R4.F68.B65 R4.F68.B188 R4.F68.B58 R4.F71.B196 R4.F71.B66 R4.F71.B189 R4.F71.B59 R4.F70.B196 R4.F70.B66 R4.F70.B189 R4.F70.B59 R4.F69.B196 R4.F69.B66 R4.F69.B189 R4.F69.B59 R4.F68.B196 R4.F68.B66 R4.F68.B189 R4.F68.B59 R4.F71.B197 R4.F71.B67 R4.F71.B190 R4.F71.B60 R4.F70.B197 R4.F70.B67 R4.F70.B190 R4.F70.B60 R4.F69.B197 R4.F69.B67 R4.F69.B190 R4.F69.B60 R4.F68.B197 R4.F68.B67 R4.F68.B190 R4.F68.B60 R4.F71.B198 R4.F71.B68 R4.F71.B191 R4.F71.B61 R4.F70.B198 R4.F70.B68 R4.F70.B191 R4.F70.B61 R4.F69.B198 R4.F69.B68 R4.F69.B191 R4.F69.B61 R4.F68.B198 R4.F68.B68 R4.F68.B191 R4.F68.B61 R4.F71.B199 R4.F71.B69 R4.F71.B192 R4.F71.B62 R4.F70.B199 R4.F70.B69 R4.F70.B192 R4.F70.B62 R4.F69.B199 R4.F69.B69 R4.F69.B192 R4.F69.B62 R4.F68.B199 R4.F68.B69 R4.F68.B192 R4.F68.B62 R4.F67.B193 R4.F67.B63 R4.F67.B186 R4.F67.B56 R4.F66.B193 R4.F66.B63 R4.F66.B186 R4.F66.B56 R4.F65.B193 R4.F65.B63 R4.F65.B186 R4.F65.B56 R4.F64.B193 R4.F64.B63 R4.F64.B186 R4.F64.B56 R4.F67.B194 R4.F67.B64 R4.F67.B187 R4.F67.B57 R4.F66.B194 R4.F66.B64 R4.F66.B187 R4.F66.B57 R4.F65.B194 R4.F65.B64 R4.F65.B187 R4.F65.B57 R4.F64.B194 R4.F64.B64 R4.F64.B187 R4.F64.B57 R4.F67.B195 R4.F67.B65 R4.F67.B188 R4.F67.B58 R4.F66.B195 R4.F66.B65 R4.F66.B188 R4.F66.B58 R4.F65.B195 R4.F65.B65 R4.F65.B188 R4.F65.B58 R4.F64.B195 R4.F64.B65 R4.F64.B188 R4.F64.B58 R4.F67.B196 R4.F67.B66 R4.F67.B189 R4.F67.B59 R4.F66.B196 R4.F66.B66 R4.F66.B189 R4.F66.B59 R4.F65.B196 R4.F65.B66 R4.F65.B189 R4.F65.B59 R4.F64.B196 R4.F64.B66 R4.F64.B189 R4.F64.B59 R4.F67.B197 R4.F67.B67 R4.F67.B190 R4.F67.B60 R4.F66.B197 R4.F66.B67 R4.F66.B190 R4.F66.B60 R4.F65.B197 R4.F65.B67 R4.F65.B190 R4.F65.B60 R4.F64.B197 R4.F64.B67 R4.F64.B190 R4.F64.B60 R4.F67.B198 R4.F67.B68 R4.F67.B191 R4.F67.B61 R4.F66.B198 R4.F66.B68 R4.F66.B191 R4.F66.B61 R4.F65.B198 R4.F65.B68 R4.F65.B191 R4.F65.B61 R4.F64.B198 R4.F64.B68 R4.F64.B191 R4.F64.B61 R4.F67.B199 R4.F67.B69 R4.F67.B192 R4.F67.B62 R4.F66.B199 R4.F66.B69 R4.F66.B192 R4.F66.B62 R4.F65.B199 R4.F65.B69 R4.F65.B192 R4.F65.B62 R4.F64.B199 R4.F64.B69 R4.F64.B192 R4.F64.B62 R4.F63.B193 R4.F63.B63 R4.F63.B186 R4.F63.B56 R4.F62.B193 R4.F62.B63 R4.F62.B186 R4.F62.B56 R4.F61.B193 R4.F61.B63 R4.F61.B186 R4.F61.B56 R4.F60.B193 R4.F60.B63 R4.F60.B186 R4.F60.B56 R4.F63.B194 R4.F63.B64 R4.F63.B187 R4.F63.B57 R4.F62.B194 R4.F62.B64 R4.F62.B187 R4.F62.B57 R4.F61.B194 R4.F61.B64 R4.F61.B187 R4.F61.B57 R4.F60.B194 R4.F60.B64 R4.F60.B187 R4.F60.B57 R4.F63.B195 R4.F63.B65 R4.F63.B188 R4.F63.B58 R4.F62.B195 R4.F62.B65 R4.F62.B188 R4.F62.B58 R4.F61.B195 R4.F61.B65 R4.F61.B188 R4.F61.B58 R4.F60.B195 R4.F60.B65 R4.F60.B188 R4.F60.B58 R4.F63.B196 R4.F63.B66 R4.F63.B189 R4.F63.B59 R4.F62.B196 R4.F62.B66 R4.F62.B189 R4.F62.B59 R4.F61.B196 R4.F61.B66 R4.F61.B189 R4.F61.B59 R4.F60.B196 R4.F60.B66 R4.F60.B189 R4.F60.B59 R4.F63.B197 R4.F63.B67 R4.F63.B190 R4.F63.B60 R4.F62.B197 R4.F62.B67 R4.F62.B190 R4.F62.B60 R4.F61.B197 R4.F61.B67 R4.F61.B190 R4.F61.B60 R4.F60.B197 R4.F60.B67 R4.F60.B190 R4.F60.B60 R4.F63.B198 R4.F63.B68 R4.F63.B191 R4.F63.B61 R4.F62.B198 R4.F62.B68 R4.F62.B191 R4.F62.B61 R4.F61.B198 R4.F61.B68 R4.F61.B191 R4.F61.B61 R4.F60.B198 R4.F60.B68 R4.F60.B191 R4.F60.B61 R4.F63.B199 R4.F63.B69 R4.F63.B192 R4.F63.B62 R4.F62.B199 R4.F62.B69 R4.F62.B192 R4.F62.B62 R4.F61.B199 R4.F61.B69 R4.F61.B192 R4.F61.B62 R4.F60.B199 R4.F60.B69 R4.F60.B192 R4.F60.B62 R4.F59.B193 R4.F59.B63 R4.F59.B186 R4.F59.B56 R4.F58.B193 R4.F58.B63 R4.F58.B186 R4.F58.B56 R4.F57.B193 R4.F57.B63 R4.F57.B186 R4.F57.B56 R4.F56.B193 R4.F56.B63 R4.F56.B186 R4.F56.B56 R4.F59.B194 R4.F59.B64 R4.F59.B187 R4.F59.B57 R4.F58.B194 R4.F58.B64 R4.F58.B187 R4.F58.B57 R4.F57.B194 R4.F57.B64 R4.F57.B187 R4.F57.B57 R4.F56.B194 R4.F56.B64 R4.F56.B187 R4.F56.B57 R4.F59.B195 R4.F59.B65 R4.F59.B188 R4.F59.B58 R4.F58.B195 R4.F58.B65 R4.F58.B188 R4.F58.B58 R4.F57.B195 R4.F57.B65 R4.F57.B188 R4.F57.B58 R4.F56.B195 R4.F56.B65 R4.F56.B188 R4.F56.B58 R4.F59.B196 R4.F59.B66 R4.F59.B189 R4.F59.B59 R4.F58.B196 R4.F58.B66 R4.F58.B189 R4.F58.B59 R4.F57.B196 R4.F57.B66 R4.F57.B189 R4.F57.B59 R4.F56.B196 R4.F56.B66 R4.F56.B189 R4.F56.B59 R4.F59.B197 R4.F59.B67 R4.F59.B190 R4.F59.B60 R4.F58.B197 R4.F58.B67 R4.F58.B190 R4.F58.B60 R4.F57.B197 R4.F57.B67 R4.F57.B190 R4.F57.B60 R4.F56.B197 R4.F56.B67 R4.F56.B190 R4.F56.B60 R4.F59.B198 R4.F59.B68 R4.F59.B191 R4.F59.B61 R4.F58.B198 R4.F58.B68 R4.F58.B191 R4.F58.B61 R4.F57.B198 R4.F57.B68 R4.F57.B191 R4.F57.B61 R4.F56.B198 R4.F56.B68 R4.F56.B191 R4.F56.B61 R4.F59.B199 R4.F59.B69 R4.F59.B192 R4.F59.B62 R4.F58.B199 R4.F58.B69 R4.F58.B192 R4.F58.B62 R4.F57.B199 R4.F57.B69 R4.F57.B192 R4.F57.B62 R4.F56.B199 R4.F56.B69 R4.F56.B192 R4.F56.B62 R4.F55.B193 R4.F55.B63 R4.F55.B186 R4.F55.B56 R4.F54.B193 R4.F54.B63 R4.F54.B186 R4.F54.B56 R4.F53.B193 R4.F53.B63 R4.F53.B186 R4.F53.B56 R4.F52.B193 R4.F52.B63 R4.F52.B186 R4.F52.B56 R4.F55.B194 R4.F55.B64 R4.F55.B187 R4.F55.B57 R4.F54.B194 R4.F54.B64 R4.F54.B187 R4.F54.B57 R4.F53.B194 R4.F53.B64 R4.F53.B187 R4.F53.B57 R4.F52.B194 R4.F52.B64 R4.F52.B187 R4.F52.B57 R4.F55.B195 R4.F55.B65 R4.F55.B188 R4.F55.B58 R4.F54.B195 R4.F54.B65 R4.F54.B188 R4.F54.B58 R4.F53.B195 R4.F53.B65 R4.F53.B188 R4.F53.B58 R4.F52.B195 R4.F52.B65 R4.F52.B188 R4.F52.B58 R4.F55.B196 R4.F55.B66 R4.F55.B189 R4.F55.B59 R4.F54.B196 R4.F54.B66 R4.F54.B189 R4.F54.B59 R4.F53.B196 R4.F53.B66 R4.F53.B189 R4.F53.B59 R4.F52.B196 R4.F52.B66 R4.F52.B189 R4.F52.B59 R4.F55.B197 R4.F55.B67 R4.F55.B190 R4.F55.B60 R4.F54.B197 R4.F54.B67 R4.F54.B190 R4.F54.B60 R4.F53.B197 R4.F53.B67 R4.F53.B190 R4.F53.B60 R4.F52.B197 R4.F52.B67 R4.F52.B190 R4.F52.B60 R4.F55.B198 R4.F55.B68 R4.F55.B191 R4.F55.B61 R4.F54.B198 R4.F54.B68 R4.F54.B191 R4.F54.B61 R4.F53.B198 R4.F53.B68 R4.F53.B191 R4.F53.B61 R4.F52.B198 R4.F52.B68 R4.F52.B191 R4.F52.B61 R4.F55.B199 R4.F55.B69 R4.F55.B192 R4.F55.B62 R4.F54.B199 R4.F54.B69 R4.F54.B192 R4.F54.B62 R4.F53.B199 R4.F53.B69 R4.F53.B192 R4.F53.B62 R4.F52.B199 R4.F52.B69 R4.F52.B192 R4.F52.B62 R4.F51.B193 R4.F51.B63 R4.F51.B186 R4.F51.B56 R4.F50.B193 R4.F50.B63 R4.F50.B186 R4.F50.B56 R4.F49.B193 R4.F49.B63 R4.F49.B186 R4.F49.B56 R4.F48.B193 R4.F48.B63 R4.F48.B186 R4.F48.B56 R4.F51.B194 R4.F51.B64 R4.F51.B187 R4.F51.B57 R4.F50.B194 R4.F50.B64 R4.F50.B187 R4.F50.B57 R4.F49.B194 R4.F49.B64 R4.F49.B187 R4.F49.B57 R4.F48.B194 R4.F48.B64 R4.F48.B187 R4.F48.B57 R4.F51.B195 R4.F51.B65 R4.F51.B188 R4.F51.B58 R4.F50.B195 R4.F50.B65 R4.F50.B188 R4.F50.B58 R4.F49.B195 R4.F49.B65 R4.F49.B188 R4.F49.B58 R4.F48.B195 R4.F48.B65 R4.F48.B188 R4.F48.B58 R4.F51.B196 R4.F51.B66 R4.F51.B189 R4.F51.B59 R4.F50.B196 R4.F50.B66 R4.F50.B189 R4.F50.B59 R4.F49.B196 R4.F49.B66 R4.F49.B189 R4.F49.B59 R4.F48.B196 R4.F48.B66 R4.F48.B189 R4.F48.B59 R4.F51.B197 R4.F51.B67 R4.F51.B190 R4.F51.B60 R4.F50.B197 R4.F50.B67 R4.F50.B190 R4.F50.B60 R4.F49.B197 R4.F49.B67 R4.F49.B190 R4.F49.B60 R4.F48.B197 R4.F48.B67 R4.F48.B190 R4.F48.B60 R4.F51.B198 R4.F51.B68 R4.F51.B191 R4.F51.B61 R4.F50.B198 R4.F50.B68 R4.F50.B191 R4.F50.B61 R4.F49.B198 R4.F49.B68 R4.F49.B191 R4.F49.B61 R4.F48.B198 R4.F48.B68 R4.F48.B191 R4.F48.B61 R4.F51.B199 R4.F51.B69 R4.F51.B192 R4.F51.B62 R4.F50.B199 R4.F50.B69 R4.F50.B192 R4.F50.B62 R4.F49.B199 R4.F49.B69 R4.F49.B192 R4.F49.B62 R4.F48.B199 R4.F48.B69 R4.F48.B192 R4.F48.B62 R4.F47.B193 R4.F47.B63 R4.F47.B186 R4.F47.B56 R4.F46.B193 R4.F46.B63 R4.F46.B186 R4.F46.B56 R4.F45.B193 R4.F45.B63 R4.F45.B186 R4.F45.B56 R4.F44.B193 R4.F44.B63 R4.F44.B186 R4.F44.B56 R4.F47.B194 R4.F47.B64 R4.F47.B187 R4.F47.B57 R4.F46.B194 R4.F46.B64 R4.F46.B187 R4.F46.B57 R4.F45.B194 R4.F45.B64 R4.F45.B187 R4.F45.B57 R4.F44.B194 R4.F44.B64 R4.F44.B187 R4.F44.B57 R4.F47.B195 R4.F47.B65 R4.F47.B188 R4.F47.B58 R4.F46.B195 R4.F46.B65 R4.F46.B188 R4.F46.B58 R4.F45.B195 R4.F45.B65 R4.F45.B188 R4.F45.B58 R4.F44.B195 R4.F44.B65 R4.F44.B188 R4.F44.B58 R4.F47.B196 R4.F47.B66 R4.F47.B189 R4.F47.B59 R4.F46.B196 R4.F46.B66 R4.F46.B189 R4.F46.B59 R4.F45.B196 R4.F45.B66 R4.F45.B189 R4.F45.B59 R4.F44.B196 R4.F44.B66 R4.F44.B189 R4.F44.B59 R4.F47.B197 R4.F47.B67 R4.F47.B190 R4.F47.B60 R4.F46.B197 R4.F46.B67 R4.F46.B190 R4.F46.B60 R4.F45.B197 R4.F45.B67 R4.F45.B190 R4.F45.B60 R4.F44.B197 R4.F44.B67 R4.F44.B190 R4.F44.B60 R4.F47.B198 R4.F47.B68 R4.F47.B191 R4.F47.B61 R4.F46.B198 R4.F46.B68 R4.F46.B191 R4.F46.B61 R4.F45.B198 R4.F45.B68 R4.F45.B191 R4.F45.B61 R4.F44.B198 R4.F44.B68 R4.F44.B191 R4.F44.B61 R4.F47.B199 R4.F47.B69 R4.F47.B192 R4.F47.B62 R4.F46.B199 R4.F46.B69 R4.F46.B192 R4.F46.B62 R4.F45.B199 R4.F45.B69 R4.F45.B192 R4.F45.B62 R4.F44.B199 R4.F44.B69 R4.F44.B192 R4.F44.B62 R4.F43.B193 R4.F43.B63 R4.F43.B186 R4.F43.B56 R4.F42.B193 R4.F42.B63 R4.F42.B186 R4.F42.B56 R4.F41.B193 R4.F41.B63 R4.F41.B186 R4.F41.B56 R4.F40.B193 R4.F40.B63 R4.F40.B186 R4.F40.B56 R4.F43.B194 R4.F43.B64 R4.F43.B187 R4.F43.B57 R4.F42.B194 R4.F42.B64 R4.F42.B187 R4.F42.B57 R4.F41.B194 R4.F41.B64 R4.F41.B187 R4.F41.B57 R4.F40.B194 R4.F40.B64 R4.F40.B187 R4.F40.B57 R4.F43.B195 R4.F43.B65 R4.F43.B188 R4.F43.B58 R4.F42.B195 R4.F42.B65 R4.F42.B188 R4.F42.B58 R4.F41.B195 R4.F41.B65 R4.F41.B188 R4.F41.B58 R4.F40.B195 R4.F40.B65 R4.F40.B188 R4.F40.B58 R4.F43.B196 R4.F43.B66 R4.F43.B189 R4.F43.B59 R4.F42.B196 R4.F42.B66 R4.F42.B189 R4.F42.B59 R4.F41.B196 R4.F41.B66 R4.F41.B189 R4.F41.B59 R4.F40.B196 R4.F40.B66 R4.F40.B189 R4.F40.B59 R4.F43.B197 R4.F43.B67 R4.F43.B190 R4.F43.B60 R4.F42.B197 R4.F42.B67 R4.F42.B190 R4.F42.B60 R4.F41.B197 R4.F41.B67 R4.F41.B190 R4.F41.B60 R4.F40.B197 R4.F40.B67 R4.F40.B190 R4.F40.B60 R4.F43.B198 R4.F43.B68 R4.F43.B191 R4.F43.B61 R4.F42.B198 R4.F42.B68 R4.F42.B191 R4.F42.B61 R4.F41.B198 R4.F41.B68 R4.F41.B191 R4.F41.B61 R4.F40.B198 R4.F40.B68 R4.F40.B191 R4.F40.B61 R4.F43.B199 R4.F43.B69 R4.F43.B192 R4.F43.B62 R4.F42.B199 R4.F42.B69 R4.F42.B192 R4.F42.B62 R4.F41.B199 R4.F41.B69 R4.F41.B192 R4.F41.B62 R4.F40.B199 R4.F40.B69 R4.F40.B192 R4.F40.B62 R4.F39.B193 R4.F39.B63 R4.F39.B186 R4.F39.B56 R4.F38.B193 R4.F38.B63 R4.F38.B186 R4.F38.B56 R4.F37.B193 R4.F37.B63 R4.F37.B186 R4.F37.B56 R4.F36.B193 R4.F36.B63 R4.F36.B186 R4.F36.B56 R4.F39.B194 R4.F39.B64 R4.F39.B187 R4.F39.B57 R4.F38.B194 R4.F38.B64 R4.F38.B187 R4.F38.B57 R4.F37.B194 R4.F37.B64 R4.F37.B187 R4.F37.B57 R4.F36.B194 R4.F36.B64 R4.F36.B187 R4.F36.B57 R4.F39.B195 R4.F39.B65 R4.F39.B188 R4.F39.B58 R4.F38.B195 R4.F38.B65 R4.F38.B188 R4.F38.B58 R4.F37.B195 R4.F37.B65 R4.F37.B188 R4.F37.B58 R4.F36.B195 R4.F36.B65 R4.F36.B188 R4.F36.B58 R4.F39.B196 R4.F39.B66 R4.F39.B189 R4.F39.B59 R4.F38.B196 R4.F38.B66 R4.F38.B189 R4.F38.B59 R4.F37.B196 R4.F37.B66 R4.F37.B189 R4.F37.B59 R4.F36.B196 R4.F36.B66 R4.F36.B189 R4.F36.B59 R4.F39.B197 R4.F39.B67 R4.F39.B190 R4.F39.B60 R4.F38.B197 R4.F38.B67 R4.F38.B190 R4.F38.B60 R4.F37.B197 R4.F37.B67 R4.F37.B190 R4.F37.B60 R4.F36.B197 R4.F36.B67 R4.F36.B190 R4.F36.B60 R4.F39.B198 R4.F39.B68 R4.F39.B191 R4.F39.B61 R4.F38.B198 R4.F38.B68 R4.F38.B191 R4.F38.B61 R4.F37.B198 R4.F37.B68 R4.F37.B191 R4.F37.B61 R4.F36.B198 R4.F36.B68 R4.F36.B191 R4.F36.B61 R4.F39.B199 R4.F39.B69 R4.F39.B192 R4.F39.B62 R4.F38.B199 R4.F38.B69 R4.F38.B192 R4.F38.B62 R4.F37.B199 R4.F37.B69 R4.F37.B192 R4.F37.B62 R4.F36.B199 R4.F36.B69 R4.F36.B192 R4.F36.B62 R4.F35.B193 R4.F35.B63 R4.F35.B186 R4.F35.B56 R4.F34.B193 R4.F34.B63 R4.F34.B186 R4.F34.B56 R4.F33.B193 R4.F33.B63 R4.F33.B186 R4.F33.B56 R4.F32.B193 R4.F32.B63 R4.F32.B186 R4.F32.B56 R4.F35.B194 R4.F35.B64 R4.F35.B187 R4.F35.B57 R4.F34.B194 R4.F34.B64 R4.F34.B187 R4.F34.B57 R4.F33.B194 R4.F33.B64 R4.F33.B187 R4.F33.B57 R4.F32.B194 R4.F32.B64 R4.F32.B187 R4.F32.B57 R4.F35.B195 R4.F35.B65 R4.F35.B188 R4.F35.B58 R4.F34.B195 R4.F34.B65 R4.F34.B188 R4.F34.B58 R4.F33.B195 R4.F33.B65 R4.F33.B188 R4.F33.B58 R4.F32.B195 R4.F32.B65 R4.F32.B188 R4.F32.B58 R4.F35.B196 R4.F35.B66 R4.F35.B189 R4.F35.B59 R4.F34.B196 R4.F34.B66 R4.F34.B189 R4.F34.B59 R4.F33.B196 R4.F33.B66 R4.F33.B189 R4.F33.B59 R4.F32.B196 R4.F32.B66 R4.F32.B189 R4.F32.B59 R4.F35.B197 R4.F35.B67 R4.F35.B190 R4.F35.B60 R4.F34.B197 R4.F34.B67 R4.F34.B190 R4.F34.B60 R4.F33.B197 R4.F33.B67 R4.F33.B190 R4.F33.B60 R4.F32.B197 R4.F32.B67 R4.F32.B190 R4.F32.B60 R4.F35.B198 R4.F35.B68 R4.F35.B191 R4.F35.B61 R4.F34.B198 R4.F34.B68 R4.F34.B191 R4.F34.B61 R4.F33.B198 R4.F33.B68 R4.F33.B191 R4.F33.B61 R4.F32.B198 R4.F32.B68 R4.F32.B191 R4.F32.B61 R4.F35.B199 R4.F35.B69 R4.F35.B192 R4.F35.B62 R4.F34.B199 R4.F34.B69 R4.F34.B192 R4.F34.B62 R4.F33.B199 R4.F33.B69 R4.F33.B192 R4.F33.B62 R4.F32.B199 R4.F32.B69 R4.F32.B192 R4.F32.B62 R4.F31.B193 R4.F31.B63 R4.F31.B186 R4.F31.B56 R4.F30.B193 R4.F30.B63 R4.F30.B186 R4.F30.B56 R4.F29.B193 R4.F29.B63 R4.F29.B186 R4.F29.B56 R4.F28.B193 R4.F28.B63 R4.F28.B186 R4.F28.B56 R4.F31.B194 R4.F31.B64 R4.F31.B187 R4.F31.B57 R4.F30.B194 R4.F30.B64 R4.F30.B187 R4.F30.B57 R4.F29.B194 R4.F29.B64 R4.F29.B187 R4.F29.B57 R4.F28.B194 R4.F28.B64 R4.F28.B187 R4.F28.B57 R4.F31.B195 R4.F31.B65 R4.F31.B188 R4.F31.B58 R4.F30.B195 R4.F30.B65 R4.F30.B188 R4.F30.B58 R4.F29.B195 R4.F29.B65 R4.F29.B188 R4.F29.B58 R4.F28.B195 R4.F28.B65 R4.F28.B188 R4.F28.B58 R4.F31.B196 R4.F31.B66 R4.F31.B189 R4.F31.B59 R4.F30.B196 R4.F30.B66 R4.F30.B189 R4.F30.B59 R4.F29.B196 R4.F29.B66 R4.F29.B189 R4.F29.B59 R4.F28.B196 R4.F28.B66 R4.F28.B189 R4.F28.B59 R4.F31.B197 R4.F31.B67 R4.F31.B190 R4.F31.B60 R4.F30.B197 R4.F30.B67 R4.F30.B190 R4.F30.B60 R4.F29.B197 R4.F29.B67 R4.F29.B190 R4.F29.B60 R4.F28.B197 R4.F28.B67 R4.F28.B190 R4.F28.B60 R4.F31.B198 R4.F31.B68 R4.F31.B191 R4.F31.B61 R4.F30.B198 R4.F30.B68 R4.F30.B191 R4.F30.B61 R4.F29.B198 R4.F29.B68 R4.F29.B191 R4.F29.B61 R4.F28.B198 R4.F28.B68 R4.F28.B191 R4.F28.B61 R4.F31.B199 R4.F31.B69 R4.F31.B192 R4.F31.B62 R4.F30.B199 R4.F30.B69 R4.F30.B192 R4.F30.B62 R4.F29.B199 R4.F29.B69 R4.F29.B192 R4.F29.B62 R4.F28.B199 R4.F28.B69 R4.F28.B192 R4.F28.B62 R4.F27.B193 R4.F27.B63 R4.F27.B186 R4.F27.B56 R4.F26.B193 R4.F26.B63 R4.F26.B186 R4.F26.B56 R4.F25.B193 R4.F25.B63 R4.F25.B186 R4.F25.B56 R4.F24.B193 R4.F24.B63 R4.F24.B186 R4.F24.B56 R4.F27.B194 R4.F27.B64 R4.F27.B187 R4.F27.B57 R4.F26.B194 R4.F26.B64 R4.F26.B187 R4.F26.B57 R4.F25.B194 R4.F25.B64 R4.F25.B187 R4.F25.B57 R4.F24.B194 R4.F24.B64 R4.F24.B187 R4.F24.B57 R4.F27.B195 R4.F27.B65 R4.F27.B188 R4.F27.B58 R4.F26.B195 R4.F26.B65 R4.F26.B188 R4.F26.B58 R4.F25.B195 R4.F25.B65 R4.F25.B188 R4.F25.B58 R4.F24.B195 R4.F24.B65 R4.F24.B188 R4.F24.B58 R4.F27.B196 R4.F27.B66 R4.F27.B189 R4.F27.B59 R4.F26.B196 R4.F26.B66 R4.F26.B189 R4.F26.B59 R4.F25.B196 R4.F25.B66 R4.F25.B189 R4.F25.B59 R4.F24.B196 R4.F24.B66 R4.F24.B189 R4.F24.B59 R4.F27.B197 R4.F27.B67 R4.F27.B190 R4.F27.B60 R4.F26.B197 R4.F26.B67 R4.F26.B190 R4.F26.B60 R4.F25.B197 R4.F25.B67 R4.F25.B190 R4.F25.B60 R4.F24.B197 R4.F24.B67 R4.F24.B190 R4.F24.B60 R4.F27.B198 R4.F27.B68 R4.F27.B191 R4.F27.B61 R4.F26.B198 R4.F26.B68 R4.F26.B191 R4.F26.B61 R4.F25.B198 R4.F25.B68 R4.F25.B191 R4.F25.B61 R4.F24.B198 R4.F24.B68 R4.F24.B191 R4.F24.B61 R4.F27.B199 R4.F27.B69 R4.F27.B192 R4.F27.B62 R4.F26.B199 R4.F26.B69 R4.F26.B192 R4.F26.B62 R4.F25.B199 R4.F25.B69 R4.F25.B192 R4.F25.B62 R4.F24.B199 R4.F24.B69 R4.F24.B192 R4.F24.B62 R4.F23.B193 R4.F23.B63 R4.F23.B186 R4.F23.B56 R4.F22.B193 R4.F22.B63 R4.F22.B186 R4.F22.B56 R4.F21.B193 R4.F21.B63 R4.F21.B186 R4.F21.B56 R4.F20.B193 R4.F20.B63 R4.F20.B186 R4.F20.B56 R4.F23.B194 R4.F23.B64 R4.F23.B187 R4.F23.B57 R4.F22.B194 R4.F22.B64 R4.F22.B187 R4.F22.B57 R4.F21.B194 R4.F21.B64 R4.F21.B187 R4.F21.B57 R4.F20.B194 R4.F20.B64 R4.F20.B187 R4.F20.B57 R4.F23.B195 R4.F23.B65 R4.F23.B188 R4.F23.B58 R4.F22.B195 R4.F22.B65 R4.F22.B188 R4.F22.B58 R4.F21.B195 R4.F21.B65 R4.F21.B188 R4.F21.B58 R4.F20.B195 R4.F20.B65 R4.F20.B188 R4.F20.B58 R4.F23.B196 R4.F23.B66 R4.F23.B189 R4.F23.B59 R4.F22.B196 R4.F22.B66 R4.F22.B189 R4.F22.B59 R4.F21.B196 R4.F21.B66 R4.F21.B189 R4.F21.B59 R4.F20.B196 R4.F20.B66 R4.F20.B189 R4.F20.B59 R4.F23.B197 R4.F23.B67 R4.F23.B190 R4.F23.B60 R4.F22.B197 R4.F22.B67 R4.F22.B190 R4.F22.B60 R4.F21.B197 R4.F21.B67 R4.F21.B190 R4.F21.B60 R4.F20.B197 R4.F20.B67 R4.F20.B190 R4.F20.B60 R4.F23.B198 R4.F23.B68 R4.F23.B191 R4.F23.B61 R4.F22.B198 R4.F22.B68 R4.F22.B191 R4.F22.B61 R4.F21.B198 R4.F21.B68 R4.F21.B191 R4.F21.B61 R4.F20.B198 R4.F20.B68 R4.F20.B191 R4.F20.B61 R4.F23.B199 R4.F23.B69 R4.F23.B192 R4.F23.B62 R4.F22.B199 R4.F22.B69 R4.F22.B192 R4.F22.B62 R4.F21.B199 R4.F21.B69 R4.F21.B192 R4.F21.B62 R4.F20.B199 R4.F20.B69 R4.F20.B192 R4.F20.B62 R4.F19.B193 R4.F19.B63 R4.F19.B186 R4.F19.B56 R4.F18.B193 R4.F18.B63 R4.F18.B186 R4.F18.B56 R4.F17.B193 R4.F17.B63 R4.F17.B186 R4.F17.B56 R4.F16.B193 R4.F16.B63 R4.F16.B186 R4.F16.B56 R4.F19.B194 R4.F19.B64 R4.F19.B187 R4.F19.B57 R4.F18.B194 R4.F18.B64 R4.F18.B187 R4.F18.B57 R4.F17.B194 R4.F17.B64 R4.F17.B187 R4.F17.B57 R4.F16.B194 R4.F16.B64 R4.F16.B187 R4.F16.B57 R4.F19.B195 R4.F19.B65 R4.F19.B188 R4.F19.B58 R4.F18.B195 R4.F18.B65 R4.F18.B188 R4.F18.B58 R4.F17.B195 R4.F17.B65 R4.F17.B188 R4.F17.B58 R4.F16.B195 R4.F16.B65 R4.F16.B188 R4.F16.B58 R4.F19.B196 R4.F19.B66 R4.F19.B189 R4.F19.B59 R4.F18.B196 R4.F18.B66 R4.F18.B189 R4.F18.B59 R4.F17.B196 R4.F17.B66 R4.F17.B189 R4.F17.B59 R4.F16.B196 R4.F16.B66 R4.F16.B189 R4.F16.B59 R4.F19.B197 R4.F19.B67 R4.F19.B190 R4.F19.B60 R4.F18.B197 R4.F18.B67 R4.F18.B190 R4.F18.B60 R4.F17.B197 R4.F17.B67 R4.F17.B190 R4.F17.B60 R4.F16.B197 R4.F16.B67 R4.F16.B190 R4.F16.B60 R4.F19.B198 R4.F19.B68 R4.F19.B191 R4.F19.B61 R4.F18.B198 R4.F18.B68 R4.F18.B191 R4.F18.B61 R4.F17.B198 R4.F17.B68 R4.F17.B191 R4.F17.B61 R4.F16.B198 R4.F16.B68 R4.F16.B191 R4.F16.B61 R4.F19.B199 R4.F19.B69 R4.F19.B192 R4.F19.B62 R4.F18.B199 R4.F18.B69 R4.F18.B192 R4.F18.B62 R4.F17.B199 R4.F17.B69 R4.F17.B192 R4.F17.B62 R4.F16.B199 R4.F16.B69 R4.F16.B192 R4.F16.B62 R4.F15.B193 R4.F15.B63 R4.F15.B186 R4.F15.B56 R4.F14.B193 R4.F14.B63 R4.F14.B186 R4.F14.B56 R4.F13.B193 R4.F13.B63 R4.F13.B186 R4.F13.B56 R4.F12.B193 R4.F12.B63 R4.F12.B186 R4.F12.B56 R4.F15.B194 R4.F15.B64 R4.F15.B187 R4.F15.B57 R4.F14.B194 R4.F14.B64 R4.F14.B187 R4.F14.B57 R4.F13.B194 R4.F13.B64 R4.F13.B187 R4.F13.B57 R4.F12.B194 R4.F12.B64 R4.F12.B187 R4.F12.B57 R4.F15.B195 R4.F15.B65 R4.F15.B188 R4.F15.B58 R4.F14.B195 R4.F14.B65 R4.F14.B188 R4.F14.B58 R4.F13.B195 R4.F13.B65 R4.F13.B188 R4.F13.B58 R4.F12.B195 R4.F12.B65 R4.F12.B188 R4.F12.B58 R4.F15.B196 R4.F15.B66 R4.F15.B189 R4.F15.B59 R4.F14.B196 R4.F14.B66 R4.F14.B189 R4.F14.B59 R4.F13.B196 R4.F13.B66 R4.F13.B189 R4.F13.B59 R4.F12.B196 R4.F12.B66 R4.F12.B189 R4.F12.B59 R4.F15.B197 R4.F15.B67 R4.F15.B190 R4.F15.B60 R4.F14.B197 R4.F14.B67 R4.F14.B190 R4.F14.B60 R4.F13.B197 R4.F13.B67 R4.F13.B190 R4.F13.B60 R4.F12.B197 R4.F12.B67 R4.F12.B190 R4.F12.B60 R4.F15.B198 R4.F15.B68 R4.F15.B191 R4.F15.B61 R4.F14.B198 R4.F14.B68 R4.F14.B191 R4.F14.B61 R4.F13.B198 R4.F13.B68 R4.F13.B191 R4.F13.B61 R4.F12.B198 R4.F12.B68 R4.F12.B191 R4.F12.B61 R4.F15.B199 R4.F15.B69 R4.F15.B192 R4.F15.B62 R4.F14.B199 R4.F14.B69 R4.F14.B192 R4.F14.B62 R4.F13.B199 R4.F13.B69 R4.F13.B192 R4.F13.B62 R4.F12.B199 R4.F12.B69 R4.F12.B192 R4.F12.B62 R4.F11.B193 R4.F11.B63 R4.F11.B186 R4.F11.B56 R4.F10.B193 R4.F10.B63 R4.F10.B186 R4.F10.B56 R4.F9.B193 R4.F9.B63 R4.F9.B186 R4.F9.B56 R4.F8.B193 R4.F8.B63 R4.F8.B186 R4.F8.B56 R4.F11.B194 R4.F11.B64 R4.F11.B187 R4.F11.B57 R4.F10.B194 R4.F10.B64 R4.F10.B187 R4.F10.B57 R4.F9.B194 R4.F9.B64 R4.F9.B187 R4.F9.B57 R4.F8.B194 R4.F8.B64 R4.F8.B187 R4.F8.B57 R4.F11.B195 R4.F11.B65 R4.F11.B188 R4.F11.B58 R4.F10.B195 R4.F10.B65 R4.F10.B188 R4.F10.B58 R4.F9.B195 R4.F9.B65 R4.F9.B188 R4.F9.B58 R4.F8.B195 R4.F8.B65 R4.F8.B188 R4.F8.B58 R4.F11.B196 R4.F11.B66 R4.F11.B189 R4.F11.B59 R4.F10.B196 R4.F10.B66 R4.F10.B189 R4.F10.B59 R4.F9.B196 R4.F9.B66 R4.F9.B189 R4.F9.B59 R4.F8.B196 R4.F8.B66 R4.F8.B189 R4.F8.B59 R4.F11.B197 R4.F11.B67 R4.F11.B190 R4.F11.B60 R4.F10.B197 R4.F10.B67 R4.F10.B190 R4.F10.B60 R4.F9.B197 R4.F9.B67 R4.F9.B190 R4.F9.B60 R4.F8.B197 R4.F8.B67 R4.F8.B190 R4.F8.B60 R4.F11.B198 R4.F11.B68 R4.F11.B191 R4.F11.B61 R4.F10.B198 R4.F10.B68 R4.F10.B191 R4.F10.B61 R4.F9.B198 R4.F9.B68 R4.F9.B191 R4.F9.B61 R4.F8.B198 R4.F8.B68 R4.F8.B191 R4.F8.B61 R4.F11.B199 R4.F11.B69 R4.F11.B192 R4.F11.B62 R4.F10.B199 R4.F10.B69 R4.F10.B192 R4.F10.B62 R4.F9.B199 R4.F9.B69 R4.F9.B192 R4.F9.B62 R4.F8.B199 R4.F8.B69 R4.F8.B192 R4.F8.B62 R4.F7.B193 R4.F7.B63 R4.F7.B186 R4.F7.B56 R4.F6.B193 R4.F6.B63 R4.F6.B186 R4.F6.B56 R4.F5.B193 R4.F5.B63 R4.F5.B186 R4.F5.B56 R4.F4.B193 R4.F4.B63 R4.F4.B186 R4.F4.B56 R4.F7.B194 R4.F7.B64 R4.F7.B187 R4.F7.B57 R4.F6.B194 R4.F6.B64 R4.F6.B187 R4.F6.B57 R4.F5.B194 R4.F5.B64 R4.F5.B187 R4.F5.B57 R4.F4.B194 R4.F4.B64 R4.F4.B187 R4.F4.B57 R4.F7.B195 R4.F7.B65 R4.F7.B188 R4.F7.B58 R4.F6.B195 R4.F6.B65 R4.F6.B188 R4.F6.B58 R4.F5.B195 R4.F5.B65 R4.F5.B188 R4.F5.B58 R4.F4.B195 R4.F4.B65 R4.F4.B188 R4.F4.B58 R4.F7.B196 R4.F7.B66 R4.F7.B189 R4.F7.B59 R4.F6.B196 R4.F6.B66 R4.F6.B189 R4.F6.B59 R4.F5.B196 R4.F5.B66 R4.F5.B189 R4.F5.B59 R4.F4.B196 R4.F4.B66 R4.F4.B189 R4.F4.B59 R4.F7.B197 R4.F7.B67 R4.F7.B190 R4.F7.B60 R4.F6.B197 R4.F6.B67 R4.F6.B190 R4.F6.B60 R4.F5.B197 R4.F5.B67 R4.F5.B190 R4.F5.B60 R4.F4.B197 R4.F4.B67 R4.F4.B190 R4.F4.B60 R4.F7.B198 R4.F7.B68 R4.F7.B191 R4.F7.B61 R4.F6.B198 R4.F6.B68 R4.F6.B191 R4.F6.B61 R4.F5.B198 R4.F5.B68 R4.F5.B191 R4.F5.B61 R4.F4.B198 R4.F4.B68 R4.F4.B191 R4.F4.B61 R4.F7.B199 R4.F7.B69 R4.F7.B192 R4.F7.B62 R4.F6.B199 R4.F6.B69 R4.F6.B192 R4.F6.B62 R4.F5.B199 R4.F5.B69 R4.F5.B192 R4.F5.B62 R4.F4.B199 R4.F4.B69 R4.F4.B192 R4.F4.B62 R4.F3.B193 R4.F3.B63 R4.F3.B186 R4.F3.B56 R4.F2.B193 R4.F2.B63 R4.F2.B186 R4.F2.B56 R4.F1.B193 R4.F1.B63 R4.F1.B186 R4.F1.B56 R4.F0.B193 R4.F0.B63 R4.F0.B186 R4.F0.B56 R4.F3.B194 R4.F3.B64 R4.F3.B187 R4.F3.B57 R4.F2.B194 R4.F2.B64 R4.F2.B187 R4.F2.B57 R4.F1.B194 R4.F1.B64 R4.F1.B187 R4.F1.B57 R4.F0.B194 R4.F0.B64 R4.F0.B187 R4.F0.B57 R4.F3.B195 R4.F3.B65 R4.F3.B188 R4.F3.B58 R4.F2.B195 R4.F2.B65 R4.F2.B188 R4.F2.B58 R4.F1.B195 R4.F1.B65 R4.F1.B188 R4.F1.B58 R4.F0.B195 R4.F0.B65 R4.F0.B188 R4.F0.B58 R4.F3.B196 R4.F3.B66 R4.F3.B189 R4.F3.B59 R4.F2.B196 R4.F2.B66 R4.F2.B189 R4.F2.B59 R4.F1.B196 R4.F1.B66 R4.F1.B189 R4.F1.B59 R4.F0.B196 R4.F0.B66 R4.F0.B189 R4.F0.B59 R4.F3.B197 R4.F3.B67 R4.F3.B190 R4.F3.B60 R4.F2.B197 R4.F2.B67 R4.F2.B190 R4.F2.B60 R4.F1.B197 R4.F1.B67 R4.F1.B190 R4.F1.B60 R4.F0.B197 R4.F0.B67 R4.F0.B190 R4.F0.B60 R4.F3.B198 R4.F3.B68 R4.F3.B191 R4.F3.B61 R4.F2.B198 R4.F2.B68 R4.F2.B191 R4.F2.B61 R4.F1.B198 R4.F1.B68 R4.F1.B191 R4.F1.B61 R4.F0.B198 R4.F0.B68 R4.F0.B191 R4.F0.B61 R4.F3.B199 R4.F3.B69 R4.F3.B192 R4.F3.B62 R4.F2.B199 R4.F2.B69 R4.F2.B192 R4.F2.B62 R4.F1.B199 R4.F1.B69 R4.F1.B192 R4.F1.B62 R4.F0.B199 R4.F0.B69 R4.F0.B192 R4.F0.B62 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATA_WIDTH_A: R1.F1.B49 R1.F1.B50 R1.F1.B52
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DATA_WIDTH_B: R2.F1.B14 R2.F1.B13 R2.F1.B11
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DDEL_A: R1.F1.B56 R1.F1.B57 inv 00
	BRAM:DDEL_B: R2.F1.B7 R2.F1.B6 inv 00
	BRAM:INIT_A: R3.F0.B7 R1.F0.B5 R2.F0.B58 R0.F0.B56 R3.F0.B63 R3.F0.B49 R3.F0.B35 R3.F0.B21 R2.F0.B57 R2.F0.B43 R2.F0.B29 R2.F0.B15 R1.F0.B61 R1.F0.B47 R1.F0.B33 R1.F0.B19 R0.F0.B55 R0.F0.B41 R0.F0.B27 R0.F0.B13 R3.F0.B50 R3.F0.B36 R3.F0.B22 R3.F0.B8 R2.F0.B44 R2.F0.B30 R2.F0.B16 R2.F0.B2 R1.F0.B48 R1.F0.B34 R1.F0.B20 R1.F0.B6 R0.F0.B42 R0.F0.B28 R0.F0.B14 R0.F0.B0 inv 111111111111111111111111111111111111
	BRAM:INIT_B: R3.F0.B1 R0.F0.B63 R3.F0.B0 R0.F0.B62 R3.F0.B57 R3.F0.B43 R3.F0.B29 R3.F0.B15 R2.F0.B51 R2.F0.B37 R2.F0.B23 R2.F0.B9 R1.F0.B55 R1.F0.B41 R1.F0.B27 R1.F0.B13 R0.F0.B49 R0.F0.B35 R0.F0.B21 R0.F0.B7 R3.F0.B56 R3.F0.B42 R3.F0.B28 R3.F0.B14 R2.F0.B50 R2.F0.B36 R2.F0.B22 R2.F0.B8 R1.F0.B54 R1.F0.B40 R1.F0.B26 R1.F0.B12 R0.F0.B48 R0.F0.B34 R0.F0.B20 R0.F0.B6 inv 111111111111111111111111111111111111
	BRAM:SRVAL_A: R3.F0.B6 R1.F0.B4 R2.F0.B59 R0.F0.B57 R3.F0.B62 R3.F0.B48 R3.F0.B34 R3.F0.B20 R2.F0.B56 R2.F0.B42 R2.F0.B28 R2.F0.B14 R1.F0.B60 R1.F0.B46 R1.F0.B32 R1.F0.B18 R0.F0.B54 R0.F0.B40 R0.F0.B26 R0.F0.B12 R3.F0.B51 R3.F0.B37 R3.F0.B23 R3.F0.B9 R2.F0.B45 R2.F0.B31 R2.F0.B17 R2.F0.B3 R1.F0.B49 R1.F0.B35 R1.F0.B21 R1.F0.B7 R0.F0.B43 R0.F0.B29 R0.F0.B15 R0.F0.B1 inv 111111111111111111111111111111111111
	BRAM:SRVAL_B: R3.F0.B2 R1.F0.B0 R2.F0.B63 R0.F0.B61 R3.F0.B58 R3.F0.B44 R3.F0.B30 R3.F0.B16 R2.F0.B52 R2.F0.B38 R2.F0.B24 R2.F0.B10 R1.F0.B56 R1.F0.B42 R1.F0.B28 R1.F0.B14 R0.F0.B50 R0.F0.B36 R0.F0.B22 R0.F0.B8 R3.F0.B55 R3.F0.B41 R3.F0.B27 R3.F0.B13 R2.F0.B49 R2.F0.B35 R2.F0.B21 R2.F0.B7 R1.F0.B53 R1.F0.B39 R1.F0.B25 R1.F0.B11 R0.F0.B47 R0.F0.B33 R0.F0.B19 R0.F0.B5 inv 111111111111111111111111111111111111
	BRAM:WDEL_A: R1.F1.B48 R1.F1.B54 R1.F1.B53 inv 000
	BRAM:WDEL_B: R2.F1.B15 R2.F1.B9 R2.F1.B10 inv 000
	BRAM:WRITE_MODE_A: R1.F1.B51 R1.F1.B55
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WRITE_MODE_B: R2.F1.B12 R2.F1.B8
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WW_VALUE_A: R1.F1.B60 R1.F1.B61
		01: 0
		11: 1
		00: NONE
	BRAM:WW_VALUE_B: R2.F1.B3 R2.F1.B2
		01: 0
		11: 1
		00: NONE
	MULT:AREG: R3.F1.B60
		0: 0
		1: 1
	MULT:BREG: R3.F1.B61
		0: 0
		1: 1
	MULT:B_INPUT: R3.F1.B62
		1: CASCADE
		0: DIRECT
	MULT:PREG: R3.F1.B59
		0: 0
		1: 1
	MULT:PREG_CLKINVERSION: R3.F1.B63 inv 1
}

bstile CLB {
	SLICE[0]:CY0F: R0.F1.B10 R0.F1.B7 R0.F1.B9
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[0]:CY0G: R0.F1.B30 R0.F1.B31 R0.F1.B29
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[0]:CYINIT: R0.F1.B4
		0: BX
		1: CIN
	SLICE[0]:CYSELF: R0.F1.B0
		0: 1
		1: F
	SLICE[0]:CYSELG: R0.F1.B3
		0: 1
		1: G
	SLICE[0]:DIF_MUX: R0.F1.B15
		0: ALT
		1: BX
	SLICE[0]:DIG_MUX: R0.F1.B26
		0: ALT
		1: BY
	SLICE[0]:DXMUX: R0.F1.B11
		0: BX
		1: X
	SLICE[0]:DYMUX: R0.F1.B27
		0: BY
		1: Y
	SLICE[0]:F: R0.F0.B0 R0.F0.B1 R0.F0.B2 R0.F0.B3 R0.F0.B4 R0.F0.B5 R0.F0.B6 R0.F0.B7 R0.F0.B8 R0.F0.B9 R0.F0.B10 R0.F0.B11 R0.F0.B12 R0.F0.B13 R0.F0.B14 R0.F0.B15 inv 1111111111111111
	SLICE[0]:FFX_INIT: R0.F1.B18 inv 1
	SLICE[0]:FFX_SRVAL: R0.F1.B14 inv 1
	SLICE[0]:FFY_INIT: R0.F1.B21 inv 1
	SLICE[0]:FFY_SRVAL: R0.F1.B24 inv 1
	SLICE[0]:FF_LATCH: R0.F1.B22 inv 0
	SLICE[0]:FF_REV_ENABLE: R0.F1.B23 inv 0
	SLICE[0]:FF_SR_ENABLE: R0.F1.B17 inv 1
	SLICE[0]:FF_SR_SYNC: R0.F1.B19 inv 0
	SLICE[0]:FXMUX: R0.F1.B16 R0.F1.B2
		00: F
		01: F5
		11: FXOR
	SLICE[0]:F_RAM: R0.F1.B13 inv 1
	SLICE[0]:F_SHIFT: R0.F1.B8 inv 1
	SLICE[0]:G: R0.F0.B16 R0.F0.B17 R0.F0.B18 R0.F0.B19 R0.F0.B20 R0.F0.B21 R0.F0.B22 R0.F0.B23 R0.F0.B24 R0.F0.B25 R0.F0.B26 R0.F0.B27 R0.F0.B28 R0.F0.B29 R0.F0.B30 R0.F0.B31 inv 1111111111111111
	SLICE[0]:GYMUX: R0.F1.B28 R0.F1.B25
		01: FX
		00: G
		11: GXOR
	SLICE[0]:G_RAM: R0.F1.B12 inv 1
	SLICE[0]:G_SHIFT: R0.F1.B6 inv 1
	SLICE[0]:INV.BX: R0.F5.B14 inv 0
	SLICE[0]:INV.BY: R0.F5.B27 inv 0
	SLICE[0]:SLICEWE0USED: R0.F2.B17 inv 0
	SLICE[0]:SLICEWE1USED: R0.F1.B20 inv 0
	SLICE[0]:XBMUX: R0.F1.B1
		0: FCY
		1: FMC15
	SLICE[0]:YBMUX: R0.F1.B5
		0: GCY
		1: GMC15
	SLICE[1]:CY0F: R0.F2.B10 R0.F2.B7 R0.F2.B9
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[1]:CY0G: R0.F2.B30 R0.F2.B31 R0.F2.B29
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[1]:CYINIT: R0.F2.B4
		0: BX
		1: CIN
	SLICE[1]:CYSELF: R0.F2.B0
		0: 1
		1: F
	SLICE[1]:CYSELG: R0.F2.B3
		0: 1
		1: G
	SLICE[1]:DXMUX: R0.F2.B11
		0: BX
		1: X
	SLICE[1]:DYMUX: R0.F2.B27
		0: BY
		1: Y
	SLICE[1]:F: R0.F3.B0 R0.F3.B1 R0.F3.B2 R0.F3.B3 R0.F3.B4 R0.F3.B5 R0.F3.B6 R0.F3.B7 R0.F3.B8 R0.F3.B9 R0.F3.B10 R0.F3.B11 R0.F3.B12 R0.F3.B13 R0.F3.B14 R0.F3.B15 inv 1111111111111111
	SLICE[1]:FFX_INIT: R0.F2.B18 inv 1
	SLICE[1]:FFX_SRVAL: R0.F2.B14 inv 1
	SLICE[1]:FFY_INIT: R0.F2.B21 inv 1
	SLICE[1]:FFY_SRVAL: R0.F2.B24 inv 1
	SLICE[1]:FF_LATCH: R0.F2.B22 inv 0
	SLICE[1]:FF_REV_ENABLE: R0.F2.B23 inv 0
	SLICE[1]:FF_SR_SYNC: R0.F2.B19 inv 0
	SLICE[1]:FXMUX: R0.F2.B16 R0.F2.B2
		00: F
		01: F5
		11: FXOR
	SLICE[1]:G: R0.F3.B16 R0.F3.B17 R0.F3.B18 R0.F3.B19 R0.F3.B20 R0.F3.B21 R0.F3.B22 R0.F3.B23 R0.F3.B24 R0.F3.B25 R0.F3.B26 R0.F3.B27 R0.F3.B28 R0.F3.B29 R0.F3.B30 R0.F3.B31 inv 1111111111111111
	SLICE[1]:GYMUX: R0.F2.B28 R0.F2.B25
		01: FX
		00: G
		11: GXOR
	SLICE[1]:INV.BX: R0.F5.B28 inv 0
	SLICE[1]:INV.BY: R0.F5.B31 inv 0
	SLICE[2]:CY0F: R0.F1.B42 R0.F1.B39 R0.F1.B41
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[2]:CY0G: R0.F1.B62 R0.F1.B63 R0.F1.B61
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[2]:CYINIT: R0.F1.B36
		0: BX
		1: CIN
	SLICE[2]:CYSELF: R0.F1.B32
		0: 1
		1: F
	SLICE[2]:CYSELG: R0.F1.B35
		0: 1
		1: G
	SLICE[2]:DIF_MUX: R0.F1.B47
		0: ALT
		1: BX
	SLICE[2]:DIG_MUX: R0.F1.B58
		0: ALT
		1: BY
	SLICE[2]:DXMUX: R0.F1.B43
		0: BX
		1: X
	SLICE[2]:DYMUX: R0.F1.B59
		0: BY
		1: Y
	SLICE[2]:F: R0.F0.B32 R0.F0.B33 R0.F0.B34 R0.F0.B35 R0.F0.B36 R0.F0.B37 R0.F0.B38 R0.F0.B39 R0.F0.B40 R0.F0.B41 R0.F0.B42 R0.F0.B43 R0.F0.B44 R0.F0.B45 R0.F0.B46 R0.F0.B47 inv 1111111111111111
	SLICE[2]:FFX_INIT: R0.F1.B50 inv 1
	SLICE[2]:FFX_SRVAL: R0.F1.B46 inv 1
	SLICE[2]:FFY_INIT: R0.F1.B53 inv 1
	SLICE[2]:FFY_SRVAL: R0.F1.B56 inv 1
	SLICE[2]:FF_LATCH: R0.F1.B54 inv 0
	SLICE[2]:FF_REV_ENABLE: R0.F1.B55 inv 0
	SLICE[2]:FF_SR_ENABLE: R0.F1.B49 inv 1
	SLICE[2]:FF_SR_SYNC: R0.F1.B51 inv 0
	SLICE[2]:FXMUX: R0.F1.B48 R0.F1.B34
		00: F
		01: F5
		11: FXOR
	SLICE[2]:F_RAM: R0.F1.B45 inv 1
	SLICE[2]:F_SHIFT: R0.F1.B40 inv 1
	SLICE[2]:G: R0.F0.B48 R0.F0.B49 R0.F0.B50 R0.F0.B51 R0.F0.B52 R0.F0.B53 R0.F0.B54 R0.F0.B55 R0.F0.B56 R0.F0.B57 R0.F0.B58 R0.F0.B59 R0.F0.B60 R0.F0.B61 R0.F0.B62 R0.F0.B63 inv 1111111111111111
	SLICE[2]:GYMUX: R0.F1.B60 R0.F1.B57
		01: FX
		00: G
		11: GXOR
	SLICE[2]:G_RAM: R0.F1.B44 inv 1
	SLICE[2]:G_SHIFT: R0.F1.B38 inv 1
	SLICE[2]:INV.BX: R0.F5.B32 inv 0
	SLICE[2]:INV.BY: R0.F5.B35 inv 0
	SLICE[2]:SLICEWE0USED: R0.F2.B49 inv 0
	SLICE[2]:XBMUX: R0.F1.B33
		0: FCY
		1: FMC15
	SLICE[2]:YBMUX: R0.F1.B37
		0: GCY
		1: GMC15
	SLICE[3]:CY0F: R0.F2.B42 R0.F2.B39 R0.F2.B41
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[3]:CY0G: R0.F2.B62 R0.F2.B63 R0.F2.B61
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[3]:CYINIT: R0.F2.B36
		0: BX
		1: CIN
	SLICE[3]:CYSELF: R0.F2.B32
		0: 1
		1: F
	SLICE[3]:CYSELG: R0.F2.B35
		0: 1
		1: G
	SLICE[3]:DXMUX: R0.F2.B43
		0: BX
		1: X
	SLICE[3]:DYMUX: R0.F2.B59
		0: BY
		1: Y
	SLICE[3]:F: R0.F3.B32 R0.F3.B33 R0.F3.B34 R0.F3.B35 R0.F3.B36 R0.F3.B37 R0.F3.B38 R0.F3.B39 R0.F3.B40 R0.F3.B41 R0.F3.B42 R0.F3.B43 R0.F3.B44 R0.F3.B45 R0.F3.B46 R0.F3.B47 inv 1111111111111111
	SLICE[3]:FFX_INIT: R0.F2.B50 inv 1
	SLICE[3]:FFX_SRVAL: R0.F2.B46 inv 1
	SLICE[3]:FFY_INIT: R0.F2.B53 inv 1
	SLICE[3]:FFY_SRVAL: R0.F2.B56 inv 1
	SLICE[3]:FF_LATCH: R0.F2.B54 inv 0
	SLICE[3]:FF_REV_ENABLE: R0.F2.B55 inv 0
	SLICE[3]:FF_SR_SYNC: R0.F2.B51 inv 0
	SLICE[3]:FXMUX: R0.F2.B48 R0.F2.B34
		00: F
		01: F5
		11: FXOR
	SLICE[3]:G: R0.F3.B48 R0.F3.B49 R0.F3.B50 R0.F3.B51 R0.F3.B52 R0.F3.B53 R0.F3.B54 R0.F3.B55 R0.F3.B56 R0.F3.B57 R0.F3.B58 R0.F3.B59 R0.F3.B60 R0.F3.B61 R0.F3.B62 R0.F3.B63 inv 1111111111111111
	SLICE[3]:GYMUX: R0.F2.B60 R0.F2.B57
		01: FX
		00: G
		11: GXOR
	SLICE[3]:INV.BX: R0.F5.B36 inv 0
	SLICE[3]:INV.BY: R0.F5.B49 inv 0
}

bstile CLKC_50A {
	CLKC_50A:MUX.OUT_L0: R0.F1.B0
		0: IN_B0
		1: IN_L0
	CLKC_50A:MUX.OUT_L1: R0.F1.B1
		0: IN_B1
		1: IN_L1
	CLKC_50A:MUX.OUT_L2: R0.F1.B2
		0: IN_B2
		1: IN_L2
	CLKC_50A:MUX.OUT_L3: R0.F1.B3
		0: IN_B3
		1: IN_L3
	CLKC_50A:MUX.OUT_L4: R0.F1.B4
		1: IN_L4
		0: IN_T0
	CLKC_50A:MUX.OUT_L5: R0.F1.B5
		1: IN_L5
		0: IN_T1
	CLKC_50A:MUX.OUT_L6: R0.F1.B6
		1: IN_L6
		0: IN_T2
	CLKC_50A:MUX.OUT_L7: R0.F1.B7
		1: IN_L7
		0: IN_T3
	CLKC_50A:MUX.OUT_R0: R0.F1.B8
		0: IN_B0
		1: IN_R0
	CLKC_50A:MUX.OUT_R1: R0.F1.B9
		0: IN_B1
		1: IN_R1
	CLKC_50A:MUX.OUT_R2: R0.F1.B10
		0: IN_B2
		1: IN_R2
	CLKC_50A:MUX.OUT_R3: R0.F1.B11
		0: IN_B3
		1: IN_R3
	CLKC_50A:MUX.OUT_R4: R0.F1.B12
		1: IN_R4
		0: IN_T0
	CLKC_50A:MUX.OUT_R5: R0.F1.B13
		1: IN_R5
		0: IN_T1
	CLKC_50A:MUX.OUT_R6: R0.F1.B14
		1: IN_R6
		0: IN_T2
	CLKC_50A:MUX.OUT_R7: R0.F1.B15
		1: IN_R7
		0: IN_T3
}

bstile CLKQC_S3 {
	CLKQC:BUF.OUT_B0: R0.F0.B38 inv 0
	CLKQC:BUF.OUT_B1: R0.F0.B36 inv 0
	CLKQC:BUF.OUT_B2: R0.F0.B34 inv 0
	CLKQC:BUF.OUT_B3: R0.F0.B30 inv 0
	CLKQC:BUF.OUT_B4: R0.F0.B31 inv 0
	CLKQC:BUF.OUT_B5: R0.F0.B32 inv 0
	CLKQC:BUF.OUT_B6: R0.F0.B33 inv 0
	CLKQC:BUF.OUT_B7: R0.F0.B35 inv 0
	CLKQC:BUF.OUT_T0: R1.F0.B25 inv 0
	CLKQC:BUF.OUT_T1: R1.F0.B27 inv 0
	CLKQC:BUF.OUT_T2: R1.F0.B29 inv 0
	CLKQC:BUF.OUT_T3: R1.F0.B33 inv 0
	CLKQC:BUF.OUT_T4: R1.F0.B32 inv 0
	CLKQC:BUF.OUT_T5: R1.F0.B31 inv 0
	CLKQC:BUF.OUT_T6: R1.F0.B30 inv 0
	CLKQC:BUF.OUT_T7: R1.F0.B28 inv 0
}

bstile CLKQC_S3E {
	CLKQC:MUX.OUT_B0: R0.F0.B55 R0.F0.B57
		10: IN_CORE0
		01: IN_LR0
		00: NONE
	CLKQC:MUX.OUT_B1: R0.F0.B53 R0.F0.B54
		10: IN_CORE1
		01: IN_LR1
		00: NONE
	CLKQC:MUX.OUT_B2: R0.F0.B51 R0.F0.B52
		10: IN_CORE2
		01: IN_LR2
		00: NONE
	CLKQC:MUX.OUT_B3: R0.F0.B49 R0.F0.B50
		10: IN_CORE3
		01: IN_LR3
		00: NONE
	CLKQC:MUX.OUT_B4: R0.F0.B26 R0.F0.B28
		10: IN_CORE4
		01: IN_LR4
		00: NONE
	CLKQC:MUX.OUT_B5: R0.F0.B24 R0.F0.B25
		10: IN_CORE5
		01: IN_LR5
		00: NONE
	CLKQC:MUX.OUT_B6: R0.F0.B22 R0.F0.B23
		10: IN_CORE6
		01: IN_LR6
		00: NONE
	CLKQC:MUX.OUT_B7: R0.F0.B20 R0.F0.B21
		10: IN_CORE7
		01: IN_LR7
		00: NONE
	CLKQC:MUX.OUT_T0: R1.F0.B41 R1.F0.B42
		10: IN_CORE0
		01: IN_LR0
		00: NONE
	CLKQC:MUX.OUT_T1: R1.F0.B39 R1.F0.B40
		10: IN_CORE1
		01: IN_LR1
		00: NONE
	CLKQC:MUX.OUT_T2: R1.F0.B37 R1.F0.B38
		10: IN_CORE2
		01: IN_LR2
		00: NONE
	CLKQC:MUX.OUT_T3: R1.F0.B34 R1.F0.B36
		10: IN_CORE3
		01: IN_LR3
		00: NONE
	CLKQC:MUX.OUT_T4: R1.F0.B12 R1.F0.B14
		10: IN_CORE4
		01: IN_LR4
		00: NONE
	CLKQC:MUX.OUT_T5: R1.F0.B10 R1.F0.B11
		10: IN_CORE5
		01: IN_LR5
		00: NONE
	CLKQC:MUX.OUT_T6: R1.F0.B8 R1.F0.B9
		10: IN_CORE6
		01: IN_LR6
		00: NONE
	CLKQC:MUX.OUT_T7: R1.F0.B6 R1.F0.B7
		10: IN_CORE7
		01: IN_LR7
		00: NONE
}

bstile CLK_E_S3A {
	BUFGMUX[0]:DISABLE_ATTR: R5.F0.B1
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R1.F2.B19 inv 1
	BUFGMUX[0]:MUX.CLK: R4.F0.B4 R4.F0.B3 R4.F0.B5
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[1]:DISABLE_ATTR: R4.F1.B6
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R1.F3.B61 inv 1
	BUFGMUX[1]:MUX.CLK: R4.F0.B1 R4.F0.B0 R4.F0.B2
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[2]:DISABLE_ATTR: R5.F0.B6
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R1.F2.B20 inv 1
	BUFGMUX[2]:MUX.CLK: R3.F0.B62 R3.F0.B61 R3.F0.B63
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[3]:DISABLE_ATTR: R5.F0.B7
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F3.B60 inv 1
	BUFGMUX[3]:MUX.CLK: R3.F0.B59 R3.F0.B58 R3.F0.B60
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[4]:DISABLE_ATTR: R3.F0.B41
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B19 inv 1
	BUFGMUX[4]:MUX.CLK: R4.F1.B4 R4.F1.B5 R4.F1.B3
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[5]:DISABLE_ATTR: R3.F1.B57
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F3.B61 inv 1
	BUFGMUX[5]:MUX.CLK: R4.F1.B1 R4.F1.B2 R4.F1.B0
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[6]:DISABLE_ATTR: R3.F0.B43
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[6]:MUX.CLK: R3.F1.B62 R3.F1.B63 R3.F1.B61
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[7]:DISABLE_ATTR: R3.F0.B44
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F3.B60 inv 1
	BUFGMUX[7]:MUX.CLK: R3.F1.B59 R3.F1.B60 R3.F1.B58
		010: CKI
		100: DCM_OUT
		001: INT
	PCILOGICSE:DELAY: R5.F0.B9 R5.F0.B14
		10: HIGH
		11: LOW
		01: MED
		00: NILL
	PCILOGICSE:ENABLE: R3.F0.B45 inv 0
}

bstile CLK_E_S3E {
	BUFGMUX[0]:DISABLE_ATTR: R4.F0.B0
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R1.F2.B19 inv 1
	BUFGMUX[0]:MUX.CLK: R4.F1.B2 R4.F1.B3 R4.F1.B1
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[1]:DISABLE_ATTR: R4.F0.B1
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R1.F3.B61 inv 1
	BUFGMUX[1]:MUX.CLK: R4.F1.B5 R4.F1.B8 R4.F1.B4
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[2]:DISABLE_ATTR: R4.F0.B2
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R1.F2.B20 inv 1
	BUFGMUX[2]:MUX.CLK: R4.F1.B16 R4.F1.B17 R4.F1.B15
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[3]:DISABLE_ATTR: R4.F0.B3
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F3.B60 inv 1
	BUFGMUX[3]:MUX.CLK: R4.F1.B21 R4.F1.B23 R4.F1.B18
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[4]:DISABLE_ATTR: R3.F0.B55
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B19 inv 1
	BUFGMUX[4]:MUX.CLK: R3.F1.B45 R3.F1.B47 R3.F1.B44
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[5]:DISABLE_ATTR: R3.F0.B54
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F3.B61 inv 1
	BUFGMUX[5]:MUX.CLK: R3.F1.B49 R3.F1.B50 R3.F1.B48
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[6]:DISABLE_ATTR: R3.F0.B60
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[6]:MUX.CLK: R3.F1.B59 R3.F1.B60 R3.F1.B57
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[7]:DISABLE_ATTR: R3.F0.B61
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F3.B60 inv 1
	BUFGMUX[7]:MUX.CLK: R3.F1.B62 R3.F1.B63 R3.F1.B61
		010: CKI
		100: DCM_OUT
		001: INT
	PCILOGICSE:ENABLE: R3.F0.B63 inv 0
}

bstile CLK_N_FC {
	BUFGMUX[0]:MUX.CLK: R0.F0.B12 R0.F0.B15
		10: CKI
		01: INT
	BUFGMUX[1]:MUX.CLK: R0.F0.B32 R0.F0.B35
		10: CKI
		01: INT
	BUFGMUX[2]:MUX.CLK: R0.F0.B46 R0.F0.B49
		10: CKI
		01: INT
	BUFGMUX[3]:MUX.CLK: R0.F0.B50 R0.F0.B53
		10: CKI
		01: INT
}

bstile CLK_N_S3 {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B2 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B15
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B31
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B22 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B34 R0.F0.B33 R0.F0.B32 R0.F0.B35
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B45
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B36 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B48 R0.F0.B47 R0.F0.B46 R0.F0.B49
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B1
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F0.B62 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B52 R0.F0.B51 R0.F0.B50 R0.F0.B53
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_N_S3A {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B2 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B15 R0.F0.B14 R0.F0.B12 R0.F0.B13 R0.F0.B16
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B32
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B23 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B36 R0.F0.B35 R0.F0.B33 R0.F0.B34 R0.F0.B37
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B38
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B39 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B51 R0.F0.B50 R0.F0.B48 R0.F0.B49 R0.F0.B52
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B1
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F0.B2 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B56 R0.F0.B55 R0.F0.B53 R0.F0.B54 R0.F0.B57
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
}

bstile CLK_N_S3E {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B2 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B15 R0.F0.B14 R0.F0.B12 R0.F0.B13 R0.F0.B16
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B32
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B23 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B36 R0.F0.B35 R0.F0.B33 R0.F0.B34 R0.F0.B37
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B38
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B39 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B51 R0.F0.B50 R0.F0.B48 R0.F0.B49 R0.F0.B52
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B1
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F0.B2 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B56 R0.F0.B55 R0.F0.B53 R0.F0.B54 R0.F0.B57
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
}

bstile CLK_S_FC {
	BUFGMUX[0]:MUX.CLK: R0.F0.B13 R0.F0.B10
		10: CKI
		01: INT
	BUFGMUX[1]:MUX.CLK: R0.F0.B17 R0.F0.B14
		10: CKI
		01: INT
	BUFGMUX[2]:MUX.CLK: R0.F0.B31 R0.F0.B28
		10: CKI
		01: INT
	BUFGMUX[3]:MUX.CLK: R0.F0.B51 R0.F0.B48
		10: CKI
		01: INT
}

bstile CLK_S_S3 {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B62
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B1 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B11 R0.F0.B12 R0.F0.B13 R0.F0.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B18
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B27 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B15 R0.F0.B16 R0.F0.B17 R0.F0.B14
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B32
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B41 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B29 R0.F0.B30 R0.F0.B31 R0.F0.B28
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B52
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F0.B61 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B49 R0.F0.B50 R0.F0.B51 R0.F0.B48
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_S_S3A {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B52
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B61 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B48 R0.F0.B49 R0.F0.B51 R0.F0.B50 R0.F0.B47
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B31
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B40 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B27 R0.F0.B28 R0.F0.B30 R0.F0.B29 R0.F0.B26
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B25
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B24 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B12 R0.F0.B13 R0.F0.B15 R0.F0.B14 R0.F0.B11
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B62
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F0.B2 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B7 R0.F0.B8 R0.F0.B10 R0.F0.B9 R0.F0.B6
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
}

bstile CLK_S_S3E {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B52
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F0.B61 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B48 R0.F0.B49 R0.F0.B51 R0.F0.B50 R0.F0.B47
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B31
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F0.B40 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B27 R0.F0.B28 R0.F0.B30 R0.F0.B29 R0.F0.B26
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[2]:DISABLE_ATTR: R0.F0.B25
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F0.B24 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B12 R0.F0.B13 R0.F0.B15 R0.F0.B14 R0.F0.B11
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
	BUFGMUX[3]:DISABLE_ATTR: R0.F0.B62
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F0.B9 inv 1
	BUFGMUX[3]:MUX.CLK: R0.F0.B7 R0.F0.B8 R0.F0.B10 R0.F0.B9 R0.F0.B6
		00010: CKIL
		00100: CKIR
		01000: DCM_OUT_L
		10000: DCM_OUT_R
		00001: INT
}

bstile CLK_W_S3A {
	BUFGMUX[0]:DISABLE_ATTR: R4.F0.B22
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R1.F2.B19 inv 1
	BUFGMUX[0]:MUX.CLK: R4.F0.B4 R4.F0.B3 R4.F0.B5
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[1]:DISABLE_ATTR: R4.F1.B6
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R1.F3.B61 inv 1
	BUFGMUX[1]:MUX.CLK: R4.F0.B1 R4.F0.B0 R4.F0.B2
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[2]:DISABLE_ATTR: R4.F0.B20
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R1.F2.B20 inv 1
	BUFGMUX[2]:MUX.CLK: R3.F0.B62 R3.F0.B61 R3.F0.B63
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[3]:DISABLE_ATTR: R4.F0.B19
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F3.B60 inv 1
	BUFGMUX[3]:MUX.CLK: R3.F0.B59 R3.F0.B58 R3.F0.B60
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[4]:DISABLE_ATTR: R2.F0.B62
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B19 inv 1
	BUFGMUX[4]:MUX.CLK: R4.F1.B4 R4.F1.B5 R4.F1.B3
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[5]:DISABLE_ATTR: R3.F1.B57
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F3.B61 inv 1
	BUFGMUX[5]:MUX.CLK: R4.F1.B1 R4.F1.B2 R4.F1.B0
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[6]:DISABLE_ATTR: R2.F0.B57
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[6]:MUX.CLK: R3.F1.B62 R3.F1.B63 R3.F1.B61
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[7]:DISABLE_ATTR: R2.F0.B56
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F3.B60 inv 1
	BUFGMUX[7]:MUX.CLK: R3.F1.B59 R3.F1.B60 R3.F1.B58
		010: CKI
		100: DCM_OUT
		001: INT
	PCILOGICSE:DELAY: R4.F0.B21 R4.F0.B18
		10: HIGH
		11: LOW
		01: MED
		00: NILL
	PCILOGICSE:ENABLE: R2.F0.B54 inv 0
}

bstile CLK_W_S3E {
	BUFGMUX[0]:DISABLE_ATTR: R4.F0.B2
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R1.F2.B19 inv 1
	BUFGMUX[0]:MUX.CLK: R4.F1.B4 R4.F1.B5 R4.F1.B16
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[1]:DISABLE_ATTR: R4.F0.B4
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R1.F3.B61 inv 1
	BUFGMUX[1]:MUX.CLK: R4.F1.B8 R4.F1.B15 R4.F1.B17
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[2]:DISABLE_ATTR: R4.F0.B9
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R1.F2.B20 inv 1
	BUFGMUX[2]:MUX.CLK: R4.F1.B2 R4.F1.B3 R4.F1.B1
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[3]:DISABLE_ATTR: R4.F0.B10
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R1.F3.B60 inv 1
	BUFGMUX[3]:MUX.CLK: R4.F1.B21 R4.F1.B22 R4.F1.B18
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[4]:DISABLE_ATTR: R3.F0.B59
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B19 inv 1
	BUFGMUX[4]:MUX.CLK: R3.F1.B44 R3.F1.B47 R3.F1.B37
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[5]:DISABLE_ATTR: R3.F0.B60
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F3.B61 inv 1
	BUFGMUX[5]:MUX.CLK: R3.F1.B48 R3.F1.B49 R3.F1.B50
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[6]:DISABLE_ATTR: R3.F0.B61
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[6]:MUX.CLK: R3.F1.B57 R3.F1.B59 R3.F1.B60
		010: CKI
		100: DCM_OUT
		001: INT
	BUFGMUX[7]:DISABLE_ATTR: R3.F0.B62
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F3.B60 inv 1
	BUFGMUX[7]:MUX.CLK: R3.F1.B62 R3.F1.B63 R3.F1.B61
		010: CKI
		100: DCM_OUT
		001: INT
	PCILOGICSE:ENABLE: R3.F0.B63 inv 0
}

bstile CNR_NE_FC {
	BSCAN:TDO_ENABLE: R0.F1.B16 R0.F0.B16 inv 00
	BSCAN:USERID: R0.F0.B17 R0.F1.B17 R0.F1.B18 R0.F0.B18 R0.F0.B19 R0.F1.B19 R0.F1.B20 R0.F0.B20 R0.F0.B21 R0.F1.B21 R0.F0.B22 R0.F1.B22 R0.F0.B23 R0.F1.B23 R0.F0.B24 R0.F1.B24 R0.F0.B25 R0.F1.B25 R0.F0.B26 R0.F1.B26 R0.F0.B27 R0.F1.B27 R0.F0.B28 R0.F1.B28 R0.F0.B29 R0.F1.B29 R0.F0.B30 R0.F1.B30 R0.F0.B31 R0.F1.B31 R0.F0.B32 R0.F1.B32 inv 11111111111111111111111111111111
	MISC:MISR_CLOCK: R0.F0.B1 inv 0
	MISC:MISR_RESET: R0.F0.B0 inv 0
}

bstile CNR_NE_S3 {
	BSCAN:TDO_ENABLE: R0.F1.B16 R0.F0.B16 inv 00
	BSCAN:USERID: R0.F0.B17 R0.F1.B17 R0.F1.B18 R0.F0.B18 R0.F0.B19 R0.F1.B19 R0.F1.B20 R0.F0.B20 R0.F0.B21 R0.F1.B21 R0.F0.B22 R0.F1.B22 R0.F0.B23 R0.F1.B23 R0.F0.B24 R0.F1.B24 R0.F0.B25 R0.F1.B25 R0.F0.B26 R0.F1.B26 R0.F0.B27 R0.F1.B27 R0.F0.B28 R0.F1.B28 R0.F0.B29 R0.F1.B29 R0.F0.B30 R0.F1.B30 R0.F0.B31 R0.F1.B31 R0.F0.B32 R0.F1.B32 inv 11111111111111111111111111111111
	DCIRESET[0]:ENABLE: R0.F0.B63 inv 0
	DCIRESET[1]:ENABLE: R0.F1.B63 inv 0
	DCI[0]:ENABLE: R0.F0.B44 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F0.B61 inv 0
	DCI[0]:LVDSBIAS: R0.F0.B33 R0.F0.B34 R0.F0.B35 R0.F0.B36 R0.F0.B37 R0.F0.B38 R0.F0.B39 R0.F0.B40 R0.F0.B41 R0.F0.B42 R0.F0.B43 R0.F0.B10 R0.F0.B11 inv 0000000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 inv 0000
	DCI[0]:PMASK_TERM_SPLIT: R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 inv 0000
	DCI[0]:PMASK_TERM_VCC: R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 inv 0000
	DCI[0]:QUIET: R0.F0.B45 inv 0
	DCI[0]:TEST_ENABLE: R0.F0.B62 inv 0
	DCI[1]:ENABLE: R0.F1.B44 inv 0
	DCI[1]:FORCE_DONE_HIGH: R0.F1.B61 inv 0
	DCI[1]:LVDSBIAS: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B9 R0.F1.B10 inv 0000000000000
	DCI[1]:NMASK_TERM_SPLIT: R0.F1.B49 R0.F1.B48 R0.F1.B47 R0.F1.B46 inv 0000
	DCI[1]:PMASK_TERM_SPLIT: R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 inv 0000
	DCI[1]:PMASK_TERM_VCC: R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 inv 0000
	DCI[1]:QUIET: R0.F1.B45 inv 0
	DCI[1]:TEST_ENABLE: R0.F1.B62 inv 0
	MISC:DCI_TEST_MUX: R0.F0.B50
		0: DCI0
		1: DCI1
	MISC:DCM_ENABLE: R0.F1.B11 inv 0
	MISC:TCKPIN: R0.F1.B14 R0.F0.B14
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R0.F0.B13 R0.F1.B13
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TMSPIN: R0.F0.B15 R0.F1.B15
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
}

bstile CNR_NE_S3A {
	BSCAN:TDO_ENABLE: R0.F1.B63 R0.F0.B63 inv 00
	BSCAN:USERID: R0.F0.B47 R0.F1.B47 R0.F0.B48 R0.F1.B48 R0.F0.B49 R0.F1.B49 R0.F0.B50 R0.F1.B50 R0.F0.B51 R0.F1.B51 R0.F0.B52 R0.F1.B52 R0.F0.B53 R0.F1.B53 R0.F0.B54 R0.F1.B54 R0.F0.B55 R0.F1.B55 R0.F0.B56 R0.F1.B56 R0.F0.B57 R0.F1.B57 R0.F0.B58 R0.F1.B58 R0.F0.B59 R0.F1.B59 R0.F0.B60 R0.F1.B60 R0.F0.B61 R0.F1.B61 R0.F0.B62 R0.F1.B62 inv 11111111111111111111111111111111
	MISC:CSO2PIN: R0.F0.B46 R0.F1.B46
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:MISO2PIN: R0.F1.B45 R0.F0.B45
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TCKPIN: R0.F1.B44 R0.F0.B44
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R0.F1.B7 R0.F0.B7
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
}

bstile CNR_NE_S3E {
	BANK:LVDSBIAS_0: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B45 R0.F1.B46 R0.F1.B47 R0.F1.B48 R0.F1.B10 inv 00000000000
	BANK:LVDSBIAS_1: R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B44 R0.F1.B49 R0.F1.B50 R0.F1.B51 R0.F1.B9 R0.F1.B11 inv 00000000000
	BSCAN:TDO_ENABLE: R0.F1.B16 R0.F0.B16 inv 00
	BSCAN:USERID: R0.F0.B17 R0.F1.B17 R0.F1.B18 R0.F0.B18 R0.F0.B19 R0.F1.B19 R0.F1.B20 R0.F0.B20 R0.F0.B21 R0.F1.B21 R0.F0.B22 R0.F1.B22 R0.F0.B23 R0.F1.B23 R0.F0.B24 R0.F1.B24 R0.F0.B25 R0.F1.B25 R0.F0.B26 R0.F1.B26 R0.F0.B27 R0.F1.B27 R0.F0.B28 R0.F1.B28 R0.F0.B29 R0.F1.B29 R0.F0.B30 R0.F1.B30 R0.F0.B31 R0.F1.B31 R0.F0.B32 R0.F1.B32 inv 11111111111111111111111111111111
	MISC:TCKPIN: R0.F1.B14 R0.F0.B14
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R0.F0.B13 R0.F1.B13
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TMSPIN: R0.F0.B15 R0.F1.B15
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
}

bstile CNR_NW_FC {
	MISC:MISR_CLOCK: R0.F0.B1 inv 0
	MISC:MISR_RESET: R0.F0.B0 inv 0
	MISC:TEST_LL: R0.F1.B32 inv 0
}

bstile CNR_NW_S3 {
	DCIRESET[0]:ENABLE: R0.F0.B63 inv 0
	DCIRESET[1]:ENABLE: R0.F1.B63 inv 0
	DCI[0]:ENABLE: R0.F0.B44 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F0.B61 inv 0
	DCI[0]:LVDSBIAS: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B30 R0.F1.B31 inv 0000000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 inv 0000
	DCI[0]:PMASK_TERM_SPLIT: R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 inv 0000
	DCI[0]:PMASK_TERM_VCC: R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 inv 0000
	DCI[0]:QUIET: R0.F0.B45 inv 0
	DCI[0]:TEST_ENABLE: R0.F0.B62 inv 0
	DCI[1]:ENABLE: R0.F1.B44 inv 0
	DCI[1]:FORCE_DONE_HIGH: R0.F1.B61 inv 0
	DCI[1]:LVDSBIAS: R0.F0.B33 R0.F0.B34 R0.F0.B35 R0.F0.B36 R0.F0.B37 R0.F0.B38 R0.F0.B39 R0.F0.B40 R0.F0.B41 R0.F0.B42 R0.F0.B43 R0.F0.B29 R0.F0.B32 inv 0000000000000
	DCI[1]:NMASK_TERM_SPLIT: R0.F1.B49 R0.F1.B48 R0.F1.B47 R0.F1.B46 inv 0000
	DCI[1]:PMASK_TERM_SPLIT: R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 inv 0000
	DCI[1]:PMASK_TERM_VCC: R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 inv 0000
	DCI[1]:QUIET: R0.F1.B45 inv 0
	DCI[1]:TEST_ENABLE: R0.F1.B62 inv 0
	MISC:DCI_TEST_MUX: R0.F0.B50
		0: DCI0
		1: DCI1
	MISC:DCM_ENABLE: R0.F0.B8 inv 0
	MISC:HSWAPENPIN: R0.F1.B26 R0.F1.B27
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:PROGPIN: R0.F1.B25
		1: PULLNONE
		0: PULLUP
	MISC:TDIPIN: R0.F1.B29 R0.F1.B28
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R0.F1.B32 inv 0
}

bstile CNR_NW_S3A {
	BANK:LVDSBIAS_0: R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B44 R0.F1.B45 R0.F1.B52 R0.F1.B53 R0.F1.B54 R0.F1.B55 R0.F1.B60 R0.F1.B62 inv 000000000000
	BANK:LVDSBIAS_1: R0.F1.B46 R0.F1.B47 R0.F1.B48 R0.F1.B49 R0.F1.B50 R0.F1.B51 R0.F1.B56 R0.F1.B57 R0.F1.B58 R0.F1.B59 R0.F1.B61 R0.F1.B63 inv 000000000000
	MISC:PROGPIN: R0.F1.B25
		1: PULLNONE
		0: PULLUP
	MISC:TDIPIN: R0.F1.B29 R0.F1.B28
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R0.F1.B32 inv 0
	MISC:TMSPIN: R0.F0.B31 R0.F0.B30
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
}

bstile CNR_NW_S3E {
	BANK:LVDSBIAS_0: R0.F0.B22 R0.F0.B23 R0.F0.B24 R0.F0.B25 R0.F0.B26 R0.F0.B27 R0.F0.B36 R0.F0.B37 R0.F0.B38 R0.F0.B39 R0.F0.B44 inv 00000000000
	BANK:LVDSBIAS_1: R0.F0.B28 R0.F0.B29 R0.F0.B32 R0.F0.B33 R0.F0.B34 R0.F0.B35 R0.F0.B40 R0.F0.B41 R0.F0.B42 R0.F0.B43 R0.F0.B45 inv 00000000000
	MISC:PROGPIN: R0.F1.B25
		1: PULLNONE
		0: PULLUP
	MISC:TDIPIN: R0.F1.B29 R0.F1.B28
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R0.F1.B32 inv 0
}

bstile CNR_SE_FC {
	ICAP:ENABLE: R0.F1.B3 inv 0
	MISC:ABUFF: R0.F0.B43 R0.F0.B42 R0.F0.B41 R0.F0.B40 inv 0000
	MISC:MISR_CLOCK: R0.F0.B1 inv 0
	MISC:MISR_RESET: R0.F0.B0 inv 0
	STARTUP:GSR_SYNC: R0.F1.B0 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F1.B4 inv 0
	STARTUP:GTS_SYNC: R0.F1.B1 inv 0
}

bstile CNR_SE_S3 {
	DCIRESET[0]:ENABLE: R0.F0.B63 inv 0
	DCIRESET[1]:ENABLE: R0.F1.B63 inv 0
	DCI[0]:ENABLE: R0.F0.B44 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F0.B61 inv 0
	DCI[0]:LVDSBIAS: R0.F1.B22 R0.F1.B23 R0.F1.B24 R0.F1.B25 R0.F1.B26 R0.F1.B27 R0.F1.B28 R0.F1.B29 R0.F1.B30 R0.F1.B31 R0.F1.B32 R0.F1.B9 R0.F1.B10 inv 0000000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 inv 0000
	DCI[0]:PMASK_TERM_SPLIT: R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 inv 0000
	DCI[0]:PMASK_TERM_VCC: R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 inv 0000
	DCI[0]:QUIET: R0.F0.B45 inv 0
	DCI[0]:TEST_ENABLE: R0.F0.B62 inv 0
	DCI[1]:ENABLE: R0.F1.B44 inv 0
	DCI[1]:FORCE_DONE_HIGH: R0.F1.B61 inv 0
	DCI[1]:LVDSBIAS: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B11 R0.F1.B12 inv 0000000000000
	DCI[1]:NMASK_TERM_SPLIT: R0.F1.B49 R0.F1.B48 R0.F1.B47 R0.F1.B46 inv 0000
	DCI[1]:PMASK_TERM_SPLIT: R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 inv 0000
	DCI[1]:PMASK_TERM_VCC: R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 inv 0000
	DCI[1]:QUIET: R0.F1.B45 inv 0
	DCI[1]:TEST_ENABLE: R0.F1.B62 inv 0
	ICAP:ENABLE: R0.F1.B3 inv 0
	MISC:CCLKPIN: R0.F1.B15
		1: PULLNONE
		0: PULLUP
	MISC:DCI_TEST_MUX: R0.F0.B50
		0: DCI0
		1: DCI1
	MISC:DCM_ENABLE: R0.F1.B13 inv 0
	MISC:DONEPIN: R0.F1.B14
		1: PULLNONE
		0: PULLUP
	STARTUP:GSR_SYNC: R0.F1.B0 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F1.B4 inv 0
	STARTUP:GTS_SYNC: R0.F1.B1 inv 0
}

bstile CNR_SE_S3A {
	MISC:DONEPIN: R0.F1.B6
		1: PULLNONE
		0: PULLUP
	SPI_ACCESS:ENABLE: R0.F1.B3 inv 0
	STARTUP:GSR_SYNC: R0.F1.B0 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F1.B4 inv 0
	STARTUP:GTS_SYNC: R0.F1.B1 inv 0
}

bstile CNR_SE_S3E {
	BANK:LVDSBIAS_0: R0.F1.B22 R0.F1.B23 R0.F1.B24 R0.F1.B25 R0.F1.B26 R0.F1.B27 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B7 R0.F1.B12 inv 00000000000
	BANK:LVDSBIAS_1: R0.F1.B28 R0.F1.B29 R0.F1.B30 R0.F1.B31 R0.F1.B32 R0.F1.B33 R0.F1.B8 R0.F1.B9 R0.F1.B10 R0.F1.B11 R0.F1.B13 inv 00000000000
	MISC:CCLKPIN: R0.F1.B15
		1: PULLNONE
		0: PULLUP
	MISC:DONEPIN: R0.F1.B14
		1: PULLNONE
		0: PULLUP
	STARTUP:GSR_SYNC: R0.F1.B0 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F1.B4 inv 0
	STARTUP:GTS_SYNC: R0.F1.B1 inv 0
}

bstile CNR_SW_FC {
	MISC:MISR_CLOCK: R0.F0.B1 inv 0
	MISC:MISR_RESET: R0.F0.B0 inv 0
	MISC:SEND_VGG: R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B8 inv 0000
	MISC:VGG_ENABLE_OFFCHIP: R0.F1.B13 inv 0
	MISC:VGG_SENDMAX: R0.F1.B12 inv 0
}

bstile CNR_SW_S3 {
	DCIRESET[0]:ENABLE: R0.F1.B63 inv 0
	DCIRESET[1]:ENABLE: R0.F0.B63 inv 0
	DCI[0]:ENABLE: R0.F1.B44 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F1.B61 inv 0
	DCI[0]:LVDSBIAS: R0.F0.B33 R0.F0.B34 R0.F0.B35 R0.F0.B36 R0.F0.B37 R0.F0.B38 R0.F0.B39 R0.F0.B40 R0.F0.B41 R0.F0.B42 R0.F0.B43 R0.F0.B23 R0.F0.B24 inv 0000000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F1.B49 R0.F1.B48 R0.F1.B47 R0.F1.B46 inv 0000
	DCI[0]:PMASK_TERM_SPLIT: R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 inv 0000
	DCI[0]:PMASK_TERM_VCC: R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 inv 0000
	DCI[0]:QUIET: R0.F1.B45 inv 0
	DCI[0]:TEST_ENABLE: R0.F1.B62 inv 0
	DCI[1]:ENABLE: R0.F0.B44 inv 0
	DCI[1]:FORCE_DONE_HIGH: R0.F0.B61 inv 0
	DCI[1]:LVDSBIAS: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B31 R0.F1.B32 inv 0000000000000
	DCI[1]:NMASK_TERM_SPLIT: R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 inv 0000
	DCI[1]:PMASK_TERM_SPLIT: R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 inv 0000
	DCI[1]:PMASK_TERM_VCC: R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 inv 0000
	DCI[1]:QUIET: R0.F0.B45 inv 0
	DCI[1]:TEST_ENABLE: R0.F0.B62 inv 0
	MISC:DCI_CLK_ENABLE: R0.F1.B0 inv 0
	MISC:DCI_OSC_SEL: R0.F1.B4 R0.F1.B3 R0.F1.B2 inv 000
	MISC:DCI_TEST_MUX: R0.F1.B50
		0: DCI0
		1: DCI1
	MISC:DCM_ENABLE: R0.F1.B5 inv 0
	MISC:GATE_GHIGH: R0.F1.B1 inv 0
	MISC:M0PIN: R0.F0.B27 R0.F0.B28
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:M1PIN: R0.F0.B25 R0.F0.B26
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:M2PIN: R0.F0.B29 R0.F0.B30
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:SEND_VGG: R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B8 inv 0000
	MISC:VGG_ENABLE_OFFCHIP: R0.F1.B13 inv 0
	MISC:VGG_SENDMAX: R0.F1.B12 inv 0
}

bstile CNR_SW_S3A {
	BANK:LVDSBIAS_0: R0.F0.B9 R0.F1.B10 R0.F1.B33 R0.F1.B34 R0.F1.B11 R0.F0.B10 R0.F1.B28 R0.F1.B36 R0.F1.B30 R0.F0.B31 R0.F0.B27 R0.F1.B32 inv 000000000000
	BANK:LVDSBIAS_1: R0.F0.B6 R0.F0.B62 R0.F0.B29 R0.F1.B35 R0.F1.B9 R0.F0.B30 R0.F1.B63 R0.F1.B62 R0.F1.B26 R0.F0.B26 R0.F0.B28 R0.F1.B27 inv 000000000000
	MISC:CCLK2PIN: R0.F1.B15 R0.F0.B15
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:MOSI2PIN: R0.F0.B24 R0.F1.B24
		11: PULLDOWN
		01: PULLNONE
		00: PULLUP
	MISC:SEND_VGG: R0.F1.B21 R0.F1.B20 R0.F1.B19 R0.F1.B18 inv 0000
	MISC:TEMPSENSOR: R0.F1.B4 R0.F1.B3 R0.F1.B7 R0.F0.B7
		1011: BG
		1111: CGATE
		0000: NONE
		0111: PGATE
		0011: THERM
	MISC:UNK_ALWAYS_SET: R0.F1.B14 R0.F1.B12 R0.F0.B13 R0.F0.B12 inv 0000
	MISC:VGG_ENABLE_OFFCHIP: R0.F1.B23 inv 0
	MISC:VGG_SENDMAX: R0.F1.B22 inv 0
}

bstile CNR_SW_S3E {
	BANK:LVDSBIAS_0: R0.F1.B33 R0.F1.B34 R0.F1.B35 R0.F1.B36 R0.F1.B37 R0.F1.B38 R0.F1.B23 R0.F1.B24 R0.F1.B25 R0.F1.B26 R0.F1.B31 inv 00000000000
	BANK:LVDSBIAS_1: R0.F1.B39 R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B22 R0.F1.B27 R0.F1.B28 R0.F1.B29 R0.F1.B30 R0.F1.B32 inv 00000000000
	MISC:SEND_VGG: R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B8 inv 0000
	MISC:TEMPSENSOR: R0.F1.B17 R0.F1.B18 R0.F1.B21
		101: BG
		111: CGATE
		000: NONE
		011: PGATE
		001: THERM
	MISC:VGG_ENABLE_OFFCHIP: R0.F1.B13 inv 0
	MISC:VGG_SENDMAX: R0.F1.B12 inv 0
}

bstile DCM_S3 {
	DCM:CFG_DLL_LP: R0.F0.B27 R0.F0.B26 R0.F0.B25 inv 000
	DCM:CFG_DLL_PS: R0.F0.B36 R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 R0.F0.B31 R0.F0.B30 R0.F0.B29 R0.F0.B28 inv 000000000
	DCM:CLKDV_COUNT_FALL: R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B8 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R0.F1.B15 R0.F1.B14 R0.F1.B13 R0.F1.B12 inv 0000
	DCM:CLKDV_COUNT_MAX: R0.F1.B7 R0.F1.B6 R0.F1.B5 R0.F1.B4 inv 0000
	DCM:CLKDV_MODE: R0.F2.B4
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R0.F2.B3 R0.F2.B2 inv 00
	DCM:CLKDV_PHASE_RISE: R0.F2.B1 R0.F3.B2 inv 00
	DCM:CLKFB_IOB: R0.F2.B38 inv 0
	DCM:CLKFX_DIVIDE: R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 R0.F1.B55 R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 R0.F1.B50 R0.F1.B49 R0.F1.B48 inv 000000000000
	DCM:CLKFX_MULTIPLY: R0.F2.B55 R0.F2.B54 R0.F2.B53 R0.F2.B52 R0.F2.B51 R0.F2.B50 R0.F2.B49 R0.F2.B48 R0.F3.B59 R0.F1.B62 R0.F1.B61 R0.F1.B60 inv 000000000000
	DCM:CLKIN_DIVIDE_BY_2: R0.F2.B32 inv 0
	DCM:CLKIN_IOB: R0.F2.B37 inv 0
	DCM:CLK_FEEDBACK: R0.F2.B7
		0: 1X
		1: 2X
	DCM:COIN_WINDOW: R0.F2.B46 R0.F2.B45
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:COM: R0.F2.B47 R0.F2.B46 R0.F2.B45 R0.F2.B44 R0.F2.B43 R0.F2.B42 R0.F2.B41 R0.F2.B40 R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 R0.F2.B34 R0.F2.B33 R0.F2.B32 R0.F2.B31 R0.F2.B30 R0.F2.B29 R0.F2.B28 R0.F2.B27 R0.F2.B26 R0.F2.B25 R0.F2.B24 R0.F2.B23 R0.F2.B22 R0.F2.B21 R0.F2.B20 R0.F2.B19 R0.F2.B18 R0.F2.B17 R0.F2.B16 inv 00000000000000000000000000000000
	DCM:DESKEW_ADJUST: R0.F2.B36 R0.F2.B35 R0.F2.B34 R0.F2.B33 inv 0000
	DCM:DFS: R0.F3.B60 R0.F2.B62 R0.F2.B61 R0.F2.B60 R0.F2.B59 R0.F2.B58 R0.F2.B57 R0.F2.B56 R0.F2.B55 R0.F2.B54 R0.F2.B53 R0.F2.B52 R0.F2.B51 R0.F2.B50 R0.F2.B49 R0.F2.B48 R0.F3.B59 R0.F1.B62 R0.F1.B61 R0.F1.B60 R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 R0.F1.B55 R0.F1.B54 R0.F1.B53 R0.F1.B52 R0.F1.B51 R0.F1.B50 R0.F1.B49 R0.F1.B48 inv 00000000000000000000000000000000
	DCM:DFS_ENABLE: R0.F1.B32 inv 0
	DCM:DFS_FEEDBACK: R0.F2.B59 inv 0
	DCM:DFS_FREQUENCY_MODE: R0.F2.B60
		1: HIGH
		0: LOW
	DCM:DLLC: R0.F2.B15 R0.F2.B14 R0.F2.B13 R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 R0.F2.B7 R0.F2.B6 R0.F2.B5 R0.F2.B4 R0.F2.B3 R0.F2.B2 R0.F2.B1 R0.F3.B2 R0.F1.B15 R0.F1.B14 R0.F1.B13 R0.F1.B12 R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B8 R0.F1.B7 R0.F1.B6 R0.F1.B5 R0.F1.B4 R0.F1.B3 R0.F1.B2 R0.F1.B1 R0.F3.B1 inv 00000000000000000000000000000000
	DCM:DLLS: R0.F1.B47 R0.F1.B46 R0.F1.B45 R0.F1.B44 R0.F1.B43 R0.F1.B42 R0.F1.B41 R0.F1.B40 R0.F1.B39 R0.F1.B38 R0.F1.B37 R0.F1.B36 R0.F1.B35 R0.F1.B34 R0.F1.B33 R0.F1.B32 R0.F1.B31 R0.F1.B30 R0.F1.B29 R0.F1.B28 R0.F1.B27 R0.F1.B26 R0.F1.B25 R0.F1.B24 R0.F1.B23 R0.F1.B22 R0.F1.B21 R0.F1.B20 R0.F1.B19 R0.F1.B18 R0.F1.B17 R0.F1.B16 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R0.F1.B33 inv 0
	DCM:DLL_FREQUENCY_MODE: R0.F2.B8
		1: HIGH
		0: LOW
	DCM:DUTY_CYCLE_CORRECTION: R0.F3.B1 R0.F1.B3 R0.F1.B2 R0.F1.B1 inv 0000
	DCM:ENABLE.CLK0: R0.F3.B36 inv 0
	DCM:ENABLE.CLK180: R0.F3.B34 inv 0
	DCM:ENABLE.CLK270: R0.F3.B33 inv 0
	DCM:ENABLE.CLK2X: R0.F3.B32 inv 0
	DCM:ENABLE.CLK2X180: R0.F3.B31 inv 0
	DCM:ENABLE.CLK90: R0.F3.B35 inv 0
	DCM:ENABLE.CLKDV: R0.F3.B30 inv 0
	DCM:ENABLE.CLKFB: R0.F1.B34 inv 0
	DCM:ENABLE.CLKFX: R0.F3.B28 inv 0
	DCM:ENABLE.CLKFX180: R0.F3.B29 inv 0
	DCM:ENABLE.CONCUR: R0.F3.B27 inv 0
	DCM:EN_DUMMY_OSC: R0.F0.B40 inv 0
	DCM:EN_OLD_OSCCTL: R0.F0.B16 inv 0
	DCM:EN_OSC_COARSE: R0.F0.B44 inv 0
	DCM:EN_PWCTL: R0.F0.B20 inv 0
	DCM:EN_RELRST_B: R0.F0.B17 inv 0
	DCM:EXTENDED_FLUSH_TIME: R0.F0.B43 inv 0
	DCM:EXTENDED_HALT_TIME: R0.F0.B42 inv 0
	DCM:EXTENDED_RUN_TIME: R0.F0.B41 inv 0
	DCM:FACTORY_JF1: R0.F1.B31 R0.F1.B30 R0.F1.B29 R0.F1.B28 R0.F1.B27 R0.F1.B26 R0.F1.B25 R0.F1.B24 inv 00000000
	DCM:FACTORY_JF2: R0.F1.B23 R0.F1.B22 R0.F1.B21 R0.F1.B20 R0.F1.B19 R0.F1.B18 R0.F1.B17 R0.F1.B16 inv 00000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B57 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B56 inv 1
	DCM:INV.RST: R0.F3.B20 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B63 inv 1
	DCM:INVERT_ZD1_CUSTOM: R0.F0.B14 inv 0
	DCM:LPON_B_DFS: R0.F0.B19 R0.F0.B18 inv 00
	DCM:M1D1: R0.F0.B23 inv 0
	DCM:MIS1: R0.F0.B22 inv 0
	DCM:MISC: R0.F3.B26 R0.F3.B27 R0.F3.B28 R0.F3.B29 R0.F3.B30 R0.F3.B31 R0.F3.B32 R0.F3.B33 R0.F3.B34 R0.F3.B35 R0.F3.B36 R0.F3.B37 inv 000000000000
	DCM:NON_STOP: R0.F2.B47 inv 0
	DCM:PHASE_SHIFT: R0.F1.B45 R0.F1.B44 R0.F1.B43 R0.F1.B42 R0.F1.B41 R0.F1.B40 R0.F1.B39 R0.F1.B38 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R0.F1.B37 inv 0
	DCM:PL_CENTERED: R0.F3.B60 inv 0
	DCM:PS_CENTERED: R0.F2.B9 inv 0
	DCM:PS_ENABLE: R0.F1.B35 inv 0
	DCM:PS_MODE: R0.F2.B10
		0: CLKFB
		1: CLKIN
	DCM:RESET_PS_SEL: R0.F0.B37 inv 0
	DCM:SEL_HSYNC_B: R0.F0.B21 R0.F0.B24 inv 00
	DCM:SEL_PL_DLY: R0.F2.B62 R0.F2.B61
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:SPLY_IDC: R0.F0.B46 R0.F0.B45 inv 00
	DCM:STARTUP_WAIT: R0.F3.B26 inv 0
	DCM:STATUS1: R0.F2.B12 inv 0
	DCM:STATUS7: R0.F2.B11 inv 0
	DCM:TEST_OSC: R0.F2.B6 R0.F2.B5
		01: 180
		10: 270
		11: 360
		00: 90
	DCM:TRIM_LP_B: R0.F0.B15 inv 0
	DCM:VBG_PD: R0.F2.B44 R0.F2.B43 inv 00
	DCM:VBG_SEL: R0.F2.B42 R0.F2.B41 R0.F2.B40 inv 000
	DCM:VREG_PROBE: R0.F3.B14 R0.F3.B46 R0.F3.B47 R0.F3.B54 R0.F3.B55 inv 00000
	DCM:ZD1_BY1: R0.F0.B38 inv 0
	DCM:ZD2_BY1: R0.F0.B39 inv 0
}

bstile DCM_S3E_EN {
	DCM:CLKDV_COUNT_FALL: R1.F0.B61 R1.F0.B62 R1.F0.B59 R1.F0.B60 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R1.F0.B55 R1.F0.B53 R1.F0.B54 R1.F0.B51 inv 0000
	DCM:CLKDV_COUNT_MAX: R1.F0.B58 R1.F0.B57 R1.F0.B49 R1.F0.B50 inv 0000
	DCM:CLKDV_MODE: R1.F0.B41
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R1.F0.B16 R1.F0.B18 inv 00
	DCM:CLKDV_PHASE_RISE: R1.F0.B15 R1.F0.B17 inv 00
	DCM:CLKFB_IOB: R1.F0.B37 inv 0
	DCM:CLKFX_DIVIDE: R4.F18.B24 R4.F18.B25 R4.F18.B26 R4.F18.B27 R4.F18.B28 R4.F18.B29 R4.F18.B30 R4.F18.B31 inv 00000000
	DCM:CLKFX_MULTIPLY: R4.F18.B13 R4.F18.B14 R4.F18.B15 R4.F18.B16 R4.F18.B17 R4.F18.B21 R4.F18.B22 R4.F18.B23 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R1.F0.B48 inv 0
	DCM:CLKIN_IOB: R1.F0.B36 inv 0
	DCM:CLK_FEEDBACK: R1.F0.B43
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R1.F0.B39 R1.F0.B38 R1.F0.B32 R1.F0.B29 inv 0000
	DCM:DFS_C: R1.F0.B5 R1.F0.B7 R1.F0.B6 inv 000
	DCM:DFS_ENABLE: R4.F18.B12 inv 0
	DCM:DFS_FEEDBACK: R4.F18.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R4.F18.B44
		1: HIGH
		0: LOW
	DCM:DFS_S: R4.F18.B32 R4.F18.B33 R4.F18.B37 R4.F18.B38 R4.F18.B39 R4.F18.B40 R4.F18.B41 R4.F18.B42 R4.F18.B45 R4.F18.B46 R4.F18.B47 R4.F18.B48 R4.F18.B49 R4.F18.B53 R4.F18.B54 R4.F18.B55 R4.F18.B57 R4.F18.B58 R4.F18.B59 R4.F18.B60 R4.F18.B61 R4.F18.B62 R4.F18.B63 R5.F18.B0 R5.F18.B1 R5.F18.B2 R5.F18.B5 R5.F18.B6 R5.F18.B7 R5.F18.B9 R5.F18.B10 R5.F18.B11 R5.F18.B12 R5.F18.B13 R5.F18.B14 R5.F18.B15 R5.F18.B16 R5.F18.B17 R5.F18.B18 R5.F18.B22 R5.F18.B23 R5.F18.B24 R5.F18.B25 R5.F18.B26 R5.F18.B27 R5.F18.B28 R5.F18.B29 R5.F18.B30 R5.F18.B31 R4.F18.B12 R4.F18.B6 R4.F18.B7 R4.F18.B44 R4.F18.B43 R4.F18.B4 R4.F18.B3 R4.F18.B5 R4.F18.B11 R4.F18.B10 R4.F18.B9 R4.F18.B13 R4.F18.B14 R4.F18.B15 R4.F18.B16 R4.F18.B17 R4.F18.B21 R4.F18.B22 R4.F18.B23 R4.F18.B24 R4.F18.B25 R4.F18.B26 R4.F18.B27 R4.F18.B28 R4.F18.B29 R4.F18.B30 R4.F18.B31 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R1.F0.B26 R1.F0.B27 R1.F0.B28 R1.F0.B30 R1.F0.B45 R1.F0.B44 R1.F0.B35 R1.F0.B34 R1.F0.B33 R1.F0.B12 R1.F0.B11 R1.F0.B10 R1.F0.B9 R1.F0.B43 R1.F0.B41 R1.F0.B16 R1.F0.B18 R1.F0.B15 R1.F0.B17 R1.F0.B55 R1.F0.B53 R1.F0.B54 R1.F0.B51 R1.F0.B61 R1.F0.B62 R1.F0.B59 R1.F0.B60 R1.F0.B58 R1.F0.B57 R1.F0.B49 R1.F0.B50 R1.F0.B13 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F0.B0 inv 0
	DCM:DLL_FREQUENCY_MODE: R6.F18.B17
		1: HIGH
		0: LOW
	DCM:DLL_S: R6.F18.B20 R6.F18.B21 R6.F18.B24 R6.F18.B25 R6.F18.B40 R6.F18.B41 R6.F18.B44 R6.F18.B45 R6.F18.B48 R6.F18.B53 R6.F18.B55 R6.F18.B57 R6.F18.B60 R1.F0.B40 R5.F18.B57 R5.F18.B60 R5.F18.B61 R5.F18.B63 R6.F18.B1 R6.F18.B4 R6.F18.B5 R6.F18.B8 R6.F18.B9 R6.F18.B12 R6.F18.B13 R6.F18.B15 R6.F18.B17 R2.F0.B0 R6.F18.B28 R6.F18.B33 R6.F18.B36 R6.F18.B37 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R1.F0.B13 inv 0
	DCM:ENABLE.CLK0: R1.F0.B9 inv 0
	DCM:ENABLE.CLK180: R1.F0.B10 inv 0
	DCM:ENABLE.CLK270: R1.F0.B12 inv 0
	DCM:ENABLE.CLK2X: R1.F0.B33 inv 0
	DCM:ENABLE.CLK2X180: R1.F0.B34 inv 0
	DCM:ENABLE.CLK90: R1.F0.B11 inv 0
	DCM:ENABLE.CLKDV: R1.F0.B35 inv 0
	DCM:ENABLE.CLKFX: R4.F18.B7 inv 0
	DCM:ENABLE.CONCUR: R4.F18.B6 inv 0
	DCM:INTERFACE: R1.F0.B19 R1.F0.B20 R1.F0.B21 R1.F0.B22 R1.F0.B25 R1.F0.B24 R1.F0.B52 R1.F0.B36 R1.F0.B37 R1.F0.B39 R1.F0.B38 R1.F0.B32 R1.F0.B29 R1.F0.B23 R1.F0.B47 R1.F0.B48 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R5.F18.B57 R6.F18.B13 inv 00
	DCM:PERIOD_NOT_HF: R6.F18.B1 inv 0
	DCM:PHASE_SHIFT: R6.F18.B40 R6.F18.B41 R6.F18.B44 R6.F18.B45 R6.F18.B48 R6.F18.B53 R6.F18.B55 R6.F18.B57 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R6.F18.B60 inv 0
	DCM:PS_ENABLE: R1.F0.B40 inv 0
	DCM:PS_VARIABLE: R5.F18.B60 inv 0
	DCM:STARTUP_WAIT: R1.F0.B25 inv 0
}

bstile DCM_S3E_ES {
	DCM:CLKDV_COUNT_FALL: R3.F0.B2 R3.F0.B1 R3.F0.B4 R3.F0.B3 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R3.F0.B8 R3.F0.B10 R3.F0.B9 R3.F0.B12 inv 0000
	DCM:CLKDV_COUNT_MAX: R3.F0.B5 R3.F0.B6 R3.F0.B14 R3.F0.B13 inv 0000
	DCM:CLKDV_MODE: R3.F0.B22
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R3.F0.B47 R3.F0.B45 inv 00
	DCM:CLKDV_PHASE_RISE: R3.F0.B48 R3.F0.B46 inv 00
	DCM:CLKFB_IOB: R3.F0.B26 inv 0
	DCM:CLKFX_DIVIDE: R7.F18.B39 R7.F18.B38 R7.F18.B37 R7.F18.B36 R7.F18.B35 R7.F18.B34 R7.F18.B33 R7.F18.B32 inv 00000000
	DCM:CLKFX_MULTIPLY: R7.F18.B50 R7.F18.B49 R7.F18.B48 R7.F18.B47 R7.F18.B46 R7.F18.B42 R7.F18.B41 R7.F18.B40 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R3.F0.B15 inv 0
	DCM:CLKIN_IOB: R3.F0.B27 inv 0
	DCM:CLK_FEEDBACK: R3.F0.B20
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R3.F0.B24 R3.F0.B25 R3.F0.B31 R3.F0.B34 inv 0000
	DCM:DFS_C: R3.F0.B58 R3.F0.B56 R3.F0.B57 inv 000
	DCM:DFS_ENABLE: R7.F18.B51 inv 0
	DCM:DFS_FEEDBACK: R7.F18.B20 inv 0
	DCM:DFS_FREQUENCY_MODE: R7.F18.B19
		1: HIGH
		0: LOW
	DCM:DFS_S: R7.F18.B31 R7.F18.B30 R7.F18.B26 R7.F18.B25 R7.F18.B24 R7.F18.B23 R7.F18.B22 R7.F18.B21 R7.F18.B18 R7.F18.B17 R7.F18.B16 R7.F18.B15 R7.F18.B14 R7.F18.B10 R7.F18.B9 R7.F18.B8 R7.F18.B6 R7.F18.B5 R7.F18.B4 R7.F18.B3 R7.F18.B2 R7.F18.B1 R7.F18.B0 R6.F18.B63 R6.F18.B62 R6.F18.B61 R6.F18.B58 R6.F18.B57 R6.F18.B56 R6.F18.B54 R6.F18.B53 R6.F18.B52 R6.F18.B51 R6.F18.B50 R6.F18.B49 R6.F18.B48 R6.F18.B47 R6.F18.B46 R6.F18.B45 R6.F18.B41 R6.F18.B40 R6.F18.B39 R6.F18.B38 R6.F18.B37 R6.F18.B36 R6.F18.B35 R6.F18.B34 R6.F18.B33 R6.F18.B32 R7.F18.B51 R7.F18.B57 R7.F18.B56 R7.F18.B19 R7.F18.B20 R7.F18.B59 R7.F18.B60 R7.F18.B58 R7.F18.B52 R7.F18.B53 R7.F18.B54 R7.F18.B50 R7.F18.B49 R7.F18.B48 R7.F18.B47 R7.F18.B46 R7.F18.B42 R7.F18.B41 R7.F18.B40 R7.F18.B39 R7.F18.B38 R7.F18.B37 R7.F18.B36 R7.F18.B35 R7.F18.B34 R7.F18.B33 R7.F18.B32 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R3.F0.B37 R3.F0.B36 R3.F0.B35 R3.F0.B33 R3.F0.B18 R3.F0.B19 R3.F0.B28 R3.F0.B29 R3.F0.B30 R3.F0.B51 R3.F0.B52 R3.F0.B53 R3.F0.B54 R3.F0.B20 R3.F0.B22 R3.F0.B47 R3.F0.B45 R3.F0.B48 R3.F0.B46 R3.F0.B8 R3.F0.B10 R3.F0.B9 R3.F0.B12 R3.F0.B2 R3.F0.B1 R3.F0.B4 R3.F0.B3 R3.F0.B5 R3.F0.B6 R3.F0.B14 R3.F0.B13 R3.F0.B50 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F0.B63 inv 0
	DCM:DLL_FREQUENCY_MODE: R5.F18.B46
		1: HIGH
		0: LOW
	DCM:DLL_S: R5.F18.B43 R5.F18.B42 R5.F18.B39 R5.F18.B38 R5.F18.B23 R5.F18.B22 R5.F18.B19 R5.F18.B18 R5.F18.B15 R5.F18.B10 R5.F18.B8 R5.F18.B6 R5.F18.B3 R3.F0.B23 R6.F18.B6 R6.F18.B3 R6.F18.B2 R6.F18.B0 R5.F18.B62 R5.F18.B59 R5.F18.B58 R5.F18.B55 R5.F18.B54 R5.F18.B51 R5.F18.B50 R5.F18.B48 R5.F18.B46 R2.F0.B63 R5.F18.B35 R5.F18.B30 R5.F18.B27 R5.F18.B26 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R3.F0.B50 inv 0
	DCM:ENABLE.CLK0: R3.F0.B54 inv 0
	DCM:ENABLE.CLK180: R3.F0.B53 inv 0
	DCM:ENABLE.CLK270: R3.F0.B51 inv 0
	DCM:ENABLE.CLK2X: R3.F0.B30 inv 0
	DCM:ENABLE.CLK2X180: R3.F0.B29 inv 0
	DCM:ENABLE.CLK90: R3.F0.B52 inv 0
	DCM:ENABLE.CLKDV: R3.F0.B28 inv 0
	DCM:ENABLE.CLKFX: R7.F18.B56 inv 0
	DCM:ENABLE.CONCUR: R7.F18.B57 inv 0
	DCM:INTERFACE: R3.F0.B44 R3.F0.B43 R3.F0.B42 R3.F0.B41 R3.F0.B38 R3.F0.B39 R3.F0.B11 R3.F0.B27 R3.F0.B26 R3.F0.B24 R3.F0.B25 R3.F0.B31 R3.F0.B34 R3.F0.B40 R3.F0.B16 R3.F0.B15 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R6.F18.B6 R5.F18.B50 inv 00
	DCM:PERIOD_NOT_HF: R5.F18.B62 inv 0
	DCM:PHASE_SHIFT: R5.F18.B23 R5.F18.B22 R5.F18.B19 R5.F18.B18 R5.F18.B15 R5.F18.B10 R5.F18.B8 R5.F18.B6 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R5.F18.B3 inv 0
	DCM:PS_ENABLE: R3.F0.B23 inv 0
	DCM:PS_VARIABLE: R6.F18.B3 inv 0
	DCM:STARTUP_WAIT: R3.F0.B38 inv 0
	DCM_VREG:VBG_SEL: R1.F0.B15 R1.F0.B13 R1.F0.B12 R1.F0.B9 inv 0000
	DCM_VREG:VREG: R2.F0.B46 R2.F0.B48 R2.F0.B53 R2.F0.B55 R2.F0.B57 R2.F0.B60 R2.F0.B32 R2.F0.B49 R2.F0.B52 R2.F0.B40 R2.F0.B38 R2.F0.B33 R2.F0.B36 R2.F0.B41 R1.F0.B15 R1.F0.B13 R1.F0.B12 R1.F0.B9 R2.F0.B44 R2.F0.B29 inv 00000000000000000000
}

bstile DCM_S3E_NE {
	DCM:CLKDV_COUNT_FALL: R3.F18.B2 R3.F18.B1 R3.F18.B4 R3.F18.B3 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R3.F18.B8 R3.F18.B10 R3.F18.B9 R3.F18.B12 inv 0000
	DCM:CLKDV_COUNT_MAX: R3.F18.B5 R3.F18.B6 R3.F18.B14 R3.F18.B13 inv 0000
	DCM:CLKDV_MODE: R3.F18.B22
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R3.F18.B47 R3.F18.B45 inv 00
	DCM:CLKDV_PHASE_RISE: R3.F18.B48 R3.F18.B46 inv 00
	DCM:CLKFB_IOB: R3.F18.B26 inv 0
	DCM:CLKFX_DIVIDE: R7.F0.B39 R7.F0.B38 R7.F0.B37 R7.F0.B36 R7.F0.B35 R7.F0.B34 R7.F0.B33 R7.F0.B32 inv 00000000
	DCM:CLKFX_MULTIPLY: R7.F0.B50 R7.F0.B49 R7.F0.B48 R7.F0.B47 R7.F0.B46 R7.F0.B42 R7.F0.B41 R7.F0.B40 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R3.F18.B15 inv 0
	DCM:CLKIN_IOB: R3.F18.B27 inv 0
	DCM:CLK_FEEDBACK: R3.F18.B20
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R3.F18.B24 R3.F18.B25 R3.F18.B31 R3.F18.B34 inv 0000
	DCM:DFS_C: R3.F18.B58 R3.F18.B56 R3.F18.B57 inv 000
	DCM:DFS_ENABLE: R7.F0.B51 inv 0
	DCM:DFS_FEEDBACK: R7.F0.B20 inv 0
	DCM:DFS_FREQUENCY_MODE: R7.F0.B19
		1: HIGH
		0: LOW
	DCM:DFS_S: R7.F0.B31 R7.F0.B30 R7.F0.B26 R7.F0.B25 R7.F0.B24 R7.F0.B23 R7.F0.B22 R7.F0.B21 R7.F0.B18 R7.F0.B17 R7.F0.B16 R7.F0.B15 R7.F0.B14 R7.F0.B10 R7.F0.B9 R7.F0.B8 R7.F0.B6 R7.F0.B5 R7.F0.B4 R7.F0.B3 R7.F0.B2 R7.F0.B1 R7.F0.B0 R6.F0.B63 R6.F0.B62 R6.F0.B61 R6.F0.B58 R6.F0.B57 R6.F0.B56 R6.F0.B54 R6.F0.B53 R6.F0.B52 R6.F0.B51 R6.F0.B50 R6.F0.B49 R6.F0.B48 R6.F0.B47 R6.F0.B46 R6.F0.B45 R6.F0.B41 R6.F0.B40 R6.F0.B39 R6.F0.B38 R6.F0.B37 R6.F0.B36 R6.F0.B35 R6.F0.B34 R6.F0.B33 R6.F0.B32 R7.F0.B51 R7.F0.B57 R7.F0.B56 R7.F0.B19 R7.F0.B20 R7.F0.B59 R7.F0.B60 R7.F0.B58 R7.F0.B52 R7.F0.B53 R7.F0.B54 R7.F0.B50 R7.F0.B49 R7.F0.B48 R7.F0.B47 R7.F0.B46 R7.F0.B42 R7.F0.B41 R7.F0.B40 R7.F0.B39 R7.F0.B38 R7.F0.B37 R7.F0.B36 R7.F0.B35 R7.F0.B34 R7.F0.B33 R7.F0.B32 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R3.F18.B37 R3.F18.B36 R3.F18.B35 R3.F18.B33 R3.F18.B18 R3.F18.B19 R3.F18.B28 R3.F18.B29 R3.F18.B30 R3.F18.B51 R3.F18.B52 R3.F18.B53 R3.F18.B54 R3.F18.B20 R3.F18.B22 R3.F18.B47 R3.F18.B45 R3.F18.B48 R3.F18.B46 R3.F18.B8 R3.F18.B10 R3.F18.B9 R3.F18.B12 R3.F18.B2 R3.F18.B1 R3.F18.B4 R3.F18.B3 R3.F18.B5 R3.F18.B6 R3.F18.B14 R3.F18.B13 R3.F18.B50 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F18.B63 inv 0
	DCM:DLL_FREQUENCY_MODE: R5.F0.B46
		1: HIGH
		0: LOW
	DCM:DLL_S: R5.F0.B43 R5.F0.B42 R5.F0.B39 R5.F0.B38 R5.F0.B23 R5.F0.B22 R5.F0.B19 R5.F0.B18 R5.F0.B15 R5.F0.B10 R5.F0.B8 R5.F0.B6 R5.F0.B3 R3.F18.B23 R6.F0.B6 R6.F0.B3 R6.F0.B2 R6.F0.B0 R5.F0.B62 R5.F0.B59 R5.F0.B58 R5.F0.B55 R5.F0.B54 R5.F0.B51 R5.F0.B50 R5.F0.B48 R5.F0.B46 R2.F18.B63 R5.F0.B35 R5.F0.B30 R5.F0.B27 R5.F0.B26 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R3.F18.B50 inv 0
	DCM:ENABLE.CLK0: R3.F18.B54 inv 0
	DCM:ENABLE.CLK180: R3.F18.B53 inv 0
	DCM:ENABLE.CLK270: R3.F18.B51 inv 0
	DCM:ENABLE.CLK2X: R3.F18.B30 inv 0
	DCM:ENABLE.CLK2X180: R3.F18.B29 inv 0
	DCM:ENABLE.CLK90: R3.F18.B52 inv 0
	DCM:ENABLE.CLKDV: R3.F18.B28 inv 0
	DCM:ENABLE.CLKFX: R7.F0.B56 inv 0
	DCM:ENABLE.CONCUR: R7.F0.B57 inv 0
	DCM:INTERFACE: R3.F18.B44 R3.F18.B43 R3.F18.B42 R3.F18.B41 R3.F18.B38 R3.F18.B39 R3.F18.B11 R3.F18.B27 R3.F18.B26 R3.F18.B24 R3.F18.B25 R3.F18.B31 R3.F18.B34 R3.F18.B40 R3.F18.B16 R3.F18.B15 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R6.F0.B6 R5.F0.B50 inv 00
	DCM:PERIOD_NOT_HF: R5.F0.B62 inv 0
	DCM:PHASE_SHIFT: R5.F0.B23 R5.F0.B22 R5.F0.B19 R5.F0.B18 R5.F0.B15 R5.F0.B10 R5.F0.B8 R5.F0.B6 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R5.F0.B3 inv 0
	DCM:PS_ENABLE: R3.F18.B23 inv 0
	DCM:PS_VARIABLE: R6.F0.B3 inv 0
	DCM:STARTUP_WAIT: R3.F18.B38 inv 0
	DCM_VREG:VBG_SEL: R1.F18.B15 R1.F18.B13 R1.F18.B12 R1.F18.B9 inv 0000
	DCM_VREG:VREG: R2.F18.B46 R2.F18.B48 R2.F18.B53 R2.F18.B55 R2.F18.B57 R2.F18.B60 R2.F18.B32 R2.F18.B49 R2.F18.B52 R2.F18.B40 R2.F18.B38 R2.F18.B33 R2.F18.B36 R2.F18.B41 R1.F18.B15 R1.F18.B13 R1.F18.B12 R1.F18.B9 R2.F18.B44 R2.F18.B29 inv 00000000000000000000
}

bstile DCM_S3E_NW {
	DCM:CLKDV_COUNT_FALL: R3.F0.B2 R3.F0.B1 R3.F0.B4 R3.F0.B3 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R3.F0.B8 R3.F0.B10 R3.F0.B9 R3.F0.B12 inv 0000
	DCM:CLKDV_COUNT_MAX: R3.F0.B5 R3.F0.B6 R3.F0.B14 R3.F0.B13 inv 0000
	DCM:CLKDV_MODE: R3.F0.B22
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R3.F0.B47 R3.F0.B45 inv 00
	DCM:CLKDV_PHASE_RISE: R3.F0.B48 R3.F0.B46 inv 00
	DCM:CLKFB_IOB: R3.F0.B26 inv 0
	DCM:CLKFX_DIVIDE: R7.F18.B39 R7.F18.B38 R7.F18.B37 R7.F18.B36 R7.F18.B35 R7.F18.B34 R7.F18.B33 R7.F18.B32 inv 00000000
	DCM:CLKFX_MULTIPLY: R7.F18.B50 R7.F18.B49 R7.F18.B48 R7.F18.B47 R7.F18.B46 R7.F18.B42 R7.F18.B41 R7.F18.B40 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R3.F0.B15 inv 0
	DCM:CLKIN_IOB: R3.F0.B27 inv 0
	DCM:CLK_FEEDBACK: R3.F0.B20
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R3.F0.B24 R3.F0.B25 R3.F0.B31 R3.F0.B34 inv 0000
	DCM:DFS_C: R3.F0.B58 R3.F0.B56 R3.F0.B57 inv 000
	DCM:DFS_ENABLE: R7.F18.B51 inv 0
	DCM:DFS_FEEDBACK: R7.F18.B20 inv 0
	DCM:DFS_FREQUENCY_MODE: R7.F18.B19
		1: HIGH
		0: LOW
	DCM:DFS_S: R7.F18.B31 R7.F18.B30 R7.F18.B26 R7.F18.B25 R7.F18.B24 R7.F18.B23 R7.F18.B22 R7.F18.B21 R7.F18.B18 R7.F18.B17 R7.F18.B16 R7.F18.B15 R7.F18.B14 R7.F18.B10 R7.F18.B9 R7.F18.B8 R7.F18.B6 R7.F18.B5 R7.F18.B4 R7.F18.B3 R7.F18.B2 R7.F18.B1 R7.F18.B0 R6.F18.B63 R6.F18.B62 R6.F18.B61 R6.F18.B58 R6.F18.B57 R6.F18.B56 R6.F18.B54 R6.F18.B53 R6.F18.B52 R6.F18.B51 R6.F18.B50 R6.F18.B49 R6.F18.B48 R6.F18.B47 R6.F18.B46 R6.F18.B45 R6.F18.B41 R6.F18.B40 R6.F18.B39 R6.F18.B38 R6.F18.B37 R6.F18.B36 R6.F18.B35 R6.F18.B34 R6.F18.B33 R6.F18.B32 R7.F18.B51 R7.F18.B57 R7.F18.B56 R7.F18.B19 R7.F18.B20 R7.F18.B59 R7.F18.B60 R7.F18.B58 R7.F18.B52 R7.F18.B53 R7.F18.B54 R7.F18.B50 R7.F18.B49 R7.F18.B48 R7.F18.B47 R7.F18.B46 R7.F18.B42 R7.F18.B41 R7.F18.B40 R7.F18.B39 R7.F18.B38 R7.F18.B37 R7.F18.B36 R7.F18.B35 R7.F18.B34 R7.F18.B33 R7.F18.B32 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R3.F0.B37 R3.F0.B36 R3.F0.B35 R3.F0.B33 R3.F0.B18 R3.F0.B19 R3.F0.B28 R3.F0.B29 R3.F0.B30 R3.F0.B51 R3.F0.B52 R3.F0.B53 R3.F0.B54 R3.F0.B20 R3.F0.B22 R3.F0.B47 R3.F0.B45 R3.F0.B48 R3.F0.B46 R3.F0.B8 R3.F0.B10 R3.F0.B9 R3.F0.B12 R3.F0.B2 R3.F0.B1 R3.F0.B4 R3.F0.B3 R3.F0.B5 R3.F0.B6 R3.F0.B14 R3.F0.B13 R3.F0.B50 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F0.B63 inv 0
	DCM:DLL_FREQUENCY_MODE: R5.F18.B46
		1: HIGH
		0: LOW
	DCM:DLL_S: R5.F18.B43 R5.F18.B42 R5.F18.B39 R5.F18.B38 R5.F18.B23 R5.F18.B22 R5.F18.B19 R5.F18.B18 R5.F18.B15 R5.F18.B10 R5.F18.B8 R5.F18.B6 R5.F18.B3 R3.F0.B23 R6.F18.B6 R6.F18.B3 R6.F18.B2 R6.F18.B0 R5.F18.B62 R5.F18.B59 R5.F18.B58 R5.F18.B55 R5.F18.B54 R5.F18.B51 R5.F18.B50 R5.F18.B48 R5.F18.B46 R2.F0.B63 R5.F18.B35 R5.F18.B30 R5.F18.B27 R5.F18.B26 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R3.F0.B50 inv 0
	DCM:ENABLE.CLK0: R3.F0.B54 inv 0
	DCM:ENABLE.CLK180: R3.F0.B53 inv 0
	DCM:ENABLE.CLK270: R3.F0.B51 inv 0
	DCM:ENABLE.CLK2X: R3.F0.B30 inv 0
	DCM:ENABLE.CLK2X180: R3.F0.B29 inv 0
	DCM:ENABLE.CLK90: R3.F0.B52 inv 0
	DCM:ENABLE.CLKDV: R3.F0.B28 inv 0
	DCM:ENABLE.CLKFX: R7.F18.B56 inv 0
	DCM:ENABLE.CONCUR: R7.F18.B57 inv 0
	DCM:INTERFACE: R3.F0.B44 R3.F0.B43 R3.F0.B42 R3.F0.B41 R3.F0.B38 R3.F0.B39 R3.F0.B11 R3.F0.B27 R3.F0.B26 R3.F0.B24 R3.F0.B25 R3.F0.B31 R3.F0.B34 R3.F0.B40 R3.F0.B16 R3.F0.B15 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R6.F18.B6 R5.F18.B50 inv 00
	DCM:PERIOD_NOT_HF: R5.F18.B62 inv 0
	DCM:PHASE_SHIFT: R5.F18.B23 R5.F18.B22 R5.F18.B19 R5.F18.B18 R5.F18.B15 R5.F18.B10 R5.F18.B8 R5.F18.B6 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R5.F18.B3 inv 0
	DCM:PS_ENABLE: R3.F0.B23 inv 0
	DCM:PS_VARIABLE: R6.F18.B3 inv 0
	DCM:STARTUP_WAIT: R3.F0.B38 inv 0
}

bstile DCM_S3E_SE {
	DCM:CLKDV_COUNT_FALL: R1.F18.B61 R1.F18.B62 R1.F18.B59 R1.F18.B60 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R1.F18.B55 R1.F18.B53 R1.F18.B54 R1.F18.B51 inv 0000
	DCM:CLKDV_COUNT_MAX: R1.F18.B58 R1.F18.B57 R1.F18.B49 R1.F18.B50 inv 0000
	DCM:CLKDV_MODE: R1.F18.B41
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R1.F18.B16 R1.F18.B18 inv 00
	DCM:CLKDV_PHASE_RISE: R1.F18.B15 R1.F18.B17 inv 00
	DCM:CLKFB_IOB: R1.F18.B37 inv 0
	DCM:CLKFX_DIVIDE: R4.F0.B24 R4.F0.B25 R4.F0.B26 R4.F0.B27 R4.F0.B28 R4.F0.B29 R4.F0.B30 R4.F0.B31 inv 00000000
	DCM:CLKFX_MULTIPLY: R4.F0.B13 R4.F0.B14 R4.F0.B15 R4.F0.B16 R4.F0.B17 R4.F0.B21 R4.F0.B22 R4.F0.B23 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R1.F18.B48 inv 0
	DCM:CLKIN_IOB: R1.F18.B36 inv 0
	DCM:CLK_FEEDBACK: R1.F18.B43
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R1.F18.B39 R1.F18.B38 R1.F18.B32 R1.F18.B29 inv 0000
	DCM:DFS_C: R1.F18.B5 R1.F18.B7 R1.F18.B6 inv 000
	DCM:DFS_ENABLE: R4.F0.B12 inv 0
	DCM:DFS_FEEDBACK: R4.F0.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R4.F0.B44
		1: HIGH
		0: LOW
	DCM:DFS_S: R4.F0.B32 R4.F0.B33 R4.F0.B37 R4.F0.B38 R4.F0.B39 R4.F0.B40 R4.F0.B41 R4.F0.B42 R4.F0.B45 R4.F0.B46 R4.F0.B47 R4.F0.B48 R4.F0.B49 R4.F0.B53 R4.F0.B54 R4.F0.B55 R4.F0.B57 R4.F0.B58 R4.F0.B59 R4.F0.B60 R4.F0.B61 R4.F0.B62 R4.F0.B63 R5.F0.B0 R5.F0.B1 R5.F0.B2 R5.F0.B5 R5.F0.B6 R5.F0.B7 R5.F0.B9 R5.F0.B10 R5.F0.B11 R5.F0.B12 R5.F0.B13 R5.F0.B14 R5.F0.B15 R5.F0.B16 R5.F0.B17 R5.F0.B18 R5.F0.B22 R5.F0.B23 R5.F0.B24 R5.F0.B25 R5.F0.B26 R5.F0.B27 R5.F0.B28 R5.F0.B29 R5.F0.B30 R5.F0.B31 R4.F0.B12 R4.F0.B6 R4.F0.B7 R4.F0.B44 R4.F0.B43 R4.F0.B4 R4.F0.B3 R4.F0.B5 R4.F0.B11 R4.F0.B10 R4.F0.B9 R4.F0.B13 R4.F0.B14 R4.F0.B15 R4.F0.B16 R4.F0.B17 R4.F0.B21 R4.F0.B22 R4.F0.B23 R4.F0.B24 R4.F0.B25 R4.F0.B26 R4.F0.B27 R4.F0.B28 R4.F0.B29 R4.F0.B30 R4.F0.B31 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R1.F18.B26 R1.F18.B27 R1.F18.B28 R1.F18.B30 R1.F18.B45 R1.F18.B44 R1.F18.B35 R1.F18.B34 R1.F18.B33 R1.F18.B12 R1.F18.B11 R1.F18.B10 R1.F18.B9 R1.F18.B43 R1.F18.B41 R1.F18.B16 R1.F18.B18 R1.F18.B15 R1.F18.B17 R1.F18.B55 R1.F18.B53 R1.F18.B54 R1.F18.B51 R1.F18.B61 R1.F18.B62 R1.F18.B59 R1.F18.B60 R1.F18.B58 R1.F18.B57 R1.F18.B49 R1.F18.B50 R1.F18.B13 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F18.B0 inv 0
	DCM:DLL_FREQUENCY_MODE: R6.F0.B17
		1: HIGH
		0: LOW
	DCM:DLL_S: R6.F0.B20 R6.F0.B21 R6.F0.B24 R6.F0.B25 R6.F0.B40 R6.F0.B41 R6.F0.B44 R6.F0.B45 R6.F0.B48 R6.F0.B53 R6.F0.B55 R6.F0.B57 R6.F0.B60 R1.F18.B40 R5.F0.B57 R5.F0.B60 R5.F0.B61 R5.F0.B63 R6.F0.B1 R6.F0.B4 R6.F0.B5 R6.F0.B8 R6.F0.B9 R6.F0.B12 R6.F0.B13 R6.F0.B15 R6.F0.B17 R2.F18.B0 R6.F0.B28 R6.F0.B33 R6.F0.B36 R6.F0.B37 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R1.F18.B13 inv 0
	DCM:ENABLE.CLK0: R1.F18.B9 inv 0
	DCM:ENABLE.CLK180: R1.F18.B10 inv 0
	DCM:ENABLE.CLK270: R1.F18.B12 inv 0
	DCM:ENABLE.CLK2X: R1.F18.B33 inv 0
	DCM:ENABLE.CLK2X180: R1.F18.B34 inv 0
	DCM:ENABLE.CLK90: R1.F18.B11 inv 0
	DCM:ENABLE.CLKDV: R1.F18.B35 inv 0
	DCM:ENABLE.CLKFX: R4.F0.B7 inv 0
	DCM:ENABLE.CONCUR: R4.F0.B6 inv 0
	DCM:INTERFACE: R1.F18.B19 R1.F18.B20 R1.F18.B21 R1.F18.B22 R1.F18.B25 R1.F18.B24 R1.F18.B52 R1.F18.B36 R1.F18.B37 R1.F18.B39 R1.F18.B38 R1.F18.B32 R1.F18.B29 R1.F18.B23 R1.F18.B47 R1.F18.B48 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R5.F0.B57 R6.F0.B13 inv 00
	DCM:PERIOD_NOT_HF: R6.F0.B1 inv 0
	DCM:PHASE_SHIFT: R6.F0.B40 R6.F0.B41 R6.F0.B44 R6.F0.B45 R6.F0.B48 R6.F0.B53 R6.F0.B55 R6.F0.B57 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R6.F0.B60 inv 0
	DCM:PS_ENABLE: R1.F18.B40 inv 0
	DCM:PS_VARIABLE: R5.F0.B60 inv 0
	DCM:STARTUP_WAIT: R1.F18.B25 inv 0
	DCM_VREG:VBG_SEL: R2.F18.B15 R2.F18.B13 R2.F18.B12 R2.F18.B9 inv 0000
	DCM_VREG:VREG: R3.F18.B46 R3.F18.B48 R3.F18.B53 R3.F18.B55 R3.F18.B57 R3.F18.B60 R3.F18.B32 R3.F18.B49 R3.F18.B52 R3.F18.B40 R3.F18.B38 R3.F18.B33 R3.F18.B36 R3.F18.B41 R2.F18.B15 R2.F18.B13 R2.F18.B12 R2.F18.B9 R3.F18.B44 R3.F18.B29 inv 00000000000000000000
}

bstile DCM_S3E_SW {
	DCM:CLKDV_COUNT_FALL: R1.F0.B61 R1.F0.B62 R1.F0.B59 R1.F0.B60 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R1.F0.B55 R1.F0.B53 R1.F0.B54 R1.F0.B51 inv 0000
	DCM:CLKDV_COUNT_MAX: R1.F0.B58 R1.F0.B57 R1.F0.B49 R1.F0.B50 inv 0000
	DCM:CLKDV_MODE: R1.F0.B41
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R1.F0.B16 R1.F0.B18 inv 00
	DCM:CLKDV_PHASE_RISE: R1.F0.B15 R1.F0.B17 inv 00
	DCM:CLKFB_IOB: R1.F0.B37 inv 0
	DCM:CLKFX_DIVIDE: R4.F18.B24 R4.F18.B25 R4.F18.B26 R4.F18.B27 R4.F18.B28 R4.F18.B29 R4.F18.B30 R4.F18.B31 inv 00000000
	DCM:CLKFX_MULTIPLY: R4.F18.B13 R4.F18.B14 R4.F18.B15 R4.F18.B16 R4.F18.B17 R4.F18.B21 R4.F18.B22 R4.F18.B23 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R1.F0.B48 inv 0
	DCM:CLKIN_IOB: R1.F0.B36 inv 0
	DCM:CLK_FEEDBACK: R1.F0.B43
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R1.F0.B39 R1.F0.B38 R1.F0.B32 R1.F0.B29 inv 0000
	DCM:DFS_C: R1.F0.B5 R1.F0.B7 R1.F0.B6 inv 000
	DCM:DFS_ENABLE: R4.F18.B12 inv 0
	DCM:DFS_FEEDBACK: R4.F18.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R4.F18.B44
		1: HIGH
		0: LOW
	DCM:DFS_S: R4.F18.B32 R4.F18.B33 R4.F18.B37 R4.F18.B38 R4.F18.B39 R4.F18.B40 R4.F18.B41 R4.F18.B42 R4.F18.B45 R4.F18.B46 R4.F18.B47 R4.F18.B48 R4.F18.B49 R4.F18.B53 R4.F18.B54 R4.F18.B55 R4.F18.B57 R4.F18.B58 R4.F18.B59 R4.F18.B60 R4.F18.B61 R4.F18.B62 R4.F18.B63 R5.F18.B0 R5.F18.B1 R5.F18.B2 R5.F18.B5 R5.F18.B6 R5.F18.B7 R5.F18.B9 R5.F18.B10 R5.F18.B11 R5.F18.B12 R5.F18.B13 R5.F18.B14 R5.F18.B15 R5.F18.B16 R5.F18.B17 R5.F18.B18 R5.F18.B22 R5.F18.B23 R5.F18.B24 R5.F18.B25 R5.F18.B26 R5.F18.B27 R5.F18.B28 R5.F18.B29 R5.F18.B30 R5.F18.B31 R4.F18.B12 R4.F18.B6 R4.F18.B7 R4.F18.B44 R4.F18.B43 R4.F18.B4 R4.F18.B3 R4.F18.B5 R4.F18.B11 R4.F18.B10 R4.F18.B9 R4.F18.B13 R4.F18.B14 R4.F18.B15 R4.F18.B16 R4.F18.B17 R4.F18.B21 R4.F18.B22 R4.F18.B23 R4.F18.B24 R4.F18.B25 R4.F18.B26 R4.F18.B27 R4.F18.B28 R4.F18.B29 R4.F18.B30 R4.F18.B31 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R1.F0.B26 R1.F0.B27 R1.F0.B28 R1.F0.B30 R1.F0.B45 R1.F0.B44 R1.F0.B35 R1.F0.B34 R1.F0.B33 R1.F0.B12 R1.F0.B11 R1.F0.B10 R1.F0.B9 R1.F0.B43 R1.F0.B41 R1.F0.B16 R1.F0.B18 R1.F0.B15 R1.F0.B17 R1.F0.B55 R1.F0.B53 R1.F0.B54 R1.F0.B51 R1.F0.B61 R1.F0.B62 R1.F0.B59 R1.F0.B60 R1.F0.B58 R1.F0.B57 R1.F0.B49 R1.F0.B50 R1.F0.B13 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F0.B0 inv 0
	DCM:DLL_FREQUENCY_MODE: R6.F18.B17
		1: HIGH
		0: LOW
	DCM:DLL_S: R6.F18.B20 R6.F18.B21 R6.F18.B24 R6.F18.B25 R6.F18.B40 R6.F18.B41 R6.F18.B44 R6.F18.B45 R6.F18.B48 R6.F18.B53 R6.F18.B55 R6.F18.B57 R6.F18.B60 R1.F0.B40 R5.F18.B57 R5.F18.B60 R5.F18.B61 R5.F18.B63 R6.F18.B1 R6.F18.B4 R6.F18.B5 R6.F18.B8 R6.F18.B9 R6.F18.B12 R6.F18.B13 R6.F18.B15 R6.F18.B17 R2.F0.B0 R6.F18.B28 R6.F18.B33 R6.F18.B36 R6.F18.B37 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R1.F0.B13 inv 0
	DCM:ENABLE.CLK0: R1.F0.B9 inv 0
	DCM:ENABLE.CLK180: R1.F0.B10 inv 0
	DCM:ENABLE.CLK270: R1.F0.B12 inv 0
	DCM:ENABLE.CLK2X: R1.F0.B33 inv 0
	DCM:ENABLE.CLK2X180: R1.F0.B34 inv 0
	DCM:ENABLE.CLK90: R1.F0.B11 inv 0
	DCM:ENABLE.CLKDV: R1.F0.B35 inv 0
	DCM:ENABLE.CLKFX: R4.F18.B7 inv 0
	DCM:ENABLE.CONCUR: R4.F18.B6 inv 0
	DCM:INTERFACE: R1.F0.B19 R1.F0.B20 R1.F0.B21 R1.F0.B22 R1.F0.B25 R1.F0.B24 R1.F0.B52 R1.F0.B36 R1.F0.B37 R1.F0.B39 R1.F0.B38 R1.F0.B32 R1.F0.B29 R1.F0.B23 R1.F0.B47 R1.F0.B48 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R5.F18.B57 R6.F18.B13 inv 00
	DCM:PERIOD_NOT_HF: R6.F18.B1 inv 0
	DCM:PHASE_SHIFT: R6.F18.B40 R6.F18.B41 R6.F18.B44 R6.F18.B45 R6.F18.B48 R6.F18.B53 R6.F18.B55 R6.F18.B57 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R6.F18.B60 inv 0
	DCM:PS_ENABLE: R1.F0.B40 inv 0
	DCM:PS_VARIABLE: R5.F18.B60 inv 0
	DCM:STARTUP_WAIT: R1.F0.B25 inv 0
}

bstile DCM_S3E_WN {
	DCM:CLKDV_COUNT_FALL: R1.F18.B61 R1.F18.B62 R1.F18.B59 R1.F18.B60 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R1.F18.B55 R1.F18.B53 R1.F18.B54 R1.F18.B51 inv 0000
	DCM:CLKDV_COUNT_MAX: R1.F18.B58 R1.F18.B57 R1.F18.B49 R1.F18.B50 inv 0000
	DCM:CLKDV_MODE: R1.F18.B41
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R1.F18.B16 R1.F18.B18 inv 00
	DCM:CLKDV_PHASE_RISE: R1.F18.B15 R1.F18.B17 inv 00
	DCM:CLKFB_IOB: R1.F18.B37 inv 0
	DCM:CLKFX_DIVIDE: R4.F0.B24 R4.F0.B25 R4.F0.B26 R4.F0.B27 R4.F0.B28 R4.F0.B29 R4.F0.B30 R4.F0.B31 inv 00000000
	DCM:CLKFX_MULTIPLY: R4.F0.B13 R4.F0.B14 R4.F0.B15 R4.F0.B16 R4.F0.B17 R4.F0.B21 R4.F0.B22 R4.F0.B23 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R1.F18.B48 inv 0
	DCM:CLKIN_IOB: R1.F18.B36 inv 0
	DCM:CLK_FEEDBACK: R1.F18.B43
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R1.F18.B39 R1.F18.B38 R1.F18.B32 R1.F18.B29 inv 0000
	DCM:DFS_C: R1.F18.B5 R1.F18.B7 R1.F18.B6 inv 000
	DCM:DFS_ENABLE: R4.F0.B12 inv 0
	DCM:DFS_FEEDBACK: R4.F0.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R4.F0.B44
		1: HIGH
		0: LOW
	DCM:DFS_S: R4.F0.B32 R4.F0.B33 R4.F0.B37 R4.F0.B38 R4.F0.B39 R4.F0.B40 R4.F0.B41 R4.F0.B42 R4.F0.B45 R4.F0.B46 R4.F0.B47 R4.F0.B48 R4.F0.B49 R4.F0.B53 R4.F0.B54 R4.F0.B55 R4.F0.B57 R4.F0.B58 R4.F0.B59 R4.F0.B60 R4.F0.B61 R4.F0.B62 R4.F0.B63 R5.F0.B0 R5.F0.B1 R5.F0.B2 R5.F0.B5 R5.F0.B6 R5.F0.B7 R5.F0.B9 R5.F0.B10 R5.F0.B11 R5.F0.B12 R5.F0.B13 R5.F0.B14 R5.F0.B15 R5.F0.B16 R5.F0.B17 R5.F0.B18 R5.F0.B22 R5.F0.B23 R5.F0.B24 R5.F0.B25 R5.F0.B26 R5.F0.B27 R5.F0.B28 R5.F0.B29 R5.F0.B30 R5.F0.B31 R4.F0.B12 R4.F0.B6 R4.F0.B7 R4.F0.B44 R4.F0.B43 R4.F0.B4 R4.F0.B3 R4.F0.B5 R4.F0.B11 R4.F0.B10 R4.F0.B9 R4.F0.B13 R4.F0.B14 R4.F0.B15 R4.F0.B16 R4.F0.B17 R4.F0.B21 R4.F0.B22 R4.F0.B23 R4.F0.B24 R4.F0.B25 R4.F0.B26 R4.F0.B27 R4.F0.B28 R4.F0.B29 R4.F0.B30 R4.F0.B31 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R1.F18.B26 R1.F18.B27 R1.F18.B28 R1.F18.B30 R1.F18.B45 R1.F18.B44 R1.F18.B35 R1.F18.B34 R1.F18.B33 R1.F18.B12 R1.F18.B11 R1.F18.B10 R1.F18.B9 R1.F18.B43 R1.F18.B41 R1.F18.B16 R1.F18.B18 R1.F18.B15 R1.F18.B17 R1.F18.B55 R1.F18.B53 R1.F18.B54 R1.F18.B51 R1.F18.B61 R1.F18.B62 R1.F18.B59 R1.F18.B60 R1.F18.B58 R1.F18.B57 R1.F18.B49 R1.F18.B50 R1.F18.B13 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F18.B0 inv 0
	DCM:DLL_FREQUENCY_MODE: R6.F0.B17
		1: HIGH
		0: LOW
	DCM:DLL_S: R6.F0.B20 R6.F0.B21 R6.F0.B24 R6.F0.B25 R6.F0.B40 R6.F0.B41 R6.F0.B44 R6.F0.B45 R6.F0.B48 R6.F0.B53 R6.F0.B55 R6.F0.B57 R6.F0.B60 R1.F18.B40 R5.F0.B57 R5.F0.B60 R5.F0.B61 R5.F0.B63 R6.F0.B1 R6.F0.B4 R6.F0.B5 R6.F0.B8 R6.F0.B9 R6.F0.B12 R6.F0.B13 R6.F0.B15 R6.F0.B17 R2.F18.B0 R6.F0.B28 R6.F0.B33 R6.F0.B36 R6.F0.B37 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R1.F18.B13 inv 0
	DCM:ENABLE.CLK0: R1.F18.B9 inv 0
	DCM:ENABLE.CLK180: R1.F18.B10 inv 0
	DCM:ENABLE.CLK270: R1.F18.B12 inv 0
	DCM:ENABLE.CLK2X: R1.F18.B33 inv 0
	DCM:ENABLE.CLK2X180: R1.F18.B34 inv 0
	DCM:ENABLE.CLK90: R1.F18.B11 inv 0
	DCM:ENABLE.CLKDV: R1.F18.B35 inv 0
	DCM:ENABLE.CLKFX: R4.F0.B7 inv 0
	DCM:ENABLE.CONCUR: R4.F0.B6 inv 0
	DCM:INTERFACE: R1.F18.B19 R1.F18.B20 R1.F18.B21 R1.F18.B22 R1.F18.B25 R1.F18.B24 R1.F18.B52 R1.F18.B36 R1.F18.B37 R1.F18.B39 R1.F18.B38 R1.F18.B32 R1.F18.B29 R1.F18.B23 R1.F18.B47 R1.F18.B48 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R5.F0.B57 R6.F0.B13 inv 00
	DCM:PERIOD_NOT_HF: R6.F0.B1 inv 0
	DCM:PHASE_SHIFT: R6.F0.B40 R6.F0.B41 R6.F0.B44 R6.F0.B45 R6.F0.B48 R6.F0.B53 R6.F0.B55 R6.F0.B57 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R6.F0.B60 inv 0
	DCM:PS_ENABLE: R1.F18.B40 inv 0
	DCM:PS_VARIABLE: R5.F0.B60 inv 0
	DCM:STARTUP_WAIT: R1.F18.B25 inv 0
	DCM_VREG:VBG_SEL: R2.F18.B15 R2.F18.B13 R2.F18.B12 R2.F18.B9 inv 0000
	DCM_VREG:VREG: R3.F18.B46 R3.F18.B48 R3.F18.B53 R3.F18.B55 R3.F18.B57 R3.F18.B60 R3.F18.B32 R3.F18.B49 R3.F18.B52 R3.F18.B40 R3.F18.B38 R3.F18.B33 R3.F18.B36 R3.F18.B41 R2.F18.B15 R2.F18.B13 R2.F18.B12 R2.F18.B9 R3.F18.B44 R3.F18.B29 inv 00000000000000000000
}

bstile DCM_S3E_WS {
	DCM:CLKDV_COUNT_FALL: R3.F18.B2 R3.F18.B1 R3.F18.B4 R3.F18.B3 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R3.F18.B8 R3.F18.B10 R3.F18.B9 R3.F18.B12 inv 0000
	DCM:CLKDV_COUNT_MAX: R3.F18.B5 R3.F18.B6 R3.F18.B14 R3.F18.B13 inv 0000
	DCM:CLKDV_MODE: R3.F18.B22
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R3.F18.B47 R3.F18.B45 inv 00
	DCM:CLKDV_PHASE_RISE: R3.F18.B48 R3.F18.B46 inv 00
	DCM:CLKFB_IOB: R3.F18.B26 inv 0
	DCM:CLKFX_DIVIDE: R7.F0.B39 R7.F0.B38 R7.F0.B37 R7.F0.B36 R7.F0.B35 R7.F0.B34 R7.F0.B33 R7.F0.B32 inv 00000000
	DCM:CLKFX_MULTIPLY: R7.F0.B50 R7.F0.B49 R7.F0.B48 R7.F0.B47 R7.F0.B46 R7.F0.B42 R7.F0.B41 R7.F0.B40 inv 00000000
	DCM:CLKIN_DIVIDE_BY_2: R3.F18.B15 inv 0
	DCM:CLKIN_IOB: R3.F18.B27 inv 0
	DCM:CLK_FEEDBACK: R3.F18.B20
		0: 1X
		1: 2X
	DCM:DESKEW_ADJUST: R3.F18.B24 R3.F18.B25 R3.F18.B31 R3.F18.B34 inv 0000
	DCM:DFS_C: R3.F18.B58 R3.F18.B56 R3.F18.B57 inv 000
	DCM:DFS_ENABLE: R7.F0.B51 inv 0
	DCM:DFS_FEEDBACK: R7.F0.B20 inv 0
	DCM:DFS_FREQUENCY_MODE: R7.F0.B19
		1: HIGH
		0: LOW
	DCM:DFS_S: R7.F0.B31 R7.F0.B30 R7.F0.B26 R7.F0.B25 R7.F0.B24 R7.F0.B23 R7.F0.B22 R7.F0.B21 R7.F0.B18 R7.F0.B17 R7.F0.B16 R7.F0.B15 R7.F0.B14 R7.F0.B10 R7.F0.B9 R7.F0.B8 R7.F0.B6 R7.F0.B5 R7.F0.B4 R7.F0.B3 R7.F0.B2 R7.F0.B1 R7.F0.B0 R6.F0.B63 R6.F0.B62 R6.F0.B61 R6.F0.B58 R6.F0.B57 R6.F0.B56 R6.F0.B54 R6.F0.B53 R6.F0.B52 R6.F0.B51 R6.F0.B50 R6.F0.B49 R6.F0.B48 R6.F0.B47 R6.F0.B46 R6.F0.B45 R6.F0.B41 R6.F0.B40 R6.F0.B39 R6.F0.B38 R6.F0.B37 R6.F0.B36 R6.F0.B35 R6.F0.B34 R6.F0.B33 R6.F0.B32 R7.F0.B51 R7.F0.B57 R7.F0.B56 R7.F0.B19 R7.F0.B20 R7.F0.B59 R7.F0.B60 R7.F0.B58 R7.F0.B52 R7.F0.B53 R7.F0.B54 R7.F0.B50 R7.F0.B49 R7.F0.B48 R7.F0.B47 R7.F0.B46 R7.F0.B42 R7.F0.B41 R7.F0.B40 R7.F0.B39 R7.F0.B38 R7.F0.B37 R7.F0.B36 R7.F0.B35 R7.F0.B34 R7.F0.B33 R7.F0.B32 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM:DLL_C: R3.F18.B37 R3.F18.B36 R3.F18.B35 R3.F18.B33 R3.F18.B18 R3.F18.B19 R3.F18.B28 R3.F18.B29 R3.F18.B30 R3.F18.B51 R3.F18.B52 R3.F18.B53 R3.F18.B54 R3.F18.B20 R3.F18.B22 R3.F18.B47 R3.F18.B45 R3.F18.B48 R3.F18.B46 R3.F18.B8 R3.F18.B10 R3.F18.B9 R3.F18.B12 R3.F18.B2 R3.F18.B1 R3.F18.B4 R3.F18.B3 R3.F18.B5 R3.F18.B6 R3.F18.B14 R3.F18.B13 R3.F18.B50 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R2.F18.B63 inv 0
	DCM:DLL_FREQUENCY_MODE: R5.F0.B46
		1: HIGH
		0: LOW
	DCM:DLL_S: R5.F0.B43 R5.F0.B42 R5.F0.B39 R5.F0.B38 R5.F0.B23 R5.F0.B22 R5.F0.B19 R5.F0.B18 R5.F0.B15 R5.F0.B10 R5.F0.B8 R5.F0.B6 R5.F0.B3 R3.F18.B23 R6.F0.B6 R6.F0.B3 R6.F0.B2 R6.F0.B0 R5.F0.B62 R5.F0.B59 R5.F0.B58 R5.F0.B55 R5.F0.B54 R5.F0.B51 R5.F0.B50 R5.F0.B48 R5.F0.B46 R2.F18.B63 R5.F0.B35 R5.F0.B30 R5.F0.B27 R5.F0.B26 inv 00000000000000000000000000000000
	DCM:DUTY_CYCLE_CORRECTION: R3.F18.B50 inv 0
	DCM:ENABLE.CLK0: R3.F18.B54 inv 0
	DCM:ENABLE.CLK180: R3.F18.B53 inv 0
	DCM:ENABLE.CLK270: R3.F18.B51 inv 0
	DCM:ENABLE.CLK2X: R3.F18.B30 inv 0
	DCM:ENABLE.CLK2X180: R3.F18.B29 inv 0
	DCM:ENABLE.CLK90: R3.F18.B52 inv 0
	DCM:ENABLE.CLKDV: R3.F18.B28 inv 0
	DCM:ENABLE.CLKFX: R7.F0.B56 inv 0
	DCM:ENABLE.CONCUR: R7.F0.B57 inv 0
	DCM:INTERFACE: R3.F18.B44 R3.F18.B43 R3.F18.B42 R3.F18.B41 R3.F18.B38 R3.F18.B39 R3.F18.B11 R3.F18.B27 R3.F18.B26 R3.F18.B24 R3.F18.B25 R3.F18.B31 R3.F18.B34 R3.F18.B40 R3.F18.B16 R3.F18.B15 inv 0000000000000000
	DCM:INV.CTLGO: R0.F3.B62 inv 1
	DCM:INV.CTLMODE: R0.F3.B44 inv 1
	DCM:INV.CTLOSC1: R0.F3.B13 inv 1
	DCM:INV.CTLOSC2: R0.F3.B52 inv 1
	DCM:INV.CTLSEL0: R0.F3.B53 inv 1
	DCM:INV.CTLSEL1: R0.F3.B19 inv 1
	DCM:INV.CTLSEL2: R0.F3.B5 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B55 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B11 inv 1
	DCM:INV.PSEN: R0.F3.B12 inv 1
	DCM:INV.PSINCDEC: R0.F3.B54 inv 1
	DCM:INV.RST: R0.F3.B25 inv 1
	DCM:INV.STSADRS0: R0.F3.B24 inv 1
	DCM:INV.STSADRS1: R0.F3.B4 inv 1
	DCM:INV.STSADRS2: R0.F3.B51 inv 1
	DCM:INV.STSADRS3: R0.F3.B15 inv 1
	DCM:INV.STSADRS4: R0.F3.B61 inv 1
	DCM:PERIOD_LF: R6.F0.B6 R5.F0.B50 inv 00
	DCM:PERIOD_NOT_HF: R5.F0.B62 inv 0
	DCM:PHASE_SHIFT: R5.F0.B23 R5.F0.B22 R5.F0.B19 R5.F0.B18 R5.F0.B15 R5.F0.B10 R5.F0.B8 R5.F0.B6 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R5.F0.B3 inv 0
	DCM:PS_ENABLE: R3.F18.B23 inv 0
	DCM:PS_VARIABLE: R6.F0.B3 inv 0
	DCM:STARTUP_WAIT: R3.F18.B38 inv 0
}

bstile DSP {
	DSP:A0REG: R3.F1.B61
		0: 0
		1: 1
	DSP:A1REG: R3.F1.B62
		0: 0
		1: 1
	DSP:B0REG: R3.F1.B60
		0: 0
		1: 1
	DSP:B1REG: R3.F1.B58
		0: 0
		1: 1
	DSP:B_INPUT: R3.F0.B60
		1: CASCADE
		0: DIRECT
	DSP:CARRYINREG: R3.F0.B57
		0: 0
		1: 1
	DSP:CARRYINSEL: R3.F0.B59
		0: CARRYIN
		1: OPMODE5
	DSP:CREG: R3.F0.B56
		0: 0
		1: 1
	DSP:DREG: R3.F0.B61
		0: 0
		1: 1
	DSP:MREG: R3.F1.B56
		0: 0
		1: 1
	DSP:OPMODEREG: R3.F0.B62
		0: 0
		1: 1
	DSP:PREG: R3.F0.B58
		0: 0
		1: 1
	DSP:RSTTYPE: R3.F1.B59
		1: ASYNC
		0: SYNC
}

bstile HCLK {
	HCLK:BUF.OUT_B0: R0.F15.B0 inv 0
	HCLK:BUF.OUT_B1: R0.F13.B0 inv 0
	HCLK:BUF.OUT_B2: R0.F11.B0 inv 0
	HCLK:BUF.OUT_B3: R0.F9.B0 inv 0
	HCLK:BUF.OUT_B4: R0.F7.B0 inv 0
	HCLK:BUF.OUT_B5: R0.F5.B0 inv 0
	HCLK:BUF.OUT_B6: R0.F3.B0 inv 0
	HCLK:BUF.OUT_B7: R0.F1.B0 inv 0
	HCLK:BUF.OUT_T0: R0.F16.B0 inv 0
	HCLK:BUF.OUT_T1: R0.F14.B0 inv 0
	HCLK:BUF.OUT_T2: R0.F12.B0 inv 0
	HCLK:BUF.OUT_T3: R0.F10.B0 inv 0
	HCLK:BUF.OUT_T4: R0.F8.B0 inv 0
	HCLK:BUF.OUT_T5: R0.F6.B0 inv 0
	HCLK:BUF.OUT_T6: R0.F4.B0 inv 0
	HCLK:BUF.OUT_T7: R0.F2.B0 inv 0
}

bstile HCLK_N {
	HCLK:BUF.OUT_T0: R0.F16.B0 inv 0
	HCLK:BUF.OUT_T1: R0.F14.B0 inv 0
	HCLK:BUF.OUT_T2: R0.F12.B0 inv 0
	HCLK:BUF.OUT_T3: R0.F10.B0 inv 0
	HCLK:BUF.OUT_T4: R0.F8.B0 inv 0
	HCLK:BUF.OUT_T5: R0.F6.B0 inv 0
	HCLK:BUF.OUT_T6: R0.F4.B0 inv 0
	HCLK:BUF.OUT_T7: R0.F2.B0 inv 0
}

bstile HCLK_S {
	HCLK:BUF.OUT_B0: R0.F15.B0 inv 0
	HCLK:BUF.OUT_B1: R0.F13.B0 inv 0
	HCLK:BUF.OUT_B2: R0.F11.B0 inv 0
	HCLK:BUF.OUT_B3: R0.F9.B0 inv 0
	HCLK:BUF.OUT_B4: R0.F7.B0 inv 0
	HCLK:BUF.OUT_B5: R0.F5.B0 inv 0
	HCLK:BUF.OUT_B6: R0.F3.B0 inv 0
	HCLK:BUF.OUT_B7: R0.F1.B0 inv 0
}

bstile HCLK_UNI {
	HCLK:BUF.OUT0: R0.F15.B0 inv 0
	HCLK:BUF.OUT1: R0.F13.B0 inv 0
	HCLK:BUF.OUT2: R0.F11.B0 inv 0
	HCLK:BUF.OUT3: R0.F9.B0 inv 0
	HCLK:BUF.OUT4: R0.F7.B0 inv 0
	HCLK:BUF.OUT5: R0.F5.B0 inv 0
	HCLK:BUF.OUT6: R0.F3.B0 inv 0
	HCLK:BUF.OUT7: R0.F1.B0 inv 0
}

bstile HCLK_UNI_N {
	HCLK:BUF.OUT0: R0.F15.B0 inv 0
	HCLK:BUF.OUT1: R0.F13.B0 inv 0
	HCLK:BUF.OUT2: R0.F11.B0 inv 0
	HCLK:BUF.OUT3: R0.F9.B0 inv 0
	HCLK:BUF.OUT4: R0.F7.B0 inv 0
	HCLK:BUF.OUT5: R0.F5.B0 inv 0
	HCLK:BUF.OUT6: R0.F3.B0 inv 0
	HCLK:BUF.OUT7: R0.F1.B0 inv 0
}

bstile HCLK_UNI_S {
	HCLK:BUF.OUT0: R0.F15.B0 inv 0
	HCLK:BUF.OUT1: R0.F13.B0 inv 0
	HCLK:BUF.OUT2: R0.F11.B0 inv 0
	HCLK:BUF.OUT3: R0.F9.B0 inv 0
	HCLK:BUF.OUT4: R0.F7.B0 inv 0
	HCLK:BUF.OUT5: R0.F5.B0 inv 0
	HCLK:BUF.OUT6: R0.F3.B0 inv 0
	HCLK:BUF.OUT7: R0.F1.B0 inv 0
}

bstile INT_DCM {
	PTE2OMUX:MUX.PTE2OMUX[0]: R0.F3.B23 R0.F3.B22 R0.F3.B21
		011: CLKFB
		001: CTLGO
		101: CTLSEL1
		000: NONE
		100: RST
		110: STSADRS0
		010: STSADRS4
	PTE2OMUX:MUX.PTE2OMUX[1]: R0.F3.B16 R0.F3.B17 R0.F3.B18
		011: CLKIN
		001: CTLOSC1
		110: FREEZEDFS
		000: NONE
		100: PSINCDEC
		010: STSADRS3
	PTE2OMUX:MUX.PTE2OMUX[2]: R0.F3.B49 R0.F3.B48 R0.F3.B50
		001: CTLOSC2
		011: CTLSEL0
		110: FREEZEDLL
		000: NONE
		101: PSCLK
		010: PSEN
		100: STSADRS2
	PTE2OMUX:MUX.PTE2OMUX[3]: R0.F3.B42 R0.F3.B41 R0.F3.B40
		011: CTLMODE
		100: CTLSEL2
		001: DSSEN
		000: NONE
		010: STSADRS1
}

bstile INT_DCM_S3E_DUMMY {
	PTE2OMUX:MUX.PTE2OMUX[0]: R0.F3.B23 R0.F3.B22 R0.F3.B21
		011: CLKFB
		001: CTLGO
		101: CTLSEL1
		000: NONE
		100: RST
		110: STSADRS0
		010: STSADRS4
	PTE2OMUX:MUX.PTE2OMUX[1]: R0.F3.B16 R0.F3.B17 R0.F3.B18
		011: CLKIN
		001: CTLOSC1
		110: FREEZEDFS
		000: NONE
		100: PSINCDEC
		010: STSADRS3
	PTE2OMUX:MUX.PTE2OMUX[2]: R0.F3.B49 R0.F3.B48 R0.F3.B50
		001: CTLOSC2
		011: CTLSEL0
		110: FREEZEDLL
		000: NONE
		101: PSCLK
		010: PSEN
		100: STSADRS2
	PTE2OMUX:MUX.PTE2OMUX[3]: R0.F3.B42 R0.F3.B41 R0.F3.B40
		011: CTLMODE
		100: CTLSEL2
		001: DSSEN
		000: NONE
		010: STSADRS1
}

bstile IOB_FC_E {
	IBUF[0]:ENABLE: R0.F0.B13 inv 0
	IBUF[0]:ENABLE_O2IPADPATH: R0.F0.B18 inv 0
	IBUF[1]:ENABLE: R0.F0.B24 inv 0
	IBUF[1]:ENABLE_O2IPADPATH: R0.F0.B19 inv 0
	IBUF[2]:ENABLE: R0.F0.B43 inv 0
	IBUF[2]:ENABLE_O2IPADPATH: R0.F0.B48 inv 0
	IBUF[3]:ENABLE: R0.F0.B54 inv 0
	IBUF[3]:ENABLE_O2IPADPATH: R0.F0.B49 inv 0
	OBUF[0]:ENABLE: R0.F0.B15 R0.F0.B14 inv 00
	OBUF[0]:ENABLE_MISR: R0.F0.B10 inv 0
	OBUF[1]:ENABLE: R0.F0.B23 R0.F0.B22 inv 00
	OBUF[1]:ENABLE_MISR: R0.F0.B27 inv 0
	OBUF[2]:ENABLE: R0.F0.B45 R0.F0.B44 inv 00
	OBUF[2]:ENABLE_MISR: R0.F0.B40 inv 0
	OBUF[3]:ENABLE: R0.F0.B53 R0.F0.B52 inv 00
	OBUF[3]:ENABLE_MISR: R0.F0.B57 inv 0
}

bstile IOB_FC_N {
	IBUF[0]:ENABLE: R0.F3.B4 inv 0
	IBUF[0]:ENABLE_O2IPADPATH: R0.F4.B4 inv 0
	IBUF[1]:ENABLE: R0.F6.B4 inv 0
	IBUF[1]:ENABLE_O2IPADPATH: R0.F5.B4 inv 0
	IBUF[2]:ENABLE: R0.F11.B4 inv 0
	IBUF[2]:ENABLE_O2IPADPATH: R0.F12.B4 inv 0
	IBUF[3]:ENABLE: R0.F14.B4 inv 0
	IBUF[3]:ENABLE_O2IPADPATH: R0.F13.B4 inv 0
	OBUF[0]:ENABLE: R0.F4.B1 R0.F4.B0 inv 00
	OBUF[0]:ENABLE_MISR: R0.F3.B1 inv 0
	OBUF[1]:ENABLE: R0.F5.B1 R0.F5.B0 inv 00
	OBUF[1]:ENABLE_MISR: R0.F6.B1 inv 0
	OBUF[2]:ENABLE: R0.F12.B1 R0.F12.B0 inv 00
	OBUF[2]:ENABLE_MISR: R0.F11.B1 inv 0
	OBUF[3]:ENABLE: R0.F13.B1 R0.F13.B0 inv 00
	OBUF[3]:ENABLE_MISR: R0.F14.B1 inv 0
}

bstile IOB_FC_S {
	IBUF[0]:ENABLE: R0.F14.B4 inv 0
	IBUF[0]:ENABLE_O2IPADPATH: R0.F13.B4 inv 0
	IBUF[1]:ENABLE: R0.F11.B4 inv 0
	IBUF[1]:ENABLE_O2IPADPATH: R0.F12.B4 inv 0
	IBUF[2]:ENABLE: R0.F6.B4 inv 0
	IBUF[2]:ENABLE_O2IPADPATH: R0.F5.B4 inv 0
	IBUF[3]:ENABLE: R0.F3.B4 inv 0
	IBUF[3]:ENABLE_O2IPADPATH: R0.F4.B4 inv 0
	OBUF[0]:ENABLE: R0.F13.B1 R0.F13.B0 inv 00
	OBUF[0]:ENABLE_MISR: R0.F14.B1 inv 0
	OBUF[1]:ENABLE: R0.F12.B1 R0.F12.B0 inv 00
	OBUF[1]:ENABLE_MISR: R0.F11.B1 inv 0
	OBUF[2]:ENABLE: R0.F5.B1 R0.F5.B0 inv 00
	OBUF[2]:ENABLE_MISR: R0.F6.B1 inv 0
	OBUF[3]:ENABLE: R0.F4.B1 R0.F4.B0 inv 00
	OBUF[3]:ENABLE_MISR: R0.F3.B1 inv 0
}

bstile IOB_FC_W {
	IBUF[0]:ENABLE: R0.F0.B13 inv 0
	IBUF[0]:ENABLE_O2IPADPATH: R0.F0.B18 inv 0
	IBUF[1]:ENABLE: R0.F0.B24 inv 0
	IBUF[1]:ENABLE_O2IPADPATH: R0.F0.B19 inv 0
	IBUF[2]:ENABLE: R0.F0.B43 inv 0
	IBUF[2]:ENABLE_O2IPADPATH: R0.F0.B48 inv 0
	IBUF[3]:ENABLE: R0.F0.B54 inv 0
	IBUF[3]:ENABLE_O2IPADPATH: R0.F0.B49 inv 0
	OBUF[0]:ENABLE: R0.F0.B15 R0.F0.B14 inv 00
	OBUF[0]:ENABLE_MISR: R0.F0.B10 inv 0
	OBUF[1]:ENABLE: R0.F0.B23 R0.F0.B22 inv 00
	OBUF[1]:ENABLE_MISR: R0.F0.B27 inv 0
	OBUF[2]:ENABLE: R0.F0.B45 R0.F0.B44 inv 00
	OBUF[2]:ENABLE_MISR: R0.F0.B40 inv 0
	OBUF[3]:ENABLE: R0.F0.B53 R0.F0.B52 inv 00
	OBUF[3]:ENABLE_MISR: R0.F0.B57 inv 0
}

bstile IOB_S3A_E4 {
	IOB[0]:IBUF_MODE: R3.F0.B50 R3.F0.B51 R3.F0.B52
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[0]:PCI_INPUT: R3.F0.B46 inv 0
	IOB[0]:PULL: R3.F1.B52 R3.F0.B55 R3.F0.B56
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R3.F0.B49 inv 0
	IOB[1]:IBUF_MODE: R3.F0.B36 R3.F0.B33 R3.F0.B32
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[1]:PCI_INPUT: R3.F0.B38 inv 0
	IOB[1]:PULL: R3.F0.B31 R3.F0.B27 R3.F0.B25
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:VREF: R3.F0.B34 inv 0
	IOB[2]:IBUF_MODE: R2.F0.B57 R3.F0.B0 R3.F0.B1
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[2]:NDRIVE: R2.F0.B58 R2.F0.B60 R2.F0.B61 inv 010
	IOB[2]:NSLEW: R3.F0.B13 R3.F0.B12 R3.F1.B11 R3.F0.B10 inv 0000
	IOB[2]:OUTPUT_ENABLE: R3.F0.B8 R3.F0.B7 inv 00
	IOB[2]:PCI_CLAMP: R2.F0.B62 inv 0
	IOB[2]:PCI_INPUT: R3.F0.B19 inv 0
	IOB[2]:PDRIVE: R2.F1.B56 R2.F0.B51 R2.F0.B59 inv 010
	IOB[2]:PSLEW: R3.F0.B21 R3.F0.B20 R3.F0.B18 R3.F0.B17 inv 0000
	IOB[2]:PULL: R2.F0.B63 R3.F0.B15 R2.F0.B52
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SUSPEND: R3.F0.B2 R3.F0.B9 R3.F0.B3 R3.F1.B17
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[2]:VREF: R3.F0.B4 inv 0
	IOB[3]:IBUF_MODE: R2.F0.B42 R2.F0.B39 R2.F0.B38
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[3]:NDRIVE: R2.F0.B45 R2.F1.B43 R2.F0.B34 inv 010
	IOB[3]:NSLEW: R2.F0.B25 R2.F0.B26 R2.F0.B28 R2.F0.B29 inv 0000
	IOB[3]:OUTPUT_ENABLE: R2.F0.B33 R2.F0.B31 inv 00
	IOB[3]:PCI_CLAMP: R2.F0.B41 inv 0
	IOB[3]:PCI_INPUT: R2.F0.B19 inv 0
	IOB[3]:PDRIVE: R2.F0.B46 R2.F0.B44 R2.F0.B43 inv 010
	IOB[3]:PSLEW: R2.F0.B17 R2.F0.B18 R2.F0.B20 R2.F0.B21 inv 0000
	IOB[3]:PULL: R2.F0.B40 R2.F0.B23 R2.F0.B22
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SUSPEND: R2.F0.B37 R2.F0.B30 R2.F1.B37 R2.F1.B17
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[3]:VREF: R2.F0.B35 inv 0
	IOB[4]:IBUF_MODE: R1.F1.B56 R1.F0.B56 R1.F0.B57
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[4]:NDRIVE: R1.F0.B49 R1.F0.B52 R1.F0.B53 inv 010
	IOB[4]:NSLEW: R2.F0.B5 R2.F1.B5 R2.F0.B3 R2.F0.B2 inv 0000
	IOB[4]:OUTPUT_ENABLE: R2.F0.B0 R1.F0.B63 inv 00
	IOB[4]:PCI_CLAMP: R1.F0.B54 inv 0
	IOB[4]:PCI_INPUT: R2.F0.B11 inv 0
	IOB[4]:PDRIVE: R1.F1.B49 R1.F0.B50 R1.F0.B51 inv 010
	IOB[4]:PSLEW: R2.F0.B13 R2.F0.B12 R2.F0.B9 R2.F0.B10 inv 0000
	IOB[4]:PULL: R1.F0.B55 R2.F0.B7 R2.F0.B8
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SUSPEND: R1.F0.B61 R2.F0.B1 R1.F0.B58 R2.F1.B11
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[5]:IBUF_MODE: R1.F0.B34 R1.F0.B30 R1.F0.B29
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[5]:NDRIVE: R1.F0.B35 R1.F0.B15 R1.F0.B31 inv 010
	IOB[5]:NSLEW: R1.F0.B17 R1.F0.B18 R1.F0.B19 R1.F0.B21 inv 0000
	IOB[5]:OUTPUT_ENABLE: R1.F0.B24 R1.F0.B23 inv 00
	IOB[5]:PCI_CLAMP: R1.F0.B33 inv 0
	IOB[5]:PCI_INPUT: R1.F0.B11 inv 0
	IOB[5]:PDRIVE: R1.F0.B37 R1.F0.B36 R1.F1.B37 inv 010
	IOB[5]:PSLEW: R1.F0.B10 R1.F1.B11 R1.F0.B12 R1.F0.B13 inv 0000
	IOB[5]:PULL: R1.F0.B32 R1.F1.B43 R1.F0.B62
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SUSPEND: R1.F1.B24 R1.F0.B22 R1.F0.B28 R1.F0.B20
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[6]:IBUF_MODE: R0.F0.B45 R0.F0.B49 R0.F1.B49
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[6]:NDRIVE: R0.F1.B43 R0.F0.B44 R0.F0.B47 inv 010
	IOB[6]:NSLEW: R0.F0.B61 R0.F0.B60 R1.F0.B8 R0.F0.B57 inv 0000
	IOB[6]:OUTPUT_ENABLE: R0.F0.B56 R0.F0.B55 inv 00
	IOB[6]:PCI_CLAMP: R0.F0.B48 inv 0
	IOB[6]:PCI_INPUT: R1.F0.B4 inv 0
	IOB[6]:PDRIVE: R0.F0.B40 R0.F0.B42 R0.F0.B43 inv 010
	IOB[6]:PSLEW: R1.F0.B5 R1.F1.B5 R1.F0.B3 R1.F0.B2 inv 0000
	IOB[6]:PULL: R0.F0.B46 R0.F0.B63 R1.F0.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[6]:SUSPEND: R0.F0.B52 R0.F1.B56 R0.F0.B50 R0.F0.B54
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[6]:VREF: R0.F0.B51 inv 0
	IOB[7]:IBUF_MODE: R0.F0.B25 R0.F0.B21 R0.F0.B22
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[7]:NDRIVE: R0.F0.B29 R0.F0.B26 R0.F0.B23 inv 010
	IOB[7]:NSLEW: R0.F0.B10 R0.F1.B11 R0.F0.B12 R0.F0.B13 inv 0000
	IOB[7]:OUTPUT_ENABLE: R0.F1.B17 R0.F0.B15 inv 00
	IOB[7]:PCI_CLAMP: R0.F1.B24 inv 0
	IOB[7]:PCI_INPUT: R0.F0.B8 inv 0
	IOB[7]:PDRIVE: R0.F0.B30 R0.F0.B28 R0.F0.B27 inv 010
	IOB[7]:PSLEW: R0.F0.B6 R0.F0.B9 R0.F0.B11 R0.F0.B7 inv 0000
	IOB[7]:PULL: R0.F0.B16 R0.F0.B58 R0.F0.B62
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[7]:SUSPEND: R0.F0.B18 R0.F0.B14 R0.F0.B20 R0.F0.B24
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
}

bstile IOB_S3A_N2 {
	IOB[0]:DELAY_COMMON: R0.F18.B5 inv 1
	IOB[0]:DELAY_VARIABLE: R0.F15.B3 inv 0
	IOB[0]:IBUF_MODE: R0.F12.B1 R0.F14.B3 R0.F14.B1
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[0]:IFF_DELAY: R0.F15.B5 R0.F16.B5 inv 11
	IOB[0]:I_DELAY: R0.F14.B5 R0.F14.B4 R0.F15.B1 inv 111
	IOB[0]:NDRIVE: R0.F13.B3 R0.F13.B4 R0.F12.B2 inv 010
	IOB[0]:NSLEW: R0.F17.B4 R0.F17.B2 R0.F16.B2 R0.F16.B3 inv 0000
	IOB[0]:OUTPUT_ENABLE: R0.F16.B1 R0.F15.B4 inv 00
	IOB[0]:PCI_CLAMP: R0.F12.B3 inv 0
	IOB[0]:PCI_INPUT: R0.F18.B3 inv 0
	IOB[0]:PDRIVE: R0.F11.B3 R0.F13.B1 R0.F13.B2 inv 010
	IOB[0]:PSLEW: R0.F18.B1 R0.F18.B4 R0.F18.B2 R0.F17.B1 inv 0000
	IOB[0]:PULL: R0.F12.B5 R0.F11.B1 R0.F9.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SUSPEND: R0.F14.B0 R0.F16.B4 R0.F14.B2 R0.F12.B4
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[0]:VREF: R0.F15.B0 inv 0
	IOB[1]:DELAY_COMMON: R0.F7.B5 inv 1
	IOB[1]:DELAY_VARIABLE: R0.F2.B3 inv 0
	IOB[1]:IBUF_MODE: R0.F5.B4 R0.F4.B3 R0.F4.B1
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[1]:IFF_DELAY: R0.F11.B5 R0.F9.B5 inv 11
	IOB[1]:I_DELAY: R0.F8.B0 R0.F5.B0 R0.F2.B5 inv 111
	IOB[1]:NDRIVE: R0.F6.B4 R0.F7.B4 R0.F5.B3 inv 010
	IOB[1]:NSLEW: R0.F1.B5 R0.F2.B0 R0.F2.B2 R0.F5.B5 inv 0000
	IOB[1]:OUTPUT_DIFF: R0.F8.B2 R0.F11.B4 R0.F7.B3 R0.F8.B1 inv 0000
	IOB[1]:OUTPUT_DIFF_GROUP: R0.F11.B2 R0.F8.B4 inv 00
	IOB[1]:OUTPUT_ENABLE: R0.F3.B1 R0.F2.B4 inv 00
	IOB[1]:PCI_CLAMP: R0.F6.B0 inv 0
	IOB[1]:PCI_INPUT: R0.F1.B3 inv 0
	IOB[1]:PDRIVE: R0.F7.B2 R0.F6.B2 R0.F6.B3 inv 010
	IOB[1]:PSLEW: R0.F1.B4 R0.F1.B0 R0.F1.B2 R0.F1.B1 inv 0000
	IOB[1]:PULL: R0.F5.B1 R0.F7.B0 R0.F8.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SUSPEND: R0.F4.B4 R0.F3.B3 R0.F4.B2 R0.F5.B2
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[1]:VREF: R0.F3.B2 inv 0
	IOB[2]:DELAY_COMMON: R0.F6.B5 inv 1
	IOB[2]:DELAY_VARIABLE: R0.F4.B0 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B3 R1.F18.B2 R1.F18.B1
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[2]:IFF_DELAY: R0.F4.B5 R0.F3.B5 inv 11
	IOB[2]:I_DELAY: R0.F2.B1 R0.F6.B1 R0.F3.B0 inv 111
	IOB[2]:PCI_INPUT: R1.F17.B4 inv 0
	IOB[2]:PULL: R1.F18.B4 R0.F10.B2 R0.F10.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:VREF: R1.F18.B0 inv 0
	IOB[3]:DELAY_COMMON: R1.F18.B5 inv 1
	IOB[3]:DELAY_VARIABLE: R1.F15.B4 inv 0
	IOB[3]:IBUF_MODE: R1.F9.B1 R1.F11.B4 R1.F9.B4
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[3]:IFF_DELAY: R1.F16.B5 R1.F17.B5 inv 11
	IOB[3]:I_DELAY: R1.F14.B5 R1.F15.B0 R1.F14.B0 inv 111
	IOB[3]:NDRIVE: R1.F11.B3 R1.F8.B0 R1.F9.B2 inv 010
	IOB[3]:NSLEW: R1.F15.B1 R1.F15.B2 R1.F14.B3 R1.F14.B1 inv 0000
	IOB[3]:OUTPUT_ENABLE: R1.F14.B2 R1.F12.B4 inv 00
	IOB[3]:PCI_CLAMP: R1.F9.B3 inv 0
	IOB[3]:PCI_INPUT: R1.F16.B1 inv 0
	IOB[3]:PDRIVE: R1.F8.B3 R1.F8.B1 R1.F8.B2 inv 010
	IOB[3]:PSLEW: R1.F16.B3 R1.F16.B4 R1.F16.B2 R1.F15.B3 inv 0000
	IOB[3]:PULL: R1.F9.B0 R1.F7.B1 R1.F7.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SUSPEND: R1.F11.B2 R1.F14.B4 R1.F13.B3 R1.F8.B4
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[4]:DELAY_COMMON: R1.F7.B5 inv 1
	IOB[4]:DELAY_VARIABLE: R1.F2.B3 inv 0
	IOB[4]:IBUF_MODE: R1.F8.B5 R1.F5.B5 R1.F13.B4
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[4]:IFF_DELAY: R1.F11.B5 R1.F9.B5 inv 11
	IOB[4]:I_DELAY: R1.F12.B5 R1.F12.B3 R1.F12.B2 inv 111
	IOB[4]:NDRIVE: R1.F3.B1 R1.F3.B2 R1.F6.B0 inv 010
	IOB[4]:NSLEW: R1.F1.B0 R1.F1.B1 R1.F1.B2 R1.F1.B3 inv 0000
	IOB[4]:OUTPUT_DIFF: R1.F5.B0 R1.F7.B4 R1.F4.B4 R1.F5.B3 inv 0000
	IOB[4]:OUTPUT_DIFF_GROUP: R1.F7.B3 R1.F5.B4 inv 00
	IOB[4]:OUTPUT_ENABLE: R1.F2.B2 R1.F1.B5 inv 00
	IOB[4]:PCI_CLAMP: R1.F6.B3 inv 0
	IOB[4]:PCI_INPUT: R1.F10.B1 inv 0
	IOB[4]:PDRIVE: R1.F3.B3 R1.F4.B2 R1.F4.B1 inv 010
	IOB[4]:PSLEW: R1.F10.B0 R1.F10.B4 R1.F10.B2 R1.F10.B3 inv 0000
	IOB[4]:PULL: R1.F13.B1 R1.F4.B3 R1.F4.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SUSPEND: R1.F2.B4 R1.F1.B4 R1.F13.B0 R1.F13.B2
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
}

bstile IOB_S3A_S2 {
	IOB[0]:DELAY_COMMON: R1.F11.B0 inv 1
	IOB[0]:DELAY_VARIABLE: R1.F8.B2 inv 0
	IOB[0]:IBUF_MODE: R1.F5.B2 R1.F6.B5 R1.F6.B4
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[0]:IFF_DELAY: R1.F8.B0 R1.F9.B0 inv 11
	IOB[0]:I_DELAY: R1.F9.B5 R1.F9.B2 R1.F9.B1 inv 111
	IOB[0]:NDRIVE: R1.F5.B0 R1.F5.B1 R1.F5.B5 inv 010
	IOB[0]:NSLEW: R1.F18.B3 R1.F1.B3 R1.F1.B4 R1.F1.B5 inv 0000
	IOB[0]:OUTPUT_ENABLE: R1.F1.B1 R1.F1.B0 inv 00
	IOB[0]:PCI_CLAMP: R1.F4.B1 inv 0
	IOB[0]:PCI_INPUT: R1.F18.B1 inv 0
	IOB[0]:PDRIVE: R1.F6.B2 R1.F5.B3 R1.F5.B4 inv 010
	IOB[0]:PSLEW: R1.F18.B5 R1.F18.B0 R1.F18.B2 R1.F18.B4 inv 0000
	IOB[0]:PULL: R1.F6.B3 R1.F6.B0 R1.F4.B5
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SUSPEND: R1.F3.B4 R1.F1.B2 R1.F3.B3 R1.F4.B2
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[1]:DELAY_COMMON: R1.F16.B0 inv 1
	IOB[1]:DELAY_VARIABLE: R1.F16.B2 inv 0
	IOB[1]:IBUF_MODE: R1.F10.B3 R1.F13.B5 R1.F13.B4
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[1]:IFF_DELAY: R1.F17.B0 R1.F15.B0 inv 11
	IOB[1]:I_DELAY: R1.F17.B5 R1.F17.B2 R1.F17.B1 inv 111
	IOB[1]:NDRIVE: R1.F10.B5 R1.F10.B4 R1.F10.B1 inv 010
	IOB[1]:NSLEW: R1.F14.B1 R1.F14.B0 R1.F12.B4 R1.F12.B3 inv 0000
	IOB[1]:OUTPUT_DIFF: R1.F7.B4 R1.F9.B4 R1.F4.B3 R1.F7.B3 inv 0000
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F8.B4 R1.F4.B4 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F12.B1 R1.F12.B0 inv 00
	IOB[1]:PCI_CLAMP: R1.F11.B1 inv 0
	IOB[1]:PCI_INPUT: R1.F16.B3 inv 0
	IOB[1]:PDRIVE: R1.F11.B4 R1.F11.B2 R1.F11.B3 inv 010
	IOB[1]:PSLEW: R1.F15.B1 R1.F15.B2 R1.F15.B4 R1.F15.B3 inv 0000
	IOB[1]:PULL: R1.F10.B2 R1.F9.B3 R1.F8.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SUSPEND: R1.F13.B3 R1.F12.B2 R1.F13.B2 R1.F10.B0
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[2]:DELAY_COMMON: R0.F2.B0 inv 1
	IOB[2]:DELAY_VARIABLE: R0.F3.B2 inv 0
	IOB[2]:IBUF_MODE: R0.F18.B1 R0.F18.B2 R0.F18.B3
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[2]:IFF_DELAY: R0.F3.B0 R0.F4.B0 inv 11
	IOB[2]:I_DELAY: R0.F2.B5 R0.F2.B2 R0.F2.B1 inv 111
	IOB[2]:PCI_INPUT: R0.F1.B3 inv 0
	IOB[2]:PULL: R0.F18.B4 R1.F16.B1 R1.F16.B5
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:VREF: R0.F18.B0 inv 0
	IOB[3]:DELAY_COMMON: R0.F11.B0 inv 1
	IOB[3]:DELAY_VARIABLE: R0.F8.B2 inv 0
	IOB[3]:IBUF_MODE: R0.F6.B0 R0.F5.B4 R0.F5.B3
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[3]:IFF_DELAY: R0.F8.B0 R0.F9.B0 inv 11
	IOB[3]:I_DELAY: R0.F9.B5 R0.F9.B2 R0.F9.B1 inv 111
	IOB[3]:NDRIVE: R0.F6.B1 R0.F6.B2 R0.F6.B3 inv 010
	IOB[3]:NSLEW: R0.F3.B4 R0.F3.B3 R0.F4.B5 R0.F4.B4 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F4.B2 R0.F4.B1 inv 00
	IOB[3]:PCI_CLAMP: R0.F6.B4 inv 0
	IOB[3]:PCI_INPUT: R0.F1.B0 inv 0
	IOB[3]:PDRIVE: R0.F7.B4 R0.F7.B1 R0.F7.B2 inv 010
	IOB[3]:PSLEW: R0.F1.B2 R0.F1.B1 R0.F2.B4 R0.F2.B3 inv 0000
	IOB[3]:PULL: R0.F7.B5 R0.F7.B3 R0.F9.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SUSPEND: R0.F5.B5 R0.F4.B3 R0.F5.B2 R0.F6.B5
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[4]:DELAY_COMMON: R0.F16.B0 inv 1
	IOB[4]:DELAY_VARIABLE: R0.F16.B2 inv 0
	IOB[4]:IBUF_MODE: R0.F13.B5 R0.F14.B2 R0.F14.B3
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[4]:IFF_DELAY: R0.F17.B0 R0.F15.B0 inv 11
	IOB[4]:I_DELAY: R0.F17.B5 R0.F17.B2 R0.F17.B1 inv 111
	IOB[4]:NDRIVE: R0.F13.B0 R0.F13.B2 R0.F12.B2 inv 010
	IOB[4]:NSLEW: R0.F16.B4 R0.F16.B3 R0.F15.B3 R0.F15.B2 inv 0000
	IOB[4]:OUTPUT_DIFF: R0.F11.B5 R0.F11.B4 R0.F8.B4 R0.F11.B2 inv 0000
	IOB[4]:OUTPUT_DIFF_GROUP: R0.F12.B3 R0.F8.B3 inv 00
	IOB[4]:OUTPUT_ENABLE: R0.F15.B5 R0.F15.B1 inv 00
	IOB[4]:PCI_CLAMP: R0.F12.B5 inv 0
	IOB[4]:PCI_INPUT: R0.F17.B3 inv 0
	IOB[4]:PDRIVE: R0.F10.B4 R0.F10.B2 R0.F13.B1 inv 010
	IOB[4]:PSLEW: R0.F16.B5 R0.F13.B4 R0.F13.B3 R0.F17.B4 inv 0000
	IOB[4]:PULL: R0.F12.B0 R0.F12.B4 R0.F11.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SUSPEND: R0.F14.B1 R0.F15.B4 R0.F14.B0 R0.F12.B1
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
}

bstile IOB_S3A_W4 {
	IOB[0]:IBUF_MODE: R0.F0.B13 R0.F0.B12 R0.F0.B11
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[0]:PCI_INPUT: R0.F0.B17 inv 0
	IOB[0]:PULL: R0.F1.B11 R0.F0.B8 R0.F0.B7
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R0.F0.B14 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B27 R0.F0.B30 R0.F0.B31
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[1]:PCI_INPUT: R0.F0.B25 inv 0
	IOB[1]:PULL: R0.F0.B32 R0.F0.B36 R0.F0.B38
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:IBUF_MODE: R1.F0.B6 R0.F0.B63 R0.F0.B62
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[2]:NDRIVE: R1.F0.B5 R1.F0.B3 R1.F0.B2 inv 010
	IOB[2]:NSLEW: R0.F0.B50 R0.F0.B51 R0.F1.B52 R0.F0.B53 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F0.B56 R0.F0.B55 inv 00
	IOB[2]:PCI_CLAMP: R1.F0.B1 inv 0
	IOB[2]:PCI_INPUT: R0.F0.B44 inv 0
	IOB[2]:PDRIVE: R1.F1.B7 R1.F0.B12 R1.F0.B4 inv 010
	IOB[2]:PSLEW: R0.F0.B42 R0.F0.B43 R0.F0.B45 R0.F0.B46 inv 0000
	IOB[2]:PULL: R1.F0.B0 R0.F0.B48 R1.F0.B11
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SUSPEND: R0.F0.B61 R0.F0.B54 R0.F0.B60 R0.F1.B46
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[3]:IBUF_MODE: R1.F0.B21 R1.F0.B24 R1.F0.B25
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[3]:NDRIVE: R1.F0.B18 R1.F1.B20 R1.F0.B29 inv 010
	IOB[3]:NSLEW: R1.F0.B38 R1.F0.B37 R1.F0.B35 R1.F0.B34 inv 0000
	IOB[3]:OUTPUT_ENABLE: R1.F0.B32 R1.F0.B30 inv 00
	IOB[3]:PCI_CLAMP: R1.F0.B22 inv 0
	IOB[3]:PCI_INPUT: R1.F0.B44 inv 0
	IOB[3]:PDRIVE: R1.F0.B17 R1.F0.B19 R1.F0.B20 inv 010
	IOB[3]:PSLEW: R1.F0.B46 R1.F0.B45 R1.F0.B43 R1.F0.B42 inv 0000
	IOB[3]:PULL: R1.F0.B23 R1.F0.B40 R1.F0.B41
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SUSPEND: R1.F0.B26 R1.F0.B33 R1.F1.B26 R1.F1.B46
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[3]:VREF: R1.F0.B28 inv 0
	IOB[4]:IBUF_MODE: R2.F1.B7 R2.F0.B7 R2.F0.B6
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[4]:NDRIVE: R2.F0.B14 R2.F0.B11 R2.F0.B10 inv 010
	IOB[4]:NSLEW: R1.F0.B58 R1.F1.B58 R1.F0.B60 R1.F0.B61 inv 0000
	IOB[4]:OUTPUT_ENABLE: R2.F0.B0 R1.F0.B63 inv 00
	IOB[4]:PCI_CLAMP: R2.F0.B9 inv 0
	IOB[4]:PCI_INPUT: R1.F0.B52 inv 0
	IOB[4]:PDRIVE: R2.F1.B14 R2.F0.B13 R2.F0.B12 inv 010
	IOB[4]:PSLEW: R1.F0.B50 R1.F0.B51 R1.F0.B54 R1.F0.B53 inv 0000
	IOB[4]:PULL: R2.F0.B8 R1.F0.B56 R1.F0.B55
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SUSPEND: R2.F0.B2 R1.F0.B62 R2.F0.B5 R1.F1.B52
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[4]:VREF: R2.F0.B3 inv 0
	IOB[5]:IBUF_MODE: R2.F0.B29 R2.F0.B33 R2.F0.B34
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[5]:NDRIVE: R2.F0.B28 R2.F0.B48 R2.F0.B32 inv 010
	IOB[5]:NSLEW: R2.F0.B46 R2.F0.B45 R2.F0.B44 R2.F0.B42 inv 0000
	IOB[5]:OUTPUT_ENABLE: R2.F0.B40 R2.F0.B39 inv 00
	IOB[5]:PCI_CLAMP: R2.F0.B30 inv 0
	IOB[5]:PCI_INPUT: R2.F0.B52 inv 0
	IOB[5]:PDRIVE: R2.F0.B26 R2.F0.B27 R2.F1.B26 inv 010
	IOB[5]:PSLEW: R2.F0.B53 R2.F1.B52 R2.F0.B51 R2.F0.B50 inv 0000
	IOB[5]:PULL: R2.F0.B31 R2.F1.B20 R2.F0.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SUSPEND: R2.F1.B39 R2.F0.B41 R2.F0.B35 R2.F0.B43
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[6]:IBUF_MODE: R3.F0.B18 R3.F0.B14 R3.F1.B14
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[6]:NDRIVE: R3.F1.B20 R3.F0.B19 R3.F0.B16 inv 010
	IOB[6]:NSLEW: R3.F0.B2 R3.F0.B3 R2.F0.B55 R3.F0.B6 inv 0000
	IOB[6]:OUTPUT_ENABLE: R3.F0.B8 R3.F0.B7 inv 00
	IOB[6]:PCI_CLAMP: R3.F0.B15 inv 0
	IOB[6]:PCI_INPUT: R2.F0.B59 inv 0
	IOB[6]:PDRIVE: R3.F0.B23 R3.F0.B21 R3.F0.B20 inv 010
	IOB[6]:PSLEW: R2.F0.B58 R2.F1.B58 R2.F0.B60 R2.F0.B61 inv 0000
	IOB[6]:PULL: R3.F0.B17 R3.F0.B0 R2.F0.B63
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[6]:SUSPEND: R3.F0.B11 R3.F1.B7 R3.F0.B13 R3.F0.B9
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[6]:VREF: R3.F0.B12 inv 0
	IOB[7]:IBUF_MODE: R3.F0.B38 R3.F0.B42 R3.F0.B41
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		010: OMUX
		001: TMUX
		101: VREF
	IOB[7]:NDRIVE: R3.F0.B34 R3.F0.B37 R3.F0.B40 inv 010
	IOB[7]:NSLEW: R3.F0.B53 R3.F1.B52 R3.F0.B51 R3.F0.B50 inv 0000
	IOB[7]:OUTPUT_ENABLE: R3.F1.B46 R3.F0.B48 inv 00
	IOB[7]:PCI_CLAMP: R3.F1.B39 inv 0
	IOB[7]:PCI_INPUT: R3.F0.B55 inv 0
	IOB[7]:PDRIVE: R3.F0.B33 R3.F0.B35 R3.F0.B36 inv 010
	IOB[7]:PSLEW: R3.F0.B57 R3.F0.B54 R3.F0.B52 R3.F0.B56 inv 0000
	IOB[7]:PULL: R3.F0.B47 R3.F0.B5 R3.F0.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[7]:SUSPEND: R3.F0.B45 R3.F0.B49 R3.F0.B43 R3.F0.B39
		0000: 3STATE
		1000: 3STATE_KEEPER
		0100: 3STATE_PULLDOWN
		0010: 3STATE_PULLUP
		0001: DRIVE_LAST_VALUE
	IOB[7]:VREF: R3.F0.B44 inv 0
}

bstile IOB_S3E_E1 {
	IOB[0]:DELAY_COMMON: R0.F1.B0 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B35 R0.F0.B63 R0.F0.B45
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F1.B13 R0.F1.B10
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[0]:I_DELAY: R0.F1.B11 R0.F1.B9 R0.F1.B12
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[0]:NDRIVE: R0.F0.B41 R0.F0.B55 R0.F1.B58 R0.F0.B34 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F1.B20 R0.F0.B38 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B49 inv 0
	IOB[0]:PDRIVE: R0.F0.B52 R0.F0.B31 R0.F0.B61 R0.F0.B32 inv 1010
	IOB[0]:PULL: R0.F0.B51 R0.F0.B58 R0.F1.B39
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F0.B37 R0.F0.B36 R0.F0.B33 R0.F0.B30 R0.F0.B28 R0.F0.B48 inv 000000
	IOB[0]:VREF: R0.F0.B54 inv 0
}

bstile IOB_S3E_E2 {
	IOB[0]:DELAY_COMMON: R0.F1.B41 inv 0
	IOB[0]:IBUF_MODE: R1.F0.B19 R1.F0.B23 R1.F0.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F1.B29 R0.F1.B32
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[0]:I_DELAY: R0.F1.B31 R0.F1.B33 R0.F1.B30
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[0]:NDRIVE: R1.F0.B38 R0.F0.B42 R1.F0.B43 R1.F0.B28 inv 0100
	IOB[0]:OUTPUT_ENABLE: R1.F0.B41 R0.F0.B44 inv 00
	IOB[0]:OUTPUT_MISC: R1.F0.B24 inv 0
	IOB[0]:PDRIVE: R1.F1.B39 R1.F0.B46 R1.F0.B42 R1.F0.B49 inv 1010
	IOB[0]:PULL: R1.F0.B39 R1.F0.B45 R1.F0.B44
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F1.B20 R1.F0.B22 R1.F0.B16 R1.F0.B15 R1.F0.B12 R1.F0.B30 inv 000000
	IOB[0]:VREF: R1.F0.B37 inv 0
	IOB[1]:DELAY_COMMON: R0.F1.B0 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B23 R0.F0.B24 R0.F0.B18
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R0.F1.B13 R0.F1.B10
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[1]:I_DELAY: R0.F1.B11 R0.F1.B9 R0.F1.B12
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[1]:NDRIVE: R0.F0.B7 R0.F1.B20 R0.F0.B1 R0.F0.B11 inv 0100
	IOB[1]:OUTPUT_DIFF: R0.F0.B16 R0.F0.B15 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F0.B31 R0.F0.B14 inv 00
	IOB[1]:OUTPUT_ENABLE: R0.F1.B39 R0.F0.B38 inv 00
	IOB[1]:OUTPUT_MISC: R0.F0.B20 inv 0
	IOB[1]:PDRIVE: R0.F1.B7 R0.F0.B36 R0.F0.B3 R0.F0.B33 inv 1010
	IOB[1]:PULL: R0.F0.B6 R0.F0.B0 R0.F0.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F1.B26 R0.F0.B30 R0.F0.B27 R0.F0.B22 R0.F0.B21 R0.F0.B12 inv 000000
}

bstile IOB_S3E_E3 {
	IOB[0]:DELAY_COMMON: R2.F1.B43 inv 0
	IOB[0]:ENABLE: R2.F0.B57 inv 0
	IOB[0]:IBUF_MODE: R2.F0.B48 R2.F0.B51 R2.F0.B52
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R2.F1.B56 R2.F1.B53
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[0]:I_DELAY: R2.F1.B54 R2.F1.B51 R2.F1.B55
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[0]:PULL: R2.F0.B62 R2.F0.B59 R2.F0.B58
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R2.F1.B52 inv 0
	IOB[1]:DELAY_COMMON: R1.F1.B43 inv 0
	IOB[1]:IBUF_MODE: R2.F0.B9 R2.F0.B13 R2.F0.B15
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R1.F1.B56 R1.F1.B53
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[1]:I_DELAY: R1.F1.B54 R1.F1.B51 R1.F1.B55
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[1]:NDRIVE: R2.F0.B26 R2.F0.B36 R2.F0.B31 R2.F1.B20 inv 0100
	IOB[1]:OUTPUT_ENABLE: R2.F0.B30 R2.F0.B11 inv 00
	IOB[1]:OUTPUT_MISC: R2.F1.B14 inv 0
	IOB[1]:PDRIVE: R2.F1.B26 R2.F0.B0 R2.F0.B29 R2.F0.B3 inv 1010
	IOB[1]:PULL: R2.F0.B27 R2.F0.B35 R2.F0.B45
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R2.F1.B7 R2.F0.B14 R2.F0.B10 R2.F0.B7 R2.F0.B4 R2.F0.B22 inv 000000
	IOB[1]:VREF: R2.F0.B25 inv 0
	IOB[2]:DELAY_COMMON: R0.F1.B41 inv 0
	IOB[2]:IBUF_MODE: R1.F0.B19 R1.F0.B23 R1.F0.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R0.F1.B29 R0.F1.B32
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[2]:I_DELAY: R0.F1.B31 R0.F1.B33 R0.F1.B30
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[2]:NDRIVE: R1.F0.B38 R0.F0.B42 R1.F0.B43 R1.F0.B28 inv 0100
	IOB[2]:OUTPUT_ENABLE: R1.F0.B41 R0.F0.B44 inv 00
	IOB[2]:OUTPUT_MISC: R1.F0.B24 inv 0
	IOB[2]:PDRIVE: R1.F1.B39 R1.F0.B46 R1.F0.B42 R1.F0.B49 inv 1010
	IOB[2]:PULL: R1.F0.B39 R1.F0.B45 R1.F0.B44
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F1.B20 R1.F0.B22 R1.F0.B16 R1.F0.B15 R1.F0.B12 R1.F0.B30 inv 000000
	IOB[2]:VREF: R1.F0.B37 inv 0
	IOB[3]:DELAY_COMMON: R0.F1.B0 inv 0
	IOB[3]:IBUF_MODE: R0.F0.B23 R0.F0.B24 R0.F0.B18
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R0.F1.B13 R0.F1.B10
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[3]:I_DELAY: R0.F1.B11 R0.F1.B9 R0.F1.B12
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[3]:NDRIVE: R0.F0.B7 R0.F1.B20 R0.F0.B1 R0.F0.B11 inv 0100
	IOB[3]:OUTPUT_DIFF: R0.F0.B16 R0.F0.B15 inv 00
	IOB[3]:OUTPUT_DIFF_GROUP: R1.F0.B31 R0.F0.B14 inv 00
	IOB[3]:OUTPUT_ENABLE: R0.F1.B39 R0.F0.B38 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B20 inv 0
	IOB[3]:PDRIVE: R0.F1.B7 R0.F0.B36 R0.F0.B3 R0.F0.B33 inv 1010
	IOB[3]:PULL: R0.F0.B6 R0.F0.B0 R0.F0.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F1.B26 R0.F0.B30 R0.F0.B27 R0.F0.B22 R0.F0.B21 R0.F0.B12 inv 000000
}

bstile IOB_S3E_E4 {
	IOB[0]:DELAY_COMMON: R3.F1.B43 inv 0
	IOB[0]:ENABLE: R3.F0.B57 inv 0
	IOB[0]:IBUF_MODE: R3.F0.B40 R3.F0.B46 R3.F0.B47
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R3.F1.B56 R3.F1.B53
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[0]:I_DELAY: R3.F1.B54 R3.F1.B51 R3.F1.B55
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[0]:PULL: R3.F0.B62 R3.F0.B59 R3.F0.B58
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R3.F1.B52 inv 0
	IOB[1]:DELAY_COMMON: R2.F1.B41 inv 0
	IOB[1]:IBUF_MODE: R3.F0.B2 R3.F0.B13 R3.F0.B18
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R2.F1.B29 R2.F1.B32
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[1]:I_DELAY: R2.F1.B31 R2.F1.B33 R2.F1.B30
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[1]:NDRIVE: R3.F0.B26 R3.F0.B45 R3.F0.B32 R3.F1.B20 inv 0100
	IOB[1]:OUTPUT_ENABLE: R3.F0.B3 R3.F0.B0 inv 00
	IOB[1]:OUTPUT_MISC: R3.F0.B1 inv 0
	IOB[1]:PDRIVE: R3.F1.B26 R2.F0.B63 R3.F0.B14 R3.F0.B30 inv 1010
	IOB[1]:PULL: R3.F0.B27 R3.F0.B33 R3.F0.B28
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R3.F1.B7 R3.F0.B10 R3.F0.B8 R3.F0.B6 R3.F0.B4 R3.F0.B19 inv 000000
	IOB[1]:VREF: R3.F0.B25 inv 0
	IOB[2]:DELAY_COMMON: R2.F1.B0 inv 0
	IOB[2]:IBUF_MODE: R2.F0.B13 R2.F0.B14 R2.F1.B7
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R2.F1.B13 R2.F1.B10
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[2]:I_DELAY: R2.F1.B11 R2.F1.B9 R2.F1.B12
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[2]:NDRIVE: R1.F0.B63 R1.F0.B44 R1.F1.B52 R2.F0.B1 inv 0100
	IOB[2]:OUTPUT_DIFF: R2.F0.B7 R2.F0.B6 inv 00
	IOB[2]:OUTPUT_DIFF_GROUP: R3.F0.B21 R2.F0.B0 inv 00
	IOB[2]:OUTPUT_ENABLE: R2.F1.B52 R2.F0.B49 inv 00
	IOB[2]:OUTPUT_MISC: R2.F0.B8 inv 0
	IOB[2]:PDRIVE: R1.F0.B61 R2.F0.B46 R1.F0.B56 R2.F0.B44 inv 1010
	IOB[2]:PULL: R1.F0.B58 R1.F0.B60 R1.F0.B38
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R2.F0.B20 R2.F0.B19 R2.F0.B15 R2.F0.B12 R2.F0.B11 R2.F0.B2 inv 000000
	IOB[3]:DELAY_COMMON: R0.F1.B41 inv 0
	IOB[3]:IBUF_MODE: R1.F0.B30 R1.F0.B34 R1.F0.B31
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R0.F1.B29 R0.F1.B32
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[3]:I_DELAY: R0.F1.B31 R0.F1.B33 R0.F1.B30
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[3]:NDRIVE: R1.F0.B49 R1.F0.B46 R1.F0.B53 R1.F0.B43 inv 0100
	IOB[3]:OUTPUT_ENABLE: R1.F0.B2 R0.F0.B55 inv 00
	IOB[3]:OUTPUT_MISC: R1.F0.B29 inv 0
	IOB[3]:PDRIVE: R1.F0.B55 R1.F0.B4 R1.F0.B52 R1.F0.B10 inv 1010
	IOB[3]:PULL: R1.F0.B50 R1.F0.B54 R1.F1.B20
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F1.B26 R1.F0.B32 R1.F0.B28 R1.F0.B25 R1.F0.B23 R1.F0.B41 inv 000000
	IOB[3]:VREF: R1.F0.B48 inv 0
	IOB[4]:DELAY_COMMON: R0.F1.B0 inv 0
	IOB[4]:IBUF_MODE: R0.F0.B33 R0.F0.B31 R0.F1.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R0.F1.B13 R0.F1.B10
		10: SDLY1_LDLY4
		01: SDLY2_LDLY5
		00: SDLY3_LDLY6
	IOB[4]:I_DELAY: R0.F1.B11 R0.F1.B9 R0.F1.B12
		000: LDLY12
		110: LDLY6
		101: SDLY1_LDLY7
		100: SDLY2_LDLY8
		011: SDLY3_LDLY9
		010: SDLY4_LDLY10
		001: SDLY5_LDLY11
	IOB[4]:NDRIVE: R0.F0.B18 R0.F0.B26 R0.F0.B10 R0.F0.B8 inv 0100
	IOB[4]:OUTPUT_DIFF: R0.F0.B27 R0.F0.B23 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R1.F0.B35 R0.F0.B19 inv 00
	IOB[4]:OUTPUT_ENABLE: R0.F1.B52 R0.F0.B42 inv 00
	IOB[4]:OUTPUT_MISC: R0.F0.B30 inv 0
	IOB[4]:PDRIVE: R0.F0.B9 R0.F1.B39 R0.F0.B12 R0.F0.B28 inv 1010
	IOB[4]:PULL: R0.F0.B17 R0.F1.B14 R0.F0.B14
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F0.B40 R0.F0.B38 R0.F0.B37 R0.F0.B36 R0.F0.B34 R0.F0.B21 inv 000000
}

bstile IOB_S3E_N1 {
	IOB[0]:DELAY_COMMON: R0.F10.B0 inv 0
	IOB[0]:IBUF_MODE: R0.F12.B3 R0.F14.B2 R0.F15.B1
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F11.B4 R0.F10.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F10.B1 R0.F10.B2 R0.F11.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F17.B1 R0.F14.B1 R0.F18.B2 R0.F16.B2 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F13.B0 R0.F10.B4 inv 00
	IOB[0]:OUTPUT_MISC: R0.F14.B0 inv 0
	IOB[0]:PDRIVE: R0.F17.B3 R0.F13.B4 R0.F18.B0 R0.F12.B2 inv 1010
	IOB[0]:PULL: R0.F17.B2 R0.F18.B3 R0.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F14.B4 R0.F13.B3 R0.F13.B1 R0.F12.B4 R0.F12.B0 R0.F16.B4 inv 000000
}

bstile IOB_S3E_N2 {
	IOB[0]:DELAY_COMMON: R0.F7.B4 inv 0
	IOB[0]:IBUF_MODE: R0.F12.B3 R0.F14.B2 R0.F15.B1
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F11.B2 R0.F9.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F11.B1 R0.F9.B3 R0.F11.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F17.B1 R0.F14.B1 R0.F18.B2 R0.F16.B2 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F13.B0 R0.F10.B4 inv 00
	IOB[0]:OUTPUT_MISC: R0.F14.B0 inv 0
	IOB[0]:PDRIVE: R0.F17.B3 R0.F13.B4 R0.F18.B0 R0.F12.B2 inv 1010
	IOB[0]:PULL: R0.F17.B2 R0.F18.B3 R0.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F14.B4 R0.F13.B3 R0.F13.B1 R0.F12.B4 R0.F12.B0 R0.F16.B4 inv 000000
	IOB[1]:DELAY_COMMON: R0.F6.B4 inv 0
	IOB[1]:IBUF_MODE: R1.F17.B1 R1.F16.B0 R1.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R0.F3.B0 R0.F3.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R0.F3.B2 R0.F3.B4 R0.F3.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R1.F12.B4 R1.F16.B1 R1.F13.B1 R1.F14.B1 inv 0100
	IOB[1]:OUTPUT_DIFF: R1.F15.B1 R1.F15.B3 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F14.B0 R0.F16.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F18.B4 R1.F18.B1 inv 00
	IOB[1]:OUTPUT_MISC: R1.F15.B0 inv 0
	IOB[1]:PDRIVE: R1.F12.B3 R1.F17.B4 R1.F13.B2 R1.F17.B0 inv 1010
	IOB[1]:PULL: R1.F12.B1 R1.F10.B2 R1.F13.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F18.B2 R1.F18.B0 R1.F17.B3 R1.F16.B4 R1.F16.B3 R1.F14.B3 inv 000000
	IOB[2]:DELAY_COMMON: R1.F7.B2 inv 0
	IOB[2]:ENABLE: R1.F11.B1 inv 0
	IOB[2]:IBUF_MODE: R1.F9.B4 R1.F9.B1 R1.F9.B3
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R1.F11.B4 R1.F8.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R1.F13.B0 R1.F7.B3 R1.F10.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:PULL: R1.F11.B0 R1.F10.B1 R1.F11.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
}

bstile IOB_S3E_N3 {
	IOB[0]:DELAY_COMMON: R0.F7.B4 inv 0
	IOB[0]:IBUF_MODE: R0.F12.B3 R0.F14.B2 R0.F15.B1
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F11.B2 R0.F9.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F11.B1 R0.F9.B3 R0.F11.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F17.B1 R0.F14.B1 R0.F18.B2 R0.F16.B2 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F13.B0 R0.F10.B4 inv 00
	IOB[0]:OUTPUT_MISC: R0.F14.B0 inv 0
	IOB[0]:PDRIVE: R0.F17.B3 R0.F13.B4 R0.F18.B0 R0.F12.B2 inv 1010
	IOB[0]:PULL: R0.F17.B2 R0.F18.B3 R0.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F14.B4 R0.F13.B3 R0.F13.B1 R0.F12.B4 R0.F12.B0 R0.F16.B4 inv 000000
	IOB[1]:DELAY_COMMON: R0.F6.B4 inv 0
	IOB[1]:IBUF_MODE: R1.F17.B1 R1.F16.B0 R1.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R0.F3.B0 R0.F3.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R0.F3.B2 R0.F3.B4 R0.F3.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R1.F12.B4 R1.F16.B1 R1.F13.B1 R1.F14.B1 inv 0100
	IOB[1]:OUTPUT_DIFF: R1.F15.B1 R1.F15.B3 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F14.B0 R0.F16.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F18.B4 R1.F18.B1 inv 00
	IOB[1]:OUTPUT_MISC: R1.F15.B0 inv 0
	IOB[1]:PDRIVE: R1.F12.B3 R1.F17.B4 R1.F13.B2 R1.F17.B0 inv 1010
	IOB[1]:PULL: R1.F12.B1 R1.F10.B2 R1.F13.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F18.B2 R1.F18.B0 R1.F17.B3 R1.F16.B4 R1.F16.B3 R1.F14.B3 inv 000000
	IOB[2]:DELAY_COMMON: R1.F7.B2 inv 0
	IOB[2]:ENABLE: R1.F11.B1 inv 0
	IOB[2]:IBUF_MODE: R1.F9.B4 R1.F9.B1 R1.F9.B3
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R1.F11.B4 R1.F8.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R1.F13.B0 R1.F7.B3 R1.F10.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:PULL: R1.F11.B0 R1.F10.B1 R1.F11.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:DELAY_COMMON: R2.F9.B2 inv 0
	IOB[3]:IBUF_MODE: R2.F12.B1 R2.F14.B2 R2.F15.B3
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R2.F9.B3 R2.F9.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R2.F11.B4 R2.F11.B3 R2.F11.B2
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R2.F18.B4 R2.F14.B1 R2.F18.B1 R2.F16.B2 inv 0100
	IOB[3]:OUTPUT_ENABLE: R2.F13.B2 R2.F10.B0 inv 00
	IOB[3]:OUTPUT_MISC: R2.F14.B0 inv 0
	IOB[3]:PDRIVE: R2.F17.B3 R2.F13.B4 R2.F18.B2 R2.F12.B2 inv 1010
	IOB[3]:PULL: R2.F18.B3 R2.F17.B0 R2.F17.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R2.F14.B4 R2.F13.B3 R2.F13.B1 R2.F12.B4 R2.F12.B0 R2.F16.B0 inv 000000
	IOB[3]:VREF: R2.F17.B4 inv 0
	IOB[4]:DELAY_COMMON: R2.F9.B1 inv 0
	IOB[4]:IBUF_MODE: R2.F7.B1 R2.F5.B2 R2.F4.B3
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R2.F9.B0 R2.F8.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[4]:I_DELAY: R2.F8.B1 R2.F8.B2 R2.F8.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[4]:NDRIVE: R2.F2.B4 R2.F6.B3 R2.F2.B1 R2.F4.B4 inv 0100
	IOB[4]:OUTPUT_DIFF: R2.F3.B4 R2.F3.B3 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R2.F16.B3 R2.F3.B2 inv 00
	IOB[4]:OUTPUT_ENABLE: R2.F5.B4 R2.F5.B3 inv 00
	IOB[4]:OUTPUT_MISC: R2.F8.B4 inv 0
	IOB[4]:PDRIVE: R2.F1.B3 R2.F7.B4 R2.F2.B2 R2.F6.B1 inv 1010
	IOB[4]:PULL: R2.F2.B3 R2.F1.B0 R2.F1.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R2.F7.B0 R2.F6.B4 R2.F6.B2 R2.F6.B0 R2.F5.B0 R2.F3.B0 inv 000000
}

bstile IOB_S3E_N4 {
	IOB[0]:DELAY_COMMON: R0.F6.B0 inv 0
	IOB[0]:IBUF_MODE: R0.F12.B3 R0.F14.B2 R0.F15.B1
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F7.B2 R0.F7.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F7.B4 R0.F7.B1 R0.F7.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F17.B1 R0.F14.B1 R0.F18.B2 R0.F16.B2 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F11.B4 R0.F11.B0 inv 00
	IOB[0]:OUTPUT_MISC: R0.F14.B0 inv 0
	IOB[0]:PDRIVE: R0.F17.B3 R0.F13.B4 R0.F18.B0 R0.F12.B2 inv 1010
	IOB[0]:PULL: R0.F17.B2 R0.F18.B3 R0.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F14.B4 R0.F13.B3 R0.F13.B1 R0.F12.B4 R0.F12.B0 R0.F16.B4 inv 000000
	IOB[0]:VREF: R0.F17.B0 inv 0
	IOB[1]:DELAY_COMMON: R0.F1.B1 inv 0
	IOB[1]:IBUF_MODE: R1.F17.B1 R1.F16.B0 R1.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R0.F2.B0 R0.F1.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R0.F1.B2 R0.F1.B4 R0.F1.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R1.F12.B4 R1.F16.B1 R1.F13.B1 R1.F14.B1 inv 0100
	IOB[1]:OUTPUT_DIFF: R1.F15.B1 R1.F15.B3 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F14.B0 R0.F16.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F18.B4 R1.F18.B1 inv 00
	IOB[1]:OUTPUT_MISC: R1.F15.B0 inv 0
	IOB[1]:PDRIVE: R1.F12.B3 R1.F17.B4 R1.F13.B2 R1.F17.B0 inv 1010
	IOB[1]:PULL: R1.F12.B1 R1.F10.B2 R1.F13.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F18.B2 R1.F18.B0 R1.F17.B3 R1.F16.B4 R1.F16.B3 R1.F14.B3 inv 000000
	IOB[2]:DELAY_COMMON: R1.F10.B0 inv 0
	IOB[2]:IBUF_MODE: R1.F4.B0 R1.F4.B4 R1.F5.B3
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R1.F8.B1 R1.F10.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R1.F13.B0 R1.F10.B1 R1.F8.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:NDRIVE: R1.F9.B1 R1.F5.B0 R1.F11.B2 R1.F6.B3 inv 0100
	IOB[2]:OUTPUT_ENABLE: R1.F2.B4 R1.F2.B1 inv 00
	IOB[2]:OUTPUT_MISC: R1.F5.B1 inv 0
	IOB[2]:PDRIVE: R1.F9.B0 R1.F3.B1 R1.F11.B0 R1.F3.B4 inv 1010
	IOB[2]:PULL: R1.F9.B3 R1.F11.B3 R1.F11.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F4.B2 R1.F4.B1 R1.F3.B2 R1.F3.B0 R1.F2.B3 R1.F6.B1 inv 000000
	IOB[2]:VREF: R1.F9.B2 inv 0
	IOB[3]:DELAY_COMMON: R2.F6.B3 inv 0
	IOB[3]:IBUF_MODE: R2.F12.B3 R2.F14.B2 R2.F15.B1
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R2.F7.B2 R2.F7.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R2.F7.B4 R2.F7.B1 R2.F7.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R2.F17.B1 R2.F14.B1 R2.F18.B2 R2.F16.B2 inv 0100
	IOB[3]:OUTPUT_ENABLE: R2.F13.B0 R2.F10.B4 inv 00
	IOB[3]:OUTPUT_MISC: R2.F14.B0 inv 0
	IOB[3]:PDRIVE: R2.F17.B3 R2.F13.B4 R2.F18.B0 R2.F12.B2 inv 1010
	IOB[3]:PULL: R2.F17.B2 R2.F18.B3 R2.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R2.F14.B4 R2.F13.B3 R2.F13.B1 R2.F12.B4 R2.F12.B0 R2.F16.B4 inv 000000
	IOB[3]:VREF: R2.F17.B0 inv 0
	IOB[4]:DELAY_COMMON: R2.F6.B4 inv 0
	IOB[4]:IBUF_MODE: R3.F17.B1 R3.F16.B0 R3.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R2.F3.B0 R2.F3.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[4]:I_DELAY: R2.F3.B2 R2.F3.B4 R2.F3.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[4]:NDRIVE: R3.F12.B4 R3.F16.B1 R3.F13.B1 R3.F14.B1 inv 0100
	IOB[4]:OUTPUT_DIFF: R3.F15.B1 R3.F15.B3 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R3.F14.B0 R2.F16.B1 inv 00
	IOB[4]:OUTPUT_ENABLE: R3.F18.B4 R3.F18.B1 inv 00
	IOB[4]:OUTPUT_MISC: R3.F15.B0 inv 0
	IOB[4]:PDRIVE: R3.F12.B3 R3.F17.B4 R3.F13.B2 R3.F17.B0 inv 1010
	IOB[4]:PULL: R3.F12.B1 R3.F10.B2 R3.F13.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R3.F18.B2 R3.F18.B0 R3.F17.B3 R3.F16.B4 R3.F16.B3 R3.F14.B3 inv 000000
	IOB[5]:DELAY_COMMON: R3.F6.B3 inv 0
	IOB[5]:ENABLE: R3.F9.B4 inv 0
	IOB[5]:IBUF_MODE: R3.F5.B2 R3.F5.B3 R3.F5.B4
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:IFF_DELAY: R3.F7.B2 R3.F7.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[5]:I_DELAY: R3.F7.B4 R3.F7.B1 R3.F7.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[5]:PULL: R3.F11.B1 R3.F11.B3 R3.F11.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[6]:DELAY_COMMON: R3.F6.B4 inv 0
	IOB[6]:ENABLE: R3.F1.B1 inv 0
	IOB[6]:IBUF_MODE: R3.F2.B0 R3.F2.B1 R3.F1.B4
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[6]:IFF_DELAY: R3.F3.B0 R3.F3.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[6]:I_DELAY: R3.F3.B2 R3.F3.B4 R3.F3.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[6]:PULL: R3.F1.B0 R3.F2.B3 R3.F2.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
}

bstile IOB_S3E_S1 {
	IOB[0]:DELAY_COMMON: R0.F7.B3 inv 0
	IOB[0]:IBUF_MODE: R0.F6.B0 R0.F2.B1 R0.F7.B2
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F7.B4 R0.F6.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F3.B4 R0.F4.B4 R0.F4.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F2.B2 R0.F5.B1 R0.F0.B2 R0.F1.B3 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F8.B0 R0.F3.B0 inv 00
	IOB[0]:OUTPUT_MISC: R0.F6.B2 inv 0
	IOB[0]:PDRIVE: R0.F5.B4 R0.F4.B1 R0.F0.B4 R0.F3.B3 inv 1010
	IOB[0]:PULL: R0.F2.B4 R0.F0.B0 R0.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F6.B1 R0.F5.B0 R0.F4.B2 R0.F4.B0 R0.F3.B1 R0.F1.B1 inv 000000
}

bstile IOB_S3E_S2 {
	IOB[0]:DELAY_COMMON: R1.F13.B0 inv 0
	IOB[0]:IBUF_MODE: R1.F6.B0 R1.F2.B1 R1.F7.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R1.F9.B2 R1.F10.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R1.F9.B0 R1.F11.B0 R1.F9.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R1.F2.B2 R1.F5.B1 R1.F0.B2 R1.F1.B3 inv 0100
	IOB[0]:OUTPUT_ENABLE: R1.F8.B0 R1.F3.B0 inv 00
	IOB[0]:OUTPUT_MISC: R1.F6.B2 inv 0
	IOB[0]:PDRIVE: R1.F5.B4 R1.F4.B1 R1.F0.B4 R1.F3.B3 inv 1010
	IOB[0]:PULL: R1.F2.B4 R1.F0.B0 R1.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F6.B1 R1.F5.B0 R1.F4.B2 R1.F4.B0 R1.F3.B1 R1.F1.B1 inv 000000
	IOB[1]:DELAY_COMMON: R1.F14.B0 inv 0
	IOB[1]:IBUF_MODE: R1.F18.B0 R0.F0.B3 R0.F2.B4
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R1.F16.B4 R1.F16.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R1.F16.B1 R1.F15.B0 R1.F16.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R0.F3.B1 R0.F0.B4 R0.F6.B1 R0.F1.B1 inv 0100
	IOB[1]:OUTPUT_DIFF: R0.F6.B3 R0.F1.B4 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F1.B4 R0.F2.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F18.B2 R1.F17.B0 inv 00
	IOB[1]:OUTPUT_MISC: R1.F16.B2 inv 0
	IOB[1]:PDRIVE: R0.F3.B0 R1.F18.B3 R0.F5.B1 R1.F18.B4 inv 1010
	IOB[1]:PULL: R0.F5.B3 R0.F5.B0 R0.F6.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F18.B1 R1.F17.B3 R1.F17.B2 R0.F0.B1 R0.F0.B0 R0.F1.B2 inv 000000
	IOB[2]:DELAY_COMMON: R0.F3.B3 inv 0
	IOB[2]:ENABLE: R0.F11.B0 inv 0
	IOB[2]:IBUF_MODE: R0.F7.B1 R0.F7.B0 R0.F8.B0
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R0.F4.B3 R0.F4.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R0.F4.B1 R0.F3.B4 R0.F4.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:PULL: R0.F9.B2 R0.F11.B3 R0.F11.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:VREF: R0.F9.B1 inv 0
}

bstile IOB_S3E_S3 {
	IOB[0]:DELAY_COMMON: R2.F9.B3 inv 0
	IOB[0]:IBUF_MODE: R2.F4.B1 R2.F4.B2 R2.F3.B3
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R2.F9.B2 R2.F9.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R2.F9.B0 R2.F11.B0 R2.F11.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R2.F1.B3 R2.F3.B2 R2.F0.B2 R2.F2.B4 inv 0100
	IOB[0]:OUTPUT_ENABLE: R2.F6.B1 R2.F5.B0 inv 00
	IOB[0]:OUTPUT_MISC: R2.F4.B3 inv 0
	IOB[0]:PDRIVE: R2.F1.B2 R2.F5.B1 R2.F0.B4 R2.F7.B4 inv 1010
	IOB[0]:PULL: R2.F1.B1 R2.F0.B1 R2.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R2.F6.B2 R2.F5.B3 R2.F5.B2 R2.F4.B0 R2.F3.B0 R2.F2.B2 inv 000000
	IOB[1]:DELAY_COMMON: R2.F11.B2 inv 0
	IOB[1]:IBUF_MODE: R2.F16.B2 R2.F17.B4 R2.F12.B1
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R2.F11.B3 R2.F10.B3
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R2.F10.B2 R2.F10.B1 R2.F10.B0
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R2.F14.B0 R2.F12.B2 R2.F15.B0 R2.F10.B4 inv 0100
	IOB[1]:OUTPUT_DIFF: R2.F12.B3 R2.F13.B3 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R2.F11.B4 R2.F2.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R2.F18.B4 R2.F18.B1 inv 00
	IOB[1]:OUTPUT_MISC: R2.F12.B4 inv 0
	IOB[1]:PDRIVE: R2.F14.B2 R2.F17.B0 R2.F15.B4 R2.F17.B2 inv 1010
	IOB[1]:PULL: R2.F14.B3 R2.F15.B1 R2.F15.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R2.F18.B2 R2.F18.B0 R2.F17.B3 R2.F17.B1 R2.F16.B3 R2.F13.B1 inv 000000
	IOB[2]:DELAY_COMMON: R1.F11.B2 inv 0
	IOB[2]:ENABLE: R1.F5.B3 inv 0
	IOB[2]:IBUF_MODE: R1.F6.B1 R1.F6.B0 R1.F5.B1
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R1.F10.B0 R1.F10.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R1.F9.B3 R1.F11.B1 R1.F9.B4
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:PULL: R1.F5.B4 R1.F4.B1 R1.F4.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:DELAY_COMMON: R0.F8.B0 inv 0
	IOB[3]:IBUF_MODE: R1.F17.B0 R1.F16.B3 R1.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R0.F11.B2 R0.F9.B0
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R0.F11.B3 R0.F9.B1 R0.F11.B4
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R1.F14.B2 R1.F16.B4 R1.F12.B3 R1.F13.B2 inv 0100
	IOB[3]:OUTPUT_ENABLE: R1.F18.B3 R1.F18.B0 inv 00
	IOB[3]:OUTPUT_MISC: R1.F15.B0 inv 0
	IOB[3]:PDRIVE: R1.F14.B3 R1.F17.B4 R1.F12.B1 R1.F17.B1 inv 1010
	IOB[3]:PULL: R1.F14.B4 R1.F10.B4 R1.F12.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F18.B4 R1.F18.B2 R1.F17.B3 R1.F16.B1 R1.F16.B0 R1.F13.B4 inv 000000
	IOB[4]:DELAY_COMMON: R0.F7.B0 inv 0
	IOB[4]:IBUF_MODE: R0.F12.B0 R0.F14.B4 R0.F15.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R0.F6.B4 R0.F6.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[4]:I_DELAY: R0.F6.B2 R0.F6.B0 R0.F6.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[4]:NDRIVE: R0.F17.B4 R0.F14.B0 R0.F18.B2 R0.F16.B1 inv 0100
	IOB[4]:OUTPUT_DIFF: R0.F15.B1 R0.F15.B3 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R1.F13.B0 R0.F16.B0 inv 00
	IOB[4]:OUTPUT_ENABLE: R0.F13.B2 R0.F13.B0 inv 00
	IOB[4]:OUTPUT_MISC: R0.F14.B1 inv 0
	IOB[4]:PDRIVE: R0.F17.B2 R0.F13.B3 R0.F18.B1 R0.F12.B2 inv 1010
	IOB[4]:PULL: R0.F17.B1 R0.F18.B3 R0.F18.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F14.B2 R0.F13.B4 R0.F12.B4 R0.F12.B1 R0.F10.B0 R0.F16.B3 inv 000000
}

bstile IOB_S3E_S4 {
	IOB[0]:DELAY_COMMON: R3.F14.B4 inv 0
	IOB[0]:IBUF_MODE: R3.F6.B0 R3.F2.B1 R3.F7.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R3.F14.B3 R3.F14.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R3.F14.B0 R3.F14.B2 R3.F12.B2
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R3.F2.B2 R3.F5.B1 R3.F0.B2 R3.F1.B3 inv 0100
	IOB[0]:OUTPUT_ENABLE: R3.F8.B0 R3.F3.B0 inv 00
	IOB[0]:OUTPUT_MISC: R3.F6.B2 inv 0
	IOB[0]:PDRIVE: R3.F5.B4 R3.F4.B1 R3.F0.B4 R3.F3.B3 inv 1010
	IOB[0]:PULL: R3.F2.B4 R3.F0.B0 R3.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R3.F6.B1 R3.F5.B0 R3.F4.B2 R3.F4.B0 R3.F3.B1 R3.F1.B1 inv 000000
	IOB[0]:VREF: R3.F5.B3 inv 0
	IOB[1]:DELAY_COMMON: R3.F15.B0 inv 0
	IOB[1]:IBUF_MODE: R3.F18.B0 R2.F0.B3 R2.F2.B4
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R3.F17.B4 R3.F15.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R3.F16.B4 R3.F15.B3 R3.F16.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R2.F3.B1 R2.F0.B4 R2.F6.B1 R2.F1.B1 inv 0100
	IOB[1]:OUTPUT_DIFF: R2.F6.B3 R2.F1.B4 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R3.F1.B4 R2.F2.B1 inv 00
	IOB[1]:OUTPUT_ENABLE: R3.F18.B2 R3.F17.B0 inv 00
	IOB[1]:OUTPUT_MISC: R3.F16.B2 inv 0
	IOB[1]:PDRIVE: R2.F3.B0 R3.F18.B3 R2.F5.B1 R3.F18.B4 inv 1010
	IOB[1]:PULL: R2.F5.B3 R2.F5.B0 R2.F6.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R3.F18.B1 R3.F17.B3 R3.F17.B2 R2.F0.B1 R2.F0.B0 R2.F1.B2 inv 000000
	IOB[2]:DELAY_COMMON: R2.F12.B4 inv 0
	IOB[2]:IBUF_MODE: R2.F10.B0 R2.F11.B2 R2.F9.B0
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R2.F10.B3 R2.F4.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R2.F6.B4 R2.F3.B4 R2.F10.B4
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:NDRIVE: R2.F4.B3 R2.F11.B1 R2.F4.B2 R2.F7.B3 inv 0100
	IOB[2]:OUTPUT_ENABLE: R2.F13.B4 R2.F12.B1 inv 00
	IOB[2]:OUTPUT_MISC: R2.F9.B4 inv 0
	IOB[2]:PDRIVE: R2.F3.B3 R2.F13.B2 R2.F7.B0 R2.F10.B1 inv 1010
	IOB[2]:PULL: R2.F8.B0 R2.F4.B1 R2.F3.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R2.F13.B1 R2.F12.B0 R2.F11.B4 R2.F11.B0 R2.F10.B2 R2.F8.B4 inv 000000
	IOB[2]:VREF: R2.F8.B1 inv 0
	IOB[3]:DELAY_COMMON: R1.F14.B0 inv 0
	IOB[3]:IBUF_MODE: R1.F6.B0 R1.F2.B1 R1.F7.B2
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R1.F9.B2 R1.F11.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R1.F9.B3 R1.F11.B2 R1.F9.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R1.F2.B2 R1.F5.B1 R1.F0.B2 R1.F1.B3 inv 0100
	IOB[3]:OUTPUT_ENABLE: R1.F8.B0 R1.F3.B0 inv 00
	IOB[3]:OUTPUT_MISC: R1.F6.B2 inv 0
	IOB[3]:PDRIVE: R1.F5.B4 R1.F4.B1 R1.F0.B4 R1.F3.B3 inv 1010
	IOB[3]:PULL: R1.F2.B4 R1.F0.B0 R1.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F6.B1 R1.F5.B0 R1.F4.B2 R1.F4.B0 R1.F3.B1 R1.F1.B1 inv 000000
	IOB[3]:VREF: R1.F5.B3 inv 0
	IOB[4]:DELAY_COMMON: R1.F14.B1 inv 0
	IOB[4]:IBUF_MODE: R1.F18.B0 R0.F0.B3 R0.F2.B4
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R1.F17.B4 R1.F15.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[4]:I_DELAY: R1.F16.B4 R1.F15.B3 R1.F16.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[4]:NDRIVE: R0.F3.B1 R0.F0.B4 R0.F6.B1 R0.F1.B1 inv 0100
	IOB[4]:OUTPUT_DIFF: R0.F6.B3 R0.F1.B4 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R1.F1.B4 R0.F2.B1 inv 00
	IOB[4]:OUTPUT_ENABLE: R1.F18.B2 R1.F17.B0 inv 00
	IOB[4]:OUTPUT_MISC: R1.F16.B2 inv 0
	IOB[4]:PDRIVE: R0.F3.B0 R1.F18.B3 R0.F5.B1 R1.F18.B4 inv 1010
	IOB[4]:PULL: R0.F5.B3 R0.F5.B0 R0.F6.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F18.B1 R1.F17.B3 R1.F17.B2 R0.F0.B1 R0.F0.B0 R0.F1.B2 inv 000000
	IOB[5]:DELAY_COMMON: R0.F14.B0 inv 0
	IOB[5]:ENABLE: R0.F4.B2 inv 0
	IOB[5]:IBUF_MODE: R0.F10.B0 R0.F11.B0 R0.F9.B0
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:IFF_DELAY: R0.F9.B2 R0.F11.B1
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[5]:I_DELAY: R0.F9.B3 R0.F11.B2 R0.F9.B1
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[5]:PULL: R0.F7.B0 R0.F4.B1 R0.F3.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:VREF: R0.F8.B1 inv 0
	IOB[6]:DELAY_COMMON: R0.F14.B1 inv 0
	IOB[6]:ENABLE: R0.F15.B1 inv 0
	IOB[6]:IBUF_MODE: R0.F10.B2 R0.F13.B4 R0.F15.B0
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[6]:IFF_DELAY: R0.F17.B4 R0.F15.B4
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[6]:I_DELAY: R0.F16.B4 R0.F15.B3 R0.F16.B3
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[6]:PULL: R0.F17.B0 R0.F18.B1 R0.F18.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
}

bstile IOB_S3E_W1 {
	IOB[0]:DELAY_COMMON: R0.F1.B43 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B26 R0.F0.B21 R0.F0.B0
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F1.B56 R0.F1.B53
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F1.B54 R0.F1.B51 R0.F1.B55
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R0.F0.B7 R0.F1.B20 R0.F0.B36 R0.F1.B7 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F1.B14 R0.F0.B12 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B22 inv 0
	IOB[0]:PDRIVE: R0.F0.B10 R0.F0.B30 R0.F0.B4 R0.F0.B27 inv 1010
	IOB[0]:PULL: R0.F0.B6 R0.F0.B1 R0.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F0.B34 R0.F0.B31 R0.F0.B29 R0.F0.B25 R0.F0.B24 R0.F0.B32 inv 000000
	IOB[0]:VREF: R0.F0.B11 inv 0
}

bstile IOB_S3E_W2 {
	IOB[0]:DELAY_COMMON: R1.F1.B41 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B48 R0.F0.B55 R0.F0.B56
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R1.F1.B29 R1.F1.B32
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R1.F1.B31 R1.F1.B33 R1.F1.B30
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:NDRIVE: R1.F0.B7 R0.F1.B52 R1.F0.B1 R0.F1.B58 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F0.B46 R0.F0.B44 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B53 inv 0
	IOB[0]:PDRIVE: R1.F0.B8 R0.F0.B49 R1.F0.B3 R0.F0.B41 inv 1010
	IOB[0]:PULL: R1.F0.B9 R1.F0.B5 R1.F0.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F1.B46 R0.F0.B51 R0.F0.B50 R0.F0.B47 R0.F0.B42 R0.F0.B61 inv 000000
	IOB[0]:VREF: R1.F1.B7 inv 0
	IOB[1]:DELAY_COMMON: R1.F1.B0 inv 0
	IOB[1]:IBUF_MODE: R1.F0.B32 R1.F0.B31 R1.F0.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R1.F1.B13 R1.F1.B10
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R1.F1.B11 R1.F1.B9 R1.F1.B12
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R1.F0.B18 R1.F0.B44 R1.F0.B14 R1.F0.B22 inv 0100
	IOB[1]:OUTPUT_DIFF: R1.F1.B26 R1.F0.B25 inv 00
	IOB[1]:OUTPUT_DIFF_GROUP: R1.F0.B43 R0.F0.B59 inv 00
	IOB[1]:OUTPUT_ENABLE: R1.F1.B39 R1.F0.B42 inv 00
	IOB[1]:OUTPUT_MISC: R1.F0.B27 inv 0
	IOB[1]:PDRIVE: R1.F1.B14 R1.F0.B36 R1.F0.B12 R1.F0.B46 inv 1010
	IOB[1]:PULL: R1.F0.B17 R1.F0.B39 R1.F0.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F0.B40 R1.F0.B37 R1.F0.B35 R1.F0.B30 R1.F0.B28 R1.F0.B21 inv 000000
}

bstile IOB_S3E_W3 {
	IOB[0]:DELAY_COMMON: R0.F1.B43 inv 0
	IOB[0]:ENABLE: R0.F0.B7 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B23 R0.F0.B19 R0.F0.B18
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F1.B56 R0.F1.B53
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F1.B54 R0.F1.B51 R0.F1.B55
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:PULL: R0.F0.B6 R0.F0.B1 R0.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R0.F0.B8 inv 0
	IOB[1]:DELAY_COMMON: R1.F1.B43 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B52 R0.F1.B52 R0.F0.B49
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R1.F1.B56 R1.F1.B53
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R1.F1.B54 R1.F1.B51 R1.F1.B55
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R0.F0.B37 R0.F0.B36 R0.F0.B27 R0.F0.B44 inv 0100
	IOB[1]:OUTPUT_ENABLE: R0.F1.B58 R0.F0.B58 inv 00
	IOB[1]:OUTPUT_MISC: R0.F0.B34 inv 0
	IOB[1]:PDRIVE: R0.F0.B35 R0.F0.B56 R0.F0.B29 R0.F0.B53 inv 1010
	IOB[1]:PULL: R0.F0.B33 R0.F0.B31 R0.F0.B30
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F0.B62 R0.F0.B57 R0.F0.B55 R0.F0.B51 R0.F0.B39 R0.F0.B46 inv 000000
	IOB[1]:VREF: R0.F0.B38 inv 0
	IOB[2]:DELAY_COMMON: R2.F1.B41 inv 0
	IOB[2]:IBUF_MODE: R1.F0.B48 R1.F0.B55 R1.F0.B56
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R2.F1.B29 R2.F1.B32
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R2.F1.B31 R2.F1.B33 R2.F1.B30
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:NDRIVE: R2.F0.B7 R1.F1.B52 R2.F0.B1 R1.F1.B58 inv 0100
	IOB[2]:OUTPUT_ENABLE: R1.F0.B46 R1.F0.B44 inv 00
	IOB[2]:OUTPUT_MISC: R1.F0.B53 inv 0
	IOB[2]:PDRIVE: R2.F0.B8 R1.F0.B49 R2.F0.B3 R1.F0.B41 inv 1010
	IOB[2]:PULL: R2.F0.B9 R2.F0.B5 R2.F0.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F1.B46 R1.F0.B51 R1.F0.B50 R1.F0.B47 R1.F0.B42 R1.F0.B61 inv 000000
	IOB[3]:DELAY_COMMON: R2.F1.B0 inv 0
	IOB[3]:IBUF_MODE: R2.F0.B32 R2.F0.B31 R2.F0.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R2.F1.B13 R2.F1.B10
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R2.F1.B11 R2.F1.B9 R2.F1.B12
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R2.F0.B18 R2.F0.B44 R2.F0.B14 R2.F0.B22 inv 0100
	IOB[3]:OUTPUT_DIFF: R2.F1.B26 R2.F0.B25 inv 00
	IOB[3]:OUTPUT_DIFF_GROUP: R2.F0.B43 R1.F0.B59 inv 00
	IOB[3]:OUTPUT_ENABLE: R2.F1.B39 R2.F0.B42 inv 00
	IOB[3]:OUTPUT_MISC: R2.F0.B27 inv 0
	IOB[3]:PDRIVE: R2.F1.B14 R2.F0.B36 R2.F0.B12 R2.F0.B46 inv 1010
	IOB[3]:PULL: R2.F0.B17 R2.F0.B39 R2.F0.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R2.F0.B40 R2.F0.B37 R2.F0.B35 R2.F0.B30 R2.F0.B28 R2.F0.B21 inv 000000
}

bstile IOB_S3E_W4 {
	IOB[0]:DELAY_COMMON: R0.F1.B43 inv 0
	IOB[0]:ENABLE: R0.F0.B7 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B23 R0.F0.B19 R0.F0.B18
		111: CMOS_HV
		001: CMOS_LV
		000: NONE
		011: VREF
	IOB[0]:IFF_DELAY: R0.F1.B56 R0.F1.B53
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[0]:I_DELAY: R0.F1.B54 R0.F1.B51 R0.F1.B55
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[0]:PULL: R0.F0.B6 R0.F0.B1 R0.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VREF: R0.F0.B8 inv 0
	IOB[1]:DELAY_COMMON: R1.F1.B41 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B52 R0.F1.B52 R0.F0.B49
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:IFF_DELAY: R1.F1.B29 R1.F1.B32
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[1]:I_DELAY: R1.F1.B31 R1.F1.B33 R1.F1.B30
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[1]:NDRIVE: R0.F0.B37 R0.F0.B36 R0.F0.B27 R0.F0.B44 inv 0100
	IOB[1]:OUTPUT_ENABLE: R0.F1.B58 R0.F0.B58 inv 00
	IOB[1]:OUTPUT_MISC: R0.F0.B34 inv 0
	IOB[1]:PDRIVE: R0.F0.B35 R0.F0.B56 R0.F0.B29 R0.F0.B53 inv 1010
	IOB[1]:PULL: R0.F0.B33 R0.F0.B31 R0.F0.B30
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F0.B62 R0.F0.B57 R0.F0.B55 R0.F0.B51 R0.F0.B39 R0.F0.B46 inv 000000
	IOB[1]:VREF: R0.F0.B38 inv 0
	IOB[2]:DELAY_COMMON: R1.F1.B0 inv 0
	IOB[2]:IBUF_MODE: R1.F0.B48 R1.F0.B55 R1.F0.B56
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:IFF_DELAY: R1.F1.B13 R1.F1.B10
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[2]:I_DELAY: R1.F1.B11 R1.F1.B9 R1.F1.B12
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[2]:NDRIVE: R2.F0.B7 R1.F1.B52 R2.F0.B1 R1.F1.B58 inv 0100
	IOB[2]:OUTPUT_DIFF: R1.F0.B52 R1.F0.B57 inv 00
	IOB[2]:OUTPUT_DIFF_GROUP: R1.F0.B59 R0.F0.B43 inv 00
	IOB[2]:OUTPUT_ENABLE: R1.F0.B46 R1.F0.B44 inv 00
	IOB[2]:OUTPUT_MISC: R1.F0.B53 inv 0
	IOB[2]:PDRIVE: R2.F0.B8 R1.F0.B49 R2.F0.B3 R1.F0.B41 inv 1010
	IOB[2]:PULL: R2.F0.B9 R2.F0.B5 R2.F0.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F1.B46 R1.F0.B51 R1.F0.B50 R1.F0.B47 R1.F0.B42 R1.F0.B61 inv 000000
	IOB[3]:DELAY_COMMON: R3.F1.B41 inv 0
	IOB[3]:IBUF_MODE: R2.F0.B32 R2.F0.B31 R2.F0.B26
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:IFF_DELAY: R3.F1.B29 R3.F1.B32
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[3]:I_DELAY: R3.F1.B31 R3.F1.B33 R3.F1.B30
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[3]:NDRIVE: R2.F0.B18 R2.F0.B44 R2.F0.B14 R2.F0.B22 inv 0100
	IOB[3]:OUTPUT_ENABLE: R2.F1.B39 R2.F0.B42 inv 00
	IOB[3]:OUTPUT_MISC: R2.F0.B27 inv 0
	IOB[3]:PDRIVE: R2.F1.B14 R2.F0.B36 R2.F0.B12 R2.F0.B33 inv 1010
	IOB[3]:PULL: R2.F0.B17 R2.F0.B39 R2.F0.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R2.F0.B40 R2.F0.B37 R2.F0.B35 R2.F0.B30 R2.F0.B28 R2.F0.B21 inv 000000
	IOB[3]:VREF: R2.F0.B15 inv 0
	IOB[4]:DELAY_COMMON: R3.F1.B0 inv 0
	IOB[4]:IBUF_MODE: R3.F0.B30 R3.F0.B34 R3.F0.B37
		111: CMOS_HV
		001: CMOS_LV
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:IFF_DELAY: R3.F1.B13 R3.F1.B10
		11: SDLY1
		10: SDLY2_LDLY5
		01: SDLY3_LDLY6
		00: SDLY4_LDLY7
	IOB[4]:I_DELAY: R3.F1.B11 R3.F1.B9 R3.F1.B12
		000: LDLY13
		111: SDLY1
		110: SDLY2_LDLY8
		101: SDLY3_LDLY9
		100: SDLY4_LDLY10
		011: SDLY5_LDLY11
		010: SDLY6_LDLY12
		001: SDLY7
	IOB[4]:NDRIVE: R3.F1.B46 R3.F1.B39 R3.F0.B53 R3.F0.B43 inv 0100
	IOB[4]:OUTPUT_DIFF: R3.F0.B36 R3.F0.B38 inv 00
	IOB[4]:OUTPUT_DIFF_GROUP: R3.F0.B44 R2.F0.B43 inv 00
	IOB[4]:OUTPUT_ENABLE: R3.F0.B25 R3.F0.B22 inv 00
	IOB[4]:OUTPUT_MISC: R3.F0.B33 inv 0
	IOB[4]:PDRIVE: R3.F0.B49 R3.F0.B26 R3.F0.B52 R3.F0.B28 inv 1010
	IOB[4]:PULL: R3.F0.B50 R3.F0.B54 R3.F1.B52
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R3.F1.B26 R3.F0.B32 R3.F0.B31 R3.F0.B24 R3.F0.B21 R3.F0.B41 inv 000000
}

bstile IOB_S3_E1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F1.B51 inv 1
	IOB[0]:DCI_MODE: R0.F1.B54 R0.F1.B35 R0.F0.B39 R0.F1.B62
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F0.B52 inv 0
	IOB[0]:IBUF_MODE: R0.F1.B40 R0.F1.B45 R0.F1.B46
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F1.B56 R0.F1.B41 R0.F0.B58 R0.F1.B53 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F1.B34 R0.F1.B32 inv 00
	IOB[0]:OUTPUT_MISC: R0.F1.B47 R0.F1.B52 inv 00
	IOB[0]:PDRIVE: R0.F1.B57 R0.F1.B37 R0.F1.B61 R0.F1.B39 inv 0101
	IOB[0]:PULL: R0.F1.B58 R0.F1.B59 R0.F1.B63
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F1.B43 R0.F1.B42 R0.F1.B38 R0.F1.B36 R0.F1.B33 inv 00000
	IOB[0]:VR: R0.F0.B46 inv 0
	IOB[0]:VREF: R0.F1.B55 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F1.B13 inv 1
	IOB[1]:DCI_MODE: R0.F1.B9 R0.F1.B28 R0.F1.B25 R0.F1.B5
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F1.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F1.B23 R0.F1.B19 R0.F1.B18
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F1.B7 R0.F1.B20 R0.F1.B2 R0.F1.B10 inv 0100
	IOB[1]:OUTPUT_DIFF: R0.F1.B48 R0.F1.B14 R0.F1.B15 inv 000
	IOB[1]:OUTPUT_ENABLE: R0.F1.B31 R0.F1.B29 inv 00
	IOB[1]:OUTPUT_MISC: R0.F1.B16 R0.F1.B12 inv 00
	IOB[1]:PDRIVE: R0.F0.B7 R0.F0.B26 R0.F1.B4 R0.F1.B24 inv 0101
	IOB[1]:PULL: R0.F1.B6 R0.F1.B1 R0.F1.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F1.B30 R0.F1.B27 R0.F1.B26 R0.F1.B21 R0.F0.B20 inv 00000
	IOB[1]:VR: R0.F1.B17 inv 0
	IOB[1]:VREF: R0.F1.B8 inv 0
}

bstile IOB_S3_N2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F14.B3 inv 1
	IOB[0]:DCI_MODE: R0.F12.B4 R0.F18.B1 R0.F17.B2 R0.F13.B4
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F14.B1 inv 0
	IOB[0]:IBUF_MODE: R0.F17.B0 R0.F16.B0 R0.F15.B4
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F12.B2 R0.F16.B4 R0.F13.B1 R0.F14.B0 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F18.B4 R0.F18.B2 inv 00
	IOB[0]:OUTPUT_MISC: R0.F15.B2 R0.F14.B2 inv 00
	IOB[0]:PDRIVE: R0.F12.B1 R0.F17.B4 R0.F13.B3 R0.F17.B1 inv 0101
	IOB[0]:PULL: R0.F12.B0 R0.F13.B0 R0.F13.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F18.B3 R0.F18.B0 R0.F17.B3 R0.F16.B3 R0.F16.B2 inv 00000
	IOB[0]:VREF: R0.F12.B3 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B2 inv 1
	IOB[1]:DCI_MODE: R0.F11.B4 R0.F6.B0 R0.F8.B0 R0.F11.B0
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F9.B4 inv 0
	IOB[1]:IBUF_MODE: R0.F8.B2 R0.F3.B0 R0.F3.B2
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F6.B4 R0.F7.B0 R0.F10.B2 R0.F5.B3 inv 0100
	IOB[1]:OUTPUT_ENABLE: R0.F6.B1 R0.F5.B0 inv 00
	IOB[1]:OUTPUT_MISC: R0.F3.B3 R0.F9.B3 inv 00
	IOB[1]:PDRIVE: R0.F11.B1 R0.F8.B3 R0.F10.B0 R0.F8.B1 inv 0101
	IOB[1]:PULL: R0.F7.B2 R0.F11.B3 R0.F10.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F8.B4 R0.F7.B3 R0.F7.B1 R0.F5.B4 R0.F5.B1 inv 00000
	IOB[1]:VR: R0.F3.B1 inv 0
	IOB[1]:VREF: R0.F11.B2 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F18.B3 inv 1
	IOB[2]:DCI_MODE: R1.F17.B2 R0.F4.B0 R0.F4.B4 R1.F16.B2
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F17.B0 inv 0
	IOB[2]:IBUF_MODE: R0.F2.B1 R0.F1.B1 R0.F1.B2
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F17.B3 R0.F2.B2 R1.F15.B0 R1.F17.B1 inv 0100
	IOB[2]:OUTPUT_DIFF: R0.F3.B4 R1.F18.B2 R1.F18.B0 inv 000
	IOB[2]:OUTPUT_ENABLE: R0.F6.B3 R0.F5.B2 inv 00
	IOB[2]:OUTPUT_MISC: R0.F1.B4 R1.F18.B4 inv 00
	IOB[2]:PDRIVE: R1.F16.B0 R0.F4.B1 R1.F16.B3 R0.F2.B0 inv 0101
	IOB[2]:PULL: R1.F16.B1 R1.F15.B2 R1.F16.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F6.B2 R0.F4.B3 R0.F4.B2 R0.F2.B4 R0.F2.B3 inv 00000
	IOB[2]:VR: R0.F1.B3 inv 0
	IOB[2]:VREF: R1.F17.B4 inv 0
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F13.B2 inv 1
	IOB[3]:DCI_MODE: R1.F12.B3 R1.F8.B0 R1.F9.B1 R1.F14.B3
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F13.B0 inv 0
	IOB[3]:IBUF_MODE: R1.F11.B4 R1.F10.B4 R1.F10.B3
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F12.B1 R1.F11.B0 R1.F14.B2 R1.F12.B4 inv 0100
	IOB[3]:OUTPUT_ENABLE: R1.F8.B3 R1.F8.B1 inv 00
	IOB[3]:OUTPUT_MISC: R1.F10.B1 R1.F13.B1 inv 00
	IOB[3]:PDRIVE: R1.F12.B0 R1.F9.B3 R1.F14.B1 R1.F9.B0 inv 0101
	IOB[3]:PULL: R1.F14.B4 R1.F15.B4 R1.F14.B0
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F11.B3 R1.F11.B1 R1.F9.B4 R1.F9.B2 R1.F8.B2 inv 00000
	IOB[3]:VR: R1.F10.B2 inv 0
	IOB[3]:VREF: R1.F12.B2 inv 0
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B0 inv 1
	IOB[4]:DCI_MODE: R1.F3.B4 R1.F7.B2 R1.F6.B1 R1.F2.B4
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F3.B2 inv 0
	IOB[4]:IBUF_MODE: R1.F6.B3 R1.F4.B2 R1.F4.B3
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F2.B1 R1.F6.B4 R1.F1.B2 R1.F3.B3 inv 0100
	IOB[4]:OUTPUT_DIFF: R1.F10.B0 R1.F5.B4 R1.F5.B2 inv 000
	IOB[4]:OUTPUT_ENABLE: R1.F8.B4 R1.F7.B1 inv 00
	IOB[4]:OUTPUT_MISC: R1.F5.B1 R1.F3.B1 inv 00
	IOB[4]:PDRIVE: R1.F2.B2 R1.F7.B4 R1.F1.B0 R1.F6.B2 inv 0101
	IOB[4]:PULL: R1.F2.B3 R1.F1.B3 R1.F1.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F7.B3 R1.F7.B0 R1.F6.B0 R1.F5.B0 R1.F4.B0 inv 00000
	IOB[4]:VR: R1.F4.B4 inv 0
	IOB[4]:VREF: R1.F2.B0 inv 0
}

bstile IOB_S3_S2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R1.F5.B1 inv 1
	IOB[0]:DCI_MODE: R1.F6.B0 R1.F1.B3 R1.F2.B2 R1.F7.B0
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F5.B3 inv 0
	IOB[0]:IBUF_MODE: R1.F2.B4 R1.F4.B0 R1.F3.B4
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F6.B2 R1.F3.B0 R1.F7.B4 R1.F5.B4 inv 0100
	IOB[0]:OUTPUT_ENABLE: R1.F1.B2 R1.F1.B0 inv 00
	IOB[0]:OUTPUT_MISC: R1.F4.B2 R1.F5.B2 inv 00
	IOB[0]:PDRIVE: R1.F6.B3 R1.F2.B0 R1.F7.B1 R1.F2.B3 inv 0101
	IOB[0]:PULL: R1.F6.B4 R1.F8.B0 R1.F7.B2
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B2 R1.F3.B1 R1.F2.B1 R1.F1.B4 R1.F1.B1 inv 00000
	IOB[0]:VREF: R1.F6.B1 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R1.F10.B0 inv 1
	IOB[1]:DCI_MODE: R1.F11.B1 R1.F14.B3 R1.F12.B4 R1.F9.B2
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F11.B3 inv 0
	IOB[1]:IBUF_MODE: R1.F12.B2 R1.F13.B2 R1.F13.B1
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F9.B4 R1.F12.B1 R1.F8.B4 R1.F11.B2 inv 0100
	IOB[1]:OUTPUT_ENABLE: R1.F15.B4 R1.F14.B4 inv 00
	IOB[1]:OUTPUT_MISC: R1.F10.B4 R1.F11.B4 inv 00
	IOB[1]:PDRIVE: R1.F9.B3 R1.F14.B1 R1.F9.B1 R1.F12.B3 inv 0101
	IOB[1]:PULL: R1.F9.B0 R1.F8.B3 R1.F7.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F15.B0 R1.F14.B2 R1.F14.B0 R1.F13.B4 R1.F12.B0 inv 00000
	IOB[1]:VR: R1.F13.B0 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F1.B3 inv 1
	IOB[2]:DCI_MODE: R0.F2.B2 R1.F16.B0 R1.F16.B4 R0.F3.B2
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F2.B0 inv 0
	IOB[2]:IBUF_MODE: R1.F17.B1 R1.F18.B0 R1.F18.B1
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F2.B4 R1.F17.B2 R0.F4.B0 R0.F2.B1 inv 0100
	IOB[2]:OUTPUT_DIFF: R1.F10.B3 R0.F1.B2 R0.F1.B0 inv 000
	IOB[2]:OUTPUT_ENABLE: R1.F15.B3 R1.F15.B1 inv 00
	IOB[2]:OUTPUT_MISC: R1.F18.B4 R0.F1.B4 inv 00
	IOB[2]:PDRIVE: R0.F3.B0 R1.F16.B2 R0.F3.B3 R1.F17.B0 inv 0101
	IOB[2]:PULL: R0.F3.B1 R0.F4.B1 R0.F3.B4
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B4 R1.F17.B3 R1.F16.B3 R1.F16.B1 R1.F15.B2 inv 00000
	IOB[2]:VR: R1.F18.B3 inv 0
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F7.B2 inv 1
	IOB[3]:DCI_MODE: R0.F6.B3 R0.F10.B1 R0.F11.B1 R0.F5.B4
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B0 inv 0
	IOB[3]:IBUF_MODE: R0.F9.B2 R0.F8.B4 R0.F8.B3
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F6.B1 R0.F9.B4 R0.F5.B0 R0.F6.B4 inv 0100
	IOB[3]:OUTPUT_ENABLE: R0.F13.B0 R0.F11.B4 inv 00
	IOB[3]:OUTPUT_MISC: R0.F8.B1 R0.F7.B1 inv 00
	IOB[3]:PDRIVE: R0.F6.B0 R0.F11.B2 R0.F5.B2 R0.F11.B0 inv 0101
	IOB[3]:PULL: R0.F5.B3 R0.F4.B4 R0.F5.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F11.B3 R0.F10.B2 R0.F10.B0 R0.F9.B3 R0.F9.B1 inv 00000
	IOB[3]:VREF: R0.F6.B2 inv 0
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F16.B4 inv 1
	IOB[4]:DCI_MODE: R0.F16.B3 R0.F13.B1 R0.F12.B1 R0.F17.B4
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F16.B1 inv 0
	IOB[4]:IBUF_MODE: R0.F12.B3 R0.F14.B2 R0.F14.B3
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F17.B1 R0.F12.B4 R0.F18.B2 R0.F16.B2 inv 0100
	IOB[4]:OUTPUT_DIFF: R0.F7.B4 R0.F15.B4 R0.F15.B2 inv 000
	IOB[4]:OUTPUT_ENABLE: R0.F13.B2 R0.F10.B4 inv 00
	IOB[4]:OUTPUT_MISC: R0.F15.B1 R0.F16.B0 inv 00
	IOB[4]:PDRIVE: R0.F17.B2 R0.F13.B3 R0.F18.B0 R0.F12.B2 inv 0101
	IOB[4]:PULL: R0.F17.B3 R0.F18.B3 R0.F18.B1
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F14.B4 R0.F14.B0 R0.F13.B4 R0.F12.B0 R0.F10.B3 inv 00000
	IOB[4]:VREF: R0.F17.B0 inv 0
}

bstile IOB_S3_W1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F0.B13 inv 1
	IOB[0]:DCI_MODE: R0.F0.B9 R0.F0.B28 R0.F0.B25 R0.F0.B5
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F0.B11 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B23 R0.F0.B19 R0.F0.B18
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F0.B7 R0.F0.B20 R0.F0.B2 R0.F0.B10 inv 0100
	IOB[0]:OUTPUT_ENABLE: R0.F0.B31 R0.F0.B29 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B16 R0.F0.B12 inv 00
	IOB[0]:PDRIVE: R0.F1.B7 R0.F1.B26 R0.F0.B4 R0.F0.B24 inv 0101
	IOB[0]:PULL: R0.F0.B6 R0.F0.B1 R0.F0.B3
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F1.B20 R0.F0.B30 R0.F0.B27 R0.F0.B26 R0.F0.B21 inv 00000
	IOB[0]:VR: R0.F0.B17 inv 0
	IOB[0]:VREF: R0.F0.B8 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F0.B51 inv 1
	IOB[1]:DCI_MODE: R0.F0.B54 R0.F0.B35 R0.F1.B39 R0.F0.B62
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F1.B52 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B40 R0.F0.B45 R0.F0.B46
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F0.B56 R0.F0.B41 R0.F1.B58 R0.F0.B53 inv 0100
	IOB[1]:OUTPUT_DIFF: R0.F0.B15 R0.F0.B50 R0.F0.B48 inv 000
	IOB[1]:OUTPUT_ENABLE: R0.F0.B34 R0.F0.B32 inv 00
	IOB[1]:OUTPUT_MISC: R0.F0.B47 R0.F0.B52 inv 00
	IOB[1]:PDRIVE: R0.F0.B57 R0.F0.B37 R0.F0.B61 R0.F0.B39 inv 0101
	IOB[1]:PULL: R0.F0.B58 R0.F0.B59 R0.F0.B63
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F0.B43 R0.F0.B42 R0.F0.B38 R0.F0.B36 R0.F0.B33 inv 00000
	IOB[1]:VR: R0.F1.B46 inv 0
	IOB[1]:VREF: R0.F0.B55 inv 0
}

bstile IOI_FC {
	IBUF[0]:DELAY_ENABLE: R0.F3.B5 R0.F2.B5 R0.F2.B1 R0.F2.B0 R0.F1.B2 R0.F1.B1 R0.F0.B8 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000
	IBUF[0]:ENABLE_O2IPATH: R0.F3.B6 inv 0
	IBUF[0]:ENABLE_O2IQPATH: R0.F3.B2 inv 0
	IBUF[0]:ENABLE_O2I_O2IQ_PATH: R0.F3.B4 inv 0
	IBUF[0]:FF_INIT: R0.F2.B6 inv 1
	IBUF[0]:FF_LATCH: R0.F2.B8 inv 0
	IBUF[0]:FF_REV_ENABLE: R0.F2.B10 inv 0
	IBUF[0]:FF_SRVAL: R0.F2.B3 inv 1
	IBUF[0]:FF_SR_ENABLE: R0.F2.B11 inv 0
	IBUF[0]:FF_SR_SYNC: R0.F2.B15 inv 0
	IBUF[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IBUF[0]:INV.CE: R0.F3.B12 inv 1
	IBUF[0]:INV.CLK: R0.F3.B11 inv 1
	IBUF[0]:INV.REV: R0.F3.B7 inv 1
	IBUF[0]:INV.SR: R0.F3.B15 inv 1
	IBUF[0]:I_DELAY_ENABLE: R0.F3.B8 inv 0
	IBUF[0]:READBACK_I: R0.F3.B0 inv 0
	IBUF[1]:DELAY_ENABLE: R0.F3.B26 R0.F2.B31 R0.F2.B30 R0.F2.B26 R0.F1.B30 R0.F1.B29 R0.F0.B31 R0.F0.B30 R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B23 inv 00000000000000
	IBUF[1]:ENABLE_O2IPATH: R0.F3.B25 inv 0
	IBUF[1]:ENABLE_O2IQPATH: R0.F3.B29 inv 0
	IBUF[1]:ENABLE_O2I_O2IQ_PATH: R0.F3.B27 inv 0
	IBUF[1]:FF_INIT: R0.F2.B22 inv 1
	IBUF[1]:FF_LATCH: R0.F2.B23 inv 0
	IBUF[1]:FF_REV_ENABLE: R0.F2.B21 inv 0
	IBUF[1]:FF_SRVAL: R0.F2.B19 inv 1
	IBUF[1]:FF_SR_ENABLE: R0.F2.B20 inv 0
	IBUF[1]:FF_SR_SYNC: R0.F2.B16 inv 0
	IBUF[1]:IFF_DELAY_ENABLE: R0.F3.B30 inv 0
	IBUF[1]:INV.CE: R0.F3.B19 inv 1
	IBUF[1]:INV.CLK: R0.F3.B21 inv 1
	IBUF[1]:INV.REV: R0.F3.B24 inv 1
	IBUF[1]:INV.SR: R0.F3.B16 inv 1
	IBUF[1]:I_DELAY_ENABLE: R0.F3.B23 inv 0
	IBUF[1]:READBACK_I: R0.F3.B31 inv 0
	IBUF[2]:DELAY_ENABLE: R0.F3.B37 R0.F2.B37 R0.F2.B33 R0.F2.B32 R0.F1.B34 R0.F1.B33 R0.F0.B40 R0.F0.B38 R0.F0.B37 R0.F0.B36 R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 00000000000000
	IBUF[2]:ENABLE_O2IPATH: R0.F3.B38 inv 0
	IBUF[2]:ENABLE_O2IQPATH: R0.F3.B34 inv 0
	IBUF[2]:ENABLE_O2I_O2IQ_PATH: R0.F3.B36 inv 0
	IBUF[2]:FF_INIT: R0.F2.B38 inv 1
	IBUF[2]:FF_LATCH: R0.F2.B40 inv 0
	IBUF[2]:FF_REV_ENABLE: R0.F2.B42 inv 0
	IBUF[2]:FF_SRVAL: R0.F2.B35 inv 1
	IBUF[2]:FF_SR_ENABLE: R0.F2.B43 inv 0
	IBUF[2]:FF_SR_SYNC: R0.F2.B47 inv 0
	IBUF[2]:IFF_DELAY_ENABLE: R0.F3.B33 inv 0
	IBUF[2]:INV.CE: R0.F3.B44 inv 1
	IBUF[2]:INV.CLK: R0.F3.B43 inv 1
	IBUF[2]:INV.REV: R0.F3.B39 inv 1
	IBUF[2]:INV.SR: R0.F3.B47 inv 1
	IBUF[2]:I_DELAY_ENABLE: R0.F3.B40 inv 0
	IBUF[2]:READBACK_I: R0.F3.B32 inv 0
	IBUF[3]:DELAY_ENABLE: R0.F3.B58 R0.F2.B63 R0.F2.B62 R0.F2.B58 R0.F1.B62 R0.F1.B61 R0.F0.B63 R0.F0.B62 R0.F0.B61 R0.F0.B60 R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B55 inv 00000000000000
	IBUF[3]:ENABLE_O2IPATH: R0.F3.B57 inv 0
	IBUF[3]:ENABLE_O2IQPATH: R0.F3.B61 inv 0
	IBUF[3]:ENABLE_O2I_O2IQ_PATH: R0.F3.B59 inv 0
	IBUF[3]:FF_INIT: R0.F2.B54 inv 1
	IBUF[3]:FF_LATCH: R0.F2.B55 inv 0
	IBUF[3]:FF_REV_ENABLE: R0.F2.B53 inv 0
	IBUF[3]:FF_SRVAL: R0.F2.B51 inv 1
	IBUF[3]:FF_SR_ENABLE: R0.F2.B52 inv 0
	IBUF[3]:FF_SR_SYNC: R0.F2.B48 inv 0
	IBUF[3]:IFF_DELAY_ENABLE: R0.F3.B62 inv 0
	IBUF[3]:INV.CE: R0.F3.B51 inv 1
	IBUF[3]:INV.CLK: R0.F3.B53 inv 1
	IBUF[3]:INV.REV: R0.F3.B56 inv 1
	IBUF[3]:INV.SR: R0.F3.B48 inv 1
	IBUF[3]:I_DELAY_ENABLE: R0.F3.B55 inv 0
	IBUF[3]:READBACK_I: R0.F3.B63 inv 0
	OBUF[0]:FF_INIT: R0.F1.B7 inv 1
	OBUF[0]:FF_LATCH: R0.F1.B14 inv 0
	OBUF[0]:FF_REV_ENABLE: R0.F1.B9 inv 0
	OBUF[0]:FF_SRVAL: R0.F1.B3 inv 1
	OBUF[0]:FF_SR_ENABLE: R0.F1.B10 inv 0
	OBUF[0]:FF_SR_SYNC: R0.F1.B11 inv 0
	OBUF[0]:INV.CLK: R0.F3.B14 inv 1
	OBUF[0]:INV.O: R0.F1.B0 inv 0
	OBUF[0]:INV.REV: R0.F3.B9 inv 1
	OBUF[0]:OMUX: R0.F1.B15 R0.F1.B12
		00: NONE
		01: O
		10: OFF
	OBUF[1]:FF_INIT: R0.F1.B24 inv 1
	OBUF[1]:FF_LATCH: R0.F1.B18 inv 0
	OBUF[1]:FF_REV_ENABLE: R0.F1.B22 inv 0
	OBUF[1]:FF_SRVAL: R0.F1.B27 inv 1
	OBUF[1]:FF_SR_ENABLE: R0.F1.B21 inv 0
	OBUF[1]:FF_SR_SYNC: R0.F1.B20 inv 0
	OBUF[1]:INV.CLK: R0.F3.B18 inv 1
	OBUF[1]:INV.O: R0.F1.B26 inv 0
	OBUF[1]:INV.REV: R0.F3.B22 inv 1
	OBUF[1]:OMUX: R0.F1.B25 R0.F1.B23
		00: NONE
		01: O
		10: OFF
	OBUF[2]:FF_INIT: R0.F1.B39 inv 1
	OBUF[2]:FF_LATCH: R0.F1.B46 inv 0
	OBUF[2]:FF_REV_ENABLE: R0.F1.B41 inv 0
	OBUF[2]:FF_SRVAL: R0.F1.B35 inv 1
	OBUF[2]:FF_SR_ENABLE: R0.F1.B42 inv 0
	OBUF[2]:FF_SR_SYNC: R0.F1.B43 inv 0
	OBUF[2]:INV.CLK: R0.F3.B46 inv 1
	OBUF[2]:INV.O: R0.F1.B32 inv 0
	OBUF[2]:INV.REV: R0.F3.B41 inv 1
	OBUF[2]:OMUX: R0.F1.B47 R0.F1.B44
		00: NONE
		01: O
		10: OFF
	OBUF[3]:FF_INIT: R0.F1.B56 inv 1
	OBUF[3]:FF_LATCH: R0.F1.B50 inv 0
	OBUF[3]:FF_REV_ENABLE: R0.F1.B54 inv 0
	OBUF[3]:FF_SRVAL: R0.F1.B59 inv 1
	OBUF[3]:FF_SR_ENABLE: R0.F1.B53 inv 0
	OBUF[3]:FF_SR_SYNC: R0.F1.B52 inv 0
	OBUF[3]:INV.CLK: R0.F3.B50 inv 1
	OBUF[3]:INV.O: R0.F1.B58 inv 0
	OBUF[3]:INV.REV: R0.F3.B54 inv 1
	OBUF[3]:OMUX: R0.F1.B57 R0.F1.B55
		00: NONE
		01: O
		10: OFF
}

bstile IOI_S3 {
	IOI[0]:IFF1_INIT: R0.F2.B7 inv 1
	IOI[0]:IFF1_SRVAL: R0.F2.B3 inv 1
	IOI[0]:IFF2_INIT: R0.F2.B12 inv 1
	IOI[0]:IFF2_SRVAL: R0.F2.B16 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IOI[0]:IFF_LATCH: R0.F2.B11 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F2.B9 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F2.B10 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F2.B8 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F3.B3 inv 0
	IOI[0]:INV.ICE: R0.F3.B14 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B13 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B12 inv 1
	IOI[0]:INV.O1: R0.F1.B12 inv 0
	IOI[0]:INV.O2: R0.F1.B11 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B16 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B15 inv 1
	IOI[0]:INV.REV: R0.F3.B11 inv 1
	IOI[0]:INV.T1: R0.F0.B12 inv 0
	IOI[0]:INV.T2: R0.F0.B11 inv 0
	IOI[0]:INV.TCE: R0.F3.B17 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F3.B10 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F3.B7 inv 0
	IOI[0]:OFF1_LATCH: R0.F1.B17 inv 0
	IOI[0]:OFF1_SRVAL: R0.F1.B3 inv 1
	IOI[0]:OFF2_LATCH: R0.F1.B18 inv 0
	IOI[0]:OFF2_SRVAL: R0.F1.B5 inv 1
	IOI[0]:OFF_INIT: R0.F1.B8 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F1.B9 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F1.B10 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F1.B13 inv 0
	IOI[0]:OMUX: R0.F1.B15 R0.F1.B19 R0.F1.B14 R0.F1.B16
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:READBACK_I: R0.F3.B0 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B3 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B18 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF_INIT: R0.F0.B8 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F0.B9 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F0.B10 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:TMUX: R0.F0.B15 R0.F0.B19 R0.F0.B14 R0.F0.B16
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F3.B4
		1: GND
		0: TMUX
	IOI[1]:IFF1_INIT: R0.F2.B32 inv 1
	IOI[1]:IFF1_SRVAL: R0.F2.B36 inv 1
	IOI[1]:IFF2_INIT: R0.F2.B27 inv 1
	IOI[1]:IFF2_SRVAL: R0.F2.B23 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F3.B38 inv 0
	IOI[1]:IFF_LATCH: R0.F2.B28 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F2.B30 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F2.B29 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F2.B31 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F3.B36 inv 0
	IOI[1]:INV.ICE: R0.F3.B25 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B27 inv 1
	IOI[1]:INV.O1: R0.F1.B27 inv 0
	IOI[1]:INV.O2: R0.F1.B28 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B23 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B24 inv 1
	IOI[1]:INV.REV: R0.F3.B28 inv 1
	IOI[1]:INV.T1: R0.F0.B27 inv 0
	IOI[1]:INV.T2: R0.F0.B28 inv 0
	IOI[1]:INV.TCE: R0.F3.B22 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F3.B29 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F3.B32 inv 0
	IOI[1]:OFF1_LATCH: R0.F1.B22 inv 0
	IOI[1]:OFF1_SRVAL: R0.F1.B36 inv 1
	IOI[1]:OFF2_LATCH: R0.F1.B21 inv 0
	IOI[1]:OFF2_SRVAL: R0.F1.B34 inv 1
	IOI[1]:OFF_INIT: R0.F1.B31 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F1.B30 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F1.B29 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F1.B26 inv 0
	IOI[1]:OMUX: R0.F1.B24 R0.F1.B20 R0.F1.B25 R0.F1.B23
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:READBACK_I: R0.F3.B39 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B22 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B36 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B21 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B34 inv 1
	IOI[1]:TFF_INIT: R0.F0.B31 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F0.B30 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F0.B29 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B26 inv 0
	IOI[1]:TMUX: R0.F0.B24 R0.F0.B20 R0.F0.B25 R0.F0.B23
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F3.B35
		1: GND
		0: TMUX
	IOI[2]:IFF1_INIT: R0.F2.B47 inv 1
	IOI[2]:IFF1_SRVAL: R0.F2.B43 inv 1
	IOI[2]:IFF2_INIT: R0.F2.B52 inv 1
	IOI[2]:IFF2_SRVAL: R0.F2.B56 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F3.B41 inv 0
	IOI[2]:IFF_LATCH: R0.F2.B51 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F2.B49 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F2.B50 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F2.B48 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F3.B43 inv 0
	IOI[2]:INV.ICE: R0.F3.B54 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B53 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B52 inv 1
	IOI[2]:INV.O1: R0.F1.B52 inv 0
	IOI[2]:INV.O2: R0.F1.B51 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B56 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B55 inv 1
	IOI[2]:INV.REV: R0.F3.B51 inv 1
	IOI[2]:INV.T1: R0.F0.B52 inv 0
	IOI[2]:INV.T2: R0.F0.B51 inv 0
	IOI[2]:INV.TCE: R0.F3.B57 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F3.B50 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F3.B47 inv 0
	IOI[2]:OFF1_LATCH: R0.F1.B57 inv 0
	IOI[2]:OFF1_SRVAL: R0.F1.B43 inv 1
	IOI[2]:OFF2_LATCH: R0.F1.B58 inv 0
	IOI[2]:OFF2_SRVAL: R0.F1.B45 inv 1
	IOI[2]:OFF_INIT: R0.F1.B48 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F1.B49 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F1.B50 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F1.B53 inv 0
	IOI[2]:OMUX: R0.F1.B55 R0.F1.B59 R0.F1.B54 R0.F1.B56
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:READBACK_I: R0.F3.B40 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B57 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B43 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B58 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B45 inv 1
	IOI[2]:TFF_INIT: R0.F0.B48 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F0.B49 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F0.B50 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B53 inv 0
	IOI[2]:TMUX: R0.F0.B55 R0.F0.B59 R0.F0.B54 R0.F0.B56
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F3.B44
		1: GND
		0: TMUX
}

bstile IOI_S3A_N {
	IOI[0]:IDDRIN_MUX: R0.F3.B21 R0.F3.B37 R0.F3.B8
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[0]:IFF1_INIT: R0.F2.B7 inv 1
	IOI[0]:IFF1_SRVAL: R0.F2.B3 inv 1
	IOI[0]:IFF2_INIT: R0.F2.B12 inv 1
	IOI[0]:IFF2_SRVAL: R0.F2.B16 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IOI[0]:IFF_LATCH: R0.F2.B11 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F2.B9 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F2.B10 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F2.B8 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F3.B3 inv 0
	IOI[0]:INV.ICE: R0.F3.B14 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B13 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B12 inv 1
	IOI[0]:INV.O1: R0.F1.B12 inv 0
	IOI[0]:INV.O2: R0.F1.B11 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B16 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B15 inv 1
	IOI[0]:INV.REV: R0.F3.B11 inv 1
	IOI[0]:INV.T1: R0.F0.B12 inv 0
	IOI[0]:INV.T2: R0.F0.B11 inv 0
	IOI[0]:INV.TCE: R0.F3.B17 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F3.B10 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F3.B7 inv 0
	IOI[0]:MISR_CLOCK: R0.F0.B1 R0.F0.B0
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[0]:MISR_ENABLE: R0.F0.B6 inv 0
	IOI[0]:MISR_RESET: R0.F0.B7 inv 0
	IOI[0]:O1_DDRMUX: R0.F1.B35
		0: O1
		1: ODDRIN1
	IOI[0]:O2_DDRMUX: R0.F0.B37
		0: O2
		1: ODDRIN2
	IOI[0]:OFF1_LATCH: R0.F1.B17 inv 0
	IOI[0]:OFF1_SRVAL: R0.F1.B3 inv 1
	IOI[0]:OFF2_LATCH: R0.F1.B18 inv 0
	IOI[0]:OFF2_SRVAL: R0.F1.B5 inv 1
	IOI[0]:OFF_INIT: R0.F1.B8 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F1.B9 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F1.B10 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F1.B13 inv 0
	IOI[0]:OMUX: R0.F1.B15 R0.F1.B19 R0.F1.B14 R0.F1.B16
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:PCICE_MUX: R0.F2.B0 R0.F1.B0
		00: NONE
		01: OCE
		10: PCICE
	IOI[0]:READBACK_I: R0.F3.B0 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B3 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B18 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF_INIT: R0.F0.B8 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F0.B9 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F0.B10 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:TMUX: R0.F0.B15 R0.F0.B19 R0.F0.B14 R0.F0.B16
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F3.B4
		1: GND
		0: TMUX
	IOI[1]:IDDRIN_MUX: R0.F3.B18 R0.F3.B2 R0.F3.B30
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[1]:IFF1_INIT: R0.F2.B32 inv 1
	IOI[1]:IFF1_SRVAL: R0.F2.B36 inv 1
	IOI[1]:IFF2_INIT: R0.F2.B27 inv 1
	IOI[1]:IFF2_SRVAL: R0.F2.B23 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F3.B38 inv 0
	IOI[1]:IFF_LATCH: R0.F2.B28 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F2.B30 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F2.B29 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F2.B31 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F3.B36 inv 0
	IOI[1]:INV.ICE: R0.F3.B25 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B27 inv 1
	IOI[1]:INV.O1: R0.F1.B27 inv 0
	IOI[1]:INV.O2: R0.F1.B28 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B23 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B24 inv 1
	IOI[1]:INV.REV: R0.F3.B28 inv 1
	IOI[1]:INV.T1: R0.F0.B27 inv 0
	IOI[1]:INV.T2: R0.F0.B28 inv 0
	IOI[1]:INV.TCE: R0.F3.B22 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F3.B29 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F3.B32 inv 0
	IOI[1]:MISR_CLOCK: R0.F0.B38 R0.F0.B39
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[1]:MISR_ENABLE: R0.F0.B33 inv 0
	IOI[1]:MISR_RESET: R0.F0.B32 inv 0
	IOI[1]:O1_DDRMUX: R0.F1.B4
		0: O1
		1: ODDRIN1
	IOI[1]:O2_DDRMUX: R0.F0.B2
		0: O2
		1: ODDRIN2
	IOI[1]:OFF1_LATCH: R0.F1.B22 inv 0
	IOI[1]:OFF1_SRVAL: R0.F1.B36 inv 1
	IOI[1]:OFF2_LATCH: R0.F1.B21 inv 0
	IOI[1]:OFF2_SRVAL: R0.F1.B34 inv 1
	IOI[1]:OFF_INIT: R0.F1.B31 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F1.B30 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F1.B29 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F1.B26 inv 0
	IOI[1]:OMUX: R0.F1.B24 R0.F1.B20 R0.F1.B25 R0.F1.B23
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:PCICE_MUX: R0.F2.B39 R0.F1.B39
		00: NONE
		01: OCE
		10: PCICE
	IOI[1]:READBACK_I: R0.F3.B39 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B22 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B36 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B21 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B34 inv 1
	IOI[1]:TFF_INIT: R0.F0.B31 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F0.B30 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F0.B29 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B26 inv 0
	IOI[1]:TMUX: R0.F0.B24 R0.F0.B20 R0.F0.B25 R0.F0.B23
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F3.B35
		1: GND
		0: TMUX
	IOI[2]:IDDRIN_MUX: R0.F3.B58 R0.F3.B42 R0.F3.B48
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[2]:IFF1_INIT: R0.F2.B47 inv 1
	IOI[2]:IFF1_SRVAL: R0.F2.B43 inv 1
	IOI[2]:IFF2_INIT: R0.F2.B52 inv 1
	IOI[2]:IFF2_SRVAL: R0.F2.B56 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F3.B41 inv 0
	IOI[2]:IFF_LATCH: R0.F2.B51 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F2.B49 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F2.B50 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F2.B48 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F3.B43 inv 0
	IOI[2]:INV.ICE: R0.F3.B54 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B53 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B52 inv 1
	IOI[2]:INV.O1: R0.F1.B52 inv 0
	IOI[2]:INV.O2: R0.F1.B51 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B56 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B55 inv 1
	IOI[2]:INV.REV: R0.F3.B51 inv 1
	IOI[2]:INV.T1: R0.F0.B52 inv 0
	IOI[2]:INV.T2: R0.F0.B51 inv 0
	IOI[2]:INV.TCE: R0.F3.B57 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F3.B50 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F3.B47 inv 0
	IOI[2]:MISR_CLOCK: R0.F0.B41 R0.F0.B40
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[2]:MISR_ENABLE: R0.F0.B46 inv 0
	IOI[2]:MISR_RESET: R0.F0.B47 inv 0
	IOI[2]:OFF1_LATCH: R0.F1.B57 inv 0
	IOI[2]:OFF1_SRVAL: R0.F1.B43 inv 1
	IOI[2]:OFF2_LATCH: R0.F1.B58 inv 0
	IOI[2]:OFF2_SRVAL: R0.F1.B45 inv 1
	IOI[2]:OFF_INIT: R0.F1.B48 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F1.B49 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F1.B50 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F1.B53 inv 0
	IOI[2]:OMUX: R0.F1.B55 R0.F1.B59 R0.F1.B54 R0.F1.B56
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:PCICE_MUX: R0.F2.B40 R0.F1.B40
		00: NONE
		01: OCE
		10: PCICE
	IOI[2]:READBACK_I: R0.F3.B40 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B57 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B43 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B58 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B45 inv 1
	IOI[2]:TFF_INIT: R0.F0.B48 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F0.B49 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F0.B50 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B53 inv 0
	IOI[2]:TMUX: R0.F0.B55 R0.F0.B59 R0.F0.B54 R0.F0.B56
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F3.B44
		1: GND
		0: TMUX
}

bstile IOI_S3A_S {
	IOI[0]:IDDRIN_MUX: R0.F3.B21 R0.F3.B37 R0.F3.B8
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[0]:IFF1_INIT: R0.F2.B7 inv 1
	IOI[0]:IFF1_SRVAL: R0.F2.B3 inv 1
	IOI[0]:IFF2_INIT: R0.F2.B12 inv 1
	IOI[0]:IFF2_SRVAL: R0.F2.B16 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IOI[0]:IFF_LATCH: R0.F2.B11 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F2.B9 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F2.B10 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F2.B8 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F3.B3 inv 0
	IOI[0]:INV.ICE: R0.F3.B14 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B13 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B12 inv 1
	IOI[0]:INV.O1: R0.F1.B12 inv 0
	IOI[0]:INV.O2: R0.F1.B11 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B16 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B15 inv 1
	IOI[0]:INV.REV: R0.F3.B11 inv 1
	IOI[0]:INV.T1: R0.F0.B12 inv 0
	IOI[0]:INV.T2: R0.F0.B11 inv 0
	IOI[0]:INV.TCE: R0.F3.B17 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F3.B10 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F3.B7 inv 0
	IOI[0]:MISR_CLOCK: R0.F0.B1 R0.F0.B0
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[0]:MISR_ENABLE: R0.F0.B6 inv 0
	IOI[0]:MISR_RESET: R0.F0.B7 inv 0
	IOI[0]:O1_DDRMUX: R0.F1.B35
		0: O1
		1: ODDRIN1
	IOI[0]:O2_DDRMUX: R0.F0.B37
		0: O2
		1: ODDRIN2
	IOI[0]:OFF1_LATCH: R0.F1.B17 inv 0
	IOI[0]:OFF1_SRVAL: R0.F1.B3 inv 1
	IOI[0]:OFF2_LATCH: R0.F1.B18 inv 0
	IOI[0]:OFF2_SRVAL: R0.F1.B5 inv 1
	IOI[0]:OFF_INIT: R0.F1.B8 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F1.B9 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F1.B10 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F1.B13 inv 0
	IOI[0]:OMUX: R0.F1.B15 R0.F1.B19 R0.F1.B14 R0.F1.B16
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:PCICE_MUX: R0.F2.B0 R0.F1.B0
		00: NONE
		01: OCE
		10: PCICE
	IOI[0]:READBACK_I: R0.F3.B0 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B3 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B18 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF_INIT: R0.F0.B8 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F0.B9 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F0.B10 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:TMUX: R0.F0.B15 R0.F0.B19 R0.F0.B14 R0.F0.B16
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F3.B4
		1: GND
		0: TMUX
	IOI[1]:IDDRIN_MUX: R0.F3.B18 R0.F3.B2 R0.F3.B30
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[1]:IFF1_INIT: R0.F2.B32 inv 1
	IOI[1]:IFF1_SRVAL: R0.F2.B36 inv 1
	IOI[1]:IFF2_INIT: R0.F2.B27 inv 1
	IOI[1]:IFF2_SRVAL: R0.F2.B23 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F3.B38 inv 0
	IOI[1]:IFF_LATCH: R0.F2.B28 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F2.B30 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F2.B29 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F2.B31 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F3.B36 inv 0
	IOI[1]:INV.ICE: R0.F3.B25 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B27 inv 1
	IOI[1]:INV.O1: R0.F1.B27 inv 0
	IOI[1]:INV.O2: R0.F1.B28 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B23 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B24 inv 1
	IOI[1]:INV.REV: R0.F3.B28 inv 1
	IOI[1]:INV.T1: R0.F0.B27 inv 0
	IOI[1]:INV.T2: R0.F0.B28 inv 0
	IOI[1]:INV.TCE: R0.F3.B22 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F3.B29 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F3.B32 inv 0
	IOI[1]:MISR_CLOCK: R0.F0.B38 R0.F0.B39
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[1]:MISR_ENABLE: R0.F0.B33 inv 0
	IOI[1]:MISR_RESET: R0.F0.B32 inv 0
	IOI[1]:O1_DDRMUX: R0.F1.B4
		0: O1
		1: ODDRIN1
	IOI[1]:O2_DDRMUX: R0.F0.B2
		0: O2
		1: ODDRIN2
	IOI[1]:OFF1_LATCH: R0.F1.B22 inv 0
	IOI[1]:OFF1_SRVAL: R0.F1.B36 inv 1
	IOI[1]:OFF2_LATCH: R0.F1.B21 inv 0
	IOI[1]:OFF2_SRVAL: R0.F1.B34 inv 1
	IOI[1]:OFF_INIT: R0.F1.B31 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F1.B30 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F1.B29 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F1.B26 inv 0
	IOI[1]:OMUX: R0.F1.B24 R0.F1.B20 R0.F1.B25 R0.F1.B23
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:PCICE_MUX: R0.F2.B39 R0.F1.B39
		00: NONE
		01: OCE
		10: PCICE
	IOI[1]:READBACK_I: R0.F3.B39 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B22 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B36 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B21 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B34 inv 1
	IOI[1]:TFF_INIT: R0.F0.B31 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F0.B30 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F0.B29 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B26 inv 0
	IOI[1]:TMUX: R0.F0.B24 R0.F0.B20 R0.F0.B25 R0.F0.B23
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F3.B35
		1: GND
		0: TMUX
	IOI[2]:IDDRIN_MUX: R0.F3.B58 R0.F3.B42 R0.F3.B48
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[2]:IFF1_INIT: R0.F2.B47 inv 1
	IOI[2]:IFF1_SRVAL: R0.F2.B43 inv 1
	IOI[2]:IFF2_INIT: R0.F2.B52 inv 1
	IOI[2]:IFF2_SRVAL: R0.F2.B56 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F3.B41 inv 0
	IOI[2]:IFF_LATCH: R0.F2.B51 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F2.B49 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F2.B50 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F2.B48 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F3.B43 inv 0
	IOI[2]:INV.ICE: R0.F3.B54 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B53 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B52 inv 1
	IOI[2]:INV.O1: R0.F1.B52 inv 0
	IOI[2]:INV.O2: R0.F1.B51 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B56 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B55 inv 1
	IOI[2]:INV.REV: R0.F3.B51 inv 1
	IOI[2]:INV.T1: R0.F0.B52 inv 0
	IOI[2]:INV.T2: R0.F0.B51 inv 0
	IOI[2]:INV.TCE: R0.F3.B57 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F3.B50 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F3.B47 inv 0
	IOI[2]:MISR_CLOCK: R0.F0.B41 R0.F0.B40
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[2]:MISR_ENABLE: R0.F0.B46 inv 0
	IOI[2]:MISR_RESET: R0.F0.B47 inv 0
	IOI[2]:OFF1_LATCH: R0.F1.B57 inv 0
	IOI[2]:OFF1_SRVAL: R0.F1.B43 inv 1
	IOI[2]:OFF2_LATCH: R0.F1.B58 inv 0
	IOI[2]:OFF2_SRVAL: R0.F1.B45 inv 1
	IOI[2]:OFF_INIT: R0.F1.B48 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F1.B49 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F1.B50 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F1.B53 inv 0
	IOI[2]:OMUX: R0.F1.B55 R0.F1.B59 R0.F1.B54 R0.F1.B56
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:PCICE_MUX: R0.F2.B40 R0.F1.B40
		00: NONE
		01: OCE
		10: PCICE
	IOI[2]:READBACK_I: R0.F3.B40 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B57 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B43 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B58 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B45 inv 1
	IOI[2]:TFF_INIT: R0.F0.B48 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F0.B49 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F0.B50 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B53 inv 0
	IOI[2]:TMUX: R0.F0.B55 R0.F0.B59 R0.F0.B54 R0.F0.B56
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F3.B44
		1: GND
		0: TMUX
}

bstile IOI_S3A_WE {
	IOI[0]:DELAY_COMMON: R0.F3.B41 inv 1
	IOI[0]:DELAY_VARIABLE: R0.F3.B48 inv 0
	IOI[0]:IDDRIN_MUX: R0.F3.B21 R0.F3.B37 R0.F3.B8
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[0]:IFF1_INIT: R0.F2.B7 inv 1
	IOI[0]:IFF1_SRVAL: R0.F2.B3 inv 1
	IOI[0]:IFF2_INIT: R0.F2.B12 inv 1
	IOI[0]:IFF2_SRVAL: R0.F2.B16 inv 1
	IOI[0]:IFF_DELAY: R0.F3.B53 R0.F3.B51 inv 11
	IOI[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IOI[0]:IFF_LATCH: R0.F2.B11 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F2.B9 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F2.B10 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F2.B8 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F3.B3 inv 0
	IOI[0]:INV.ICE: R0.F3.B14 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B13 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B12 inv 1
	IOI[0]:INV.O1: R0.F1.B12 inv 0
	IOI[0]:INV.O2: R0.F1.B11 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B16 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B15 inv 1
	IOI[0]:INV.REV: R0.F3.B11 inv 1
	IOI[0]:INV.T1: R0.F0.B12 inv 0
	IOI[0]:INV.T2: R0.F0.B11 inv 0
	IOI[0]:INV.TCE: R0.F3.B17 inv 1
	IOI[0]:I_DELAY: R0.F3.B50 R0.F3.B49 R0.F3.B52 inv 111
	IOI[0]:I_DELAY_ENABLE: R0.F3.B10 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F3.B7 inv 0
	IOI[0]:MISR_CLOCK: R0.F0.B1 R0.F0.B0
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[0]:MISR_ENABLE: R0.F0.B6 inv 0
	IOI[0]:MISR_RESET: R0.F0.B7 inv 0
	IOI[0]:O1_DDRMUX: R0.F1.B35
		0: O1
		1: ODDRIN1
	IOI[0]:O2_DDRMUX: R0.F0.B37
		0: O2
		1: ODDRIN2
	IOI[0]:OFF1_LATCH: R0.F1.B17 inv 0
	IOI[0]:OFF1_SRVAL: R0.F1.B3 inv 1
	IOI[0]:OFF2_LATCH: R0.F1.B18 inv 0
	IOI[0]:OFF2_SRVAL: R0.F1.B5 inv 1
	IOI[0]:OFF_INIT: R0.F1.B8 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F1.B9 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F1.B10 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F1.B13 inv 0
	IOI[0]:OMUX: R0.F1.B15 R0.F1.B19 R0.F1.B14 R0.F1.B16
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:PCICE_MUX: R0.F2.B0 R0.F1.B0
		00: NONE
		01: OCE
		10: PCICE
	IOI[0]:READBACK_I: R0.F3.B0 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B3 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B18 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF_INIT: R0.F0.B8 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F0.B9 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F0.B10 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:TMUX: R0.F0.B15 R0.F0.B19 R0.F0.B14 R0.F0.B16
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F3.B4
		1: GND
		0: TMUX
	IOI[1]:DELAY_COMMON: R0.F3.B42 inv 1
	IOI[1]:DELAY_VARIABLE: R0.F3.B57 inv 0
	IOI[1]:IDDRIN_MUX: R0.F3.B18 R0.F3.B2 R0.F3.B30
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[1]:IFF1_INIT: R0.F2.B32 inv 1
	IOI[1]:IFF1_SRVAL: R0.F2.B36 inv 1
	IOI[1]:IFF2_INIT: R0.F2.B27 inv 1
	IOI[1]:IFF2_SRVAL: R0.F2.B23 inv 1
	IOI[1]:IFF_DELAY: R0.F3.B58 R0.F3.B47 inv 11
	IOI[1]:IFF_DELAY_ENABLE: R0.F3.B38 inv 0
	IOI[1]:IFF_LATCH: R0.F2.B28 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F2.B30 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F2.B29 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F2.B31 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F3.B36 inv 0
	IOI[1]:INV.ICE: R0.F3.B25 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B27 inv 1
	IOI[1]:INV.O1: R0.F1.B27 inv 0
	IOI[1]:INV.O2: R0.F1.B28 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B23 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B24 inv 1
	IOI[1]:INV.REV: R0.F3.B28 inv 1
	IOI[1]:INV.T1: R0.F0.B27 inv 0
	IOI[1]:INV.T2: R0.F0.B28 inv 0
	IOI[1]:INV.TCE: R0.F3.B22 inv 1
	IOI[1]:I_DELAY: R0.F3.B56 R0.F3.B55 R0.F3.B54 inv 111
	IOI[1]:I_DELAY_ENABLE: R0.F3.B29 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F3.B32 inv 0
	IOI[1]:MISR_CLOCK: R0.F0.B38 R0.F0.B39
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[1]:MISR_ENABLE: R0.F0.B33 inv 0
	IOI[1]:MISR_RESET: R0.F0.B32 inv 0
	IOI[1]:O1_DDRMUX: R0.F1.B4
		0: O1
		1: ODDRIN1
	IOI[1]:O2_DDRMUX: R0.F0.B2
		0: O2
		1: ODDRIN2
	IOI[1]:OFF1_LATCH: R0.F1.B22 inv 0
	IOI[1]:OFF1_SRVAL: R0.F1.B36 inv 1
	IOI[1]:OFF2_LATCH: R0.F1.B21 inv 0
	IOI[1]:OFF2_SRVAL: R0.F1.B34 inv 1
	IOI[1]:OFF_INIT: R0.F1.B31 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F1.B30 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F1.B29 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F1.B26 inv 0
	IOI[1]:OMUX: R0.F1.B24 R0.F1.B20 R0.F1.B25 R0.F1.B23
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:PCICE_MUX: R0.F2.B39 R0.F1.B39
		00: NONE
		01: OCE
		10: PCICE
	IOI[1]:READBACK_I: R0.F3.B39 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B22 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B36 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B21 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B34 inv 1
	IOI[1]:TFF_INIT: R0.F0.B31 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F0.B30 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F0.B29 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B26 inv 0
	IOI[1]:TMUX: R0.F0.B24 R0.F0.B20 R0.F0.B25 R0.F0.B23
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F3.B35
		1: GND
		0: TMUX
}

bstile IOI_S3E {
	IOI[0]:IDDRIN_MUX: R0.F3.B21 R0.F3.B37 R0.F3.B8
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[0]:IFF1_INIT: R0.F2.B7 inv 1
	IOI[0]:IFF1_SRVAL: R0.F2.B3 inv 1
	IOI[0]:IFF2_INIT: R0.F2.B12 inv 1
	IOI[0]:IFF2_SRVAL: R0.F2.B16 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F3.B1 inv 0
	IOI[0]:IFF_LATCH: R0.F2.B11 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F2.B9 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F2.B10 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F2.B8 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F3.B3 inv 0
	IOI[0]:INV.ICE: R0.F3.B14 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B13 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B12 inv 1
	IOI[0]:INV.O1: R0.F1.B12 inv 0
	IOI[0]:INV.O2: R0.F1.B11 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B16 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B15 inv 1
	IOI[0]:INV.REV: R0.F3.B11 inv 1
	IOI[0]:INV.T1: R0.F0.B12 inv 0
	IOI[0]:INV.T2: R0.F0.B11 inv 0
	IOI[0]:INV.TCE: R0.F3.B17 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F3.B10 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F3.B7 inv 0
	IOI[0]:MISR_CLOCK: R0.F0.B1 R0.F0.B0
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[0]:MISR_ENABLE: R0.F0.B6 inv 0
	IOI[0]:MISR_RESET: R0.F0.B7 inv 0
	IOI[0]:O1_DDRMUX: R0.F1.B35
		0: O1
		1: ODDRIN1
	IOI[0]:O2_DDRMUX: R0.F0.B37
		0: O2
		1: ODDRIN2
	IOI[0]:OFF1_LATCH: R0.F1.B17 inv 0
	IOI[0]:OFF1_SRVAL: R0.F1.B3 inv 1
	IOI[0]:OFF2_LATCH: R0.F1.B18 inv 0
	IOI[0]:OFF2_SRVAL: R0.F1.B5 inv 1
	IOI[0]:OFF_INIT: R0.F1.B8 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F1.B9 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F1.B10 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F1.B13 inv 0
	IOI[0]:OMUX: R0.F1.B15 R0.F1.B19 R0.F1.B14 R0.F1.B16
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:PCICE_MUX: R0.F2.B0 R0.F1.B0
		00: NONE
		01: OCE
		10: PCICE
	IOI[0]:READBACK_I: R0.F3.B0 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B3 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B18 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF_INIT: R0.F0.B8 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F0.B9 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F0.B10 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:TMUX: R0.F0.B15 R0.F0.B19 R0.F0.B14 R0.F0.B16
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F3.B4
		1: GND
		0: TMUX
	IOI[1]:IDDRIN_MUX: R0.F3.B18 R0.F3.B2 R0.F3.B30
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[1]:IFF1_INIT: R0.F2.B32 inv 1
	IOI[1]:IFF1_SRVAL: R0.F2.B36 inv 1
	IOI[1]:IFF2_INIT: R0.F2.B27 inv 1
	IOI[1]:IFF2_SRVAL: R0.F2.B23 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F3.B38 inv 0
	IOI[1]:IFF_LATCH: R0.F2.B28 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F2.B30 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F2.B29 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F2.B31 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F3.B36 inv 0
	IOI[1]:INV.ICE: R0.F3.B25 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B27 inv 1
	IOI[1]:INV.O1: R0.F1.B27 inv 0
	IOI[1]:INV.O2: R0.F1.B28 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B23 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B24 inv 1
	IOI[1]:INV.REV: R0.F3.B28 inv 1
	IOI[1]:INV.T1: R0.F0.B27 inv 0
	IOI[1]:INV.T2: R0.F0.B28 inv 0
	IOI[1]:INV.TCE: R0.F3.B22 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F3.B29 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F3.B32 inv 0
	IOI[1]:MISR_CLOCK: R0.F0.B38 R0.F0.B39
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[1]:MISR_ENABLE: R0.F0.B33 inv 0
	IOI[1]:MISR_RESET: R0.F0.B32 inv 0
	IOI[1]:O1_DDRMUX: R0.F1.B4
		0: O1
		1: ODDRIN1
	IOI[1]:O2_DDRMUX: R0.F0.B2
		0: O2
		1: ODDRIN2
	IOI[1]:OFF1_LATCH: R0.F1.B22 inv 0
	IOI[1]:OFF1_SRVAL: R0.F1.B36 inv 1
	IOI[1]:OFF2_LATCH: R0.F1.B21 inv 0
	IOI[1]:OFF2_SRVAL: R0.F1.B34 inv 1
	IOI[1]:OFF_INIT: R0.F1.B31 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F1.B30 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F1.B29 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F1.B26 inv 0
	IOI[1]:OMUX: R0.F1.B24 R0.F1.B20 R0.F1.B25 R0.F1.B23
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:PCICE_MUX: R0.F2.B39 R0.F1.B39
		00: NONE
		01: OCE
		10: PCICE
	IOI[1]:READBACK_I: R0.F3.B39 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B22 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B36 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B21 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B34 inv 1
	IOI[1]:TFF_INIT: R0.F0.B31 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F0.B30 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F0.B29 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B26 inv 0
	IOI[1]:TMUX: R0.F0.B24 R0.F0.B20 R0.F0.B25 R0.F0.B23
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F3.B35
		1: GND
		0: TMUX
	IOI[2]:IDDRIN_MUX: R0.F3.B58 R0.F3.B42 R0.F3.B48
		010: IDDRIN1
		100: IDDRIN2
		001: IFFDMUX
		000: NONE
	IOI[2]:IFF1_INIT: R0.F2.B47 inv 1
	IOI[2]:IFF1_SRVAL: R0.F2.B43 inv 1
	IOI[2]:IFF2_INIT: R0.F2.B52 inv 1
	IOI[2]:IFF2_SRVAL: R0.F2.B56 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F3.B41 inv 0
	IOI[2]:IFF_LATCH: R0.F2.B51 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F2.B49 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F2.B50 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F2.B48 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F3.B43 inv 0
	IOI[2]:INV.ICE: R0.F3.B54 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B53 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B52 inv 1
	IOI[2]:INV.O1: R0.F1.B52 inv 0
	IOI[2]:INV.O2: R0.F1.B51 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B56 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B55 inv 1
	IOI[2]:INV.REV: R0.F3.B51 inv 1
	IOI[2]:INV.T1: R0.F0.B52 inv 0
	IOI[2]:INV.T2: R0.F0.B51 inv 0
	IOI[2]:INV.TCE: R0.F3.B57 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F3.B50 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F3.B47 inv 0
	IOI[2]:MISR_CLOCK: R0.F0.B41 R0.F0.B40
		00: NONE
		01: OTCLK1
		10: OTCLK2
	IOI[2]:MISR_ENABLE: R0.F0.B46 inv 0
	IOI[2]:MISR_RESET: R0.F0.B47 inv 0
	IOI[2]:OFF1_LATCH: R0.F1.B57 inv 0
	IOI[2]:OFF1_SRVAL: R0.F1.B43 inv 1
	IOI[2]:OFF2_LATCH: R0.F1.B58 inv 0
	IOI[2]:OFF2_SRVAL: R0.F1.B45 inv 1
	IOI[2]:OFF_INIT: R0.F1.B48 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F1.B49 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F1.B50 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F1.B53 inv 0
	IOI[2]:OMUX: R0.F1.B55 R0.F1.B59 R0.F1.B54 R0.F1.B56
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:PCICE_MUX: R0.F2.B40 R0.F1.B40
		00: NONE
		01: OCE
		10: PCICE
	IOI[2]:READBACK_I: R0.F3.B40 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B57 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B43 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B58 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B45 inv 1
	IOI[2]:TFF_INIT: R0.F0.B48 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F0.B49 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F0.B50 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B53 inv 0
	IOI[2]:TMUX: R0.F0.B55 R0.F0.B59 R0.F0.B54 R0.F0.B56
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F3.B44
		1: GND
		0: TMUX
}

bstile RANDOR {
	RANDOR:MODE: R0.F3.B19
		1: AND
		0: OR
}

bstile RANDOR_INIT {
	RANDOR_INIT:MODE: R0.F0.B0
		1: AND
		0: OR
}

bstile RANDOR_INIT_FC {
	RANDOR_INIT:MODE: R0.F0.B63
		1: AND
		0: OR
}

bstile REG.CCLK_FREQ {
	STARTUP:CCLK_DLY: R0.F0.B11 R0.F0.B10 inv 00
	STARTUP:CCLK_SEP: R0.F0.B13 R0.F0.B12 inv 00
	STARTUP:CLK_SWITCH_OPT: R0.F0.B15 R0.F0.B14 inv 00
	STARTUP:CONFIG_RATE: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0
		0110001111: 1
		0000100111: 10
		0000000011: 100
		0000100000: 12
		0000011110: 13
		0000010111: 17
		0000010001: 22
		0000001111: 25
		0000001110: 27
		0010000100: 3
		0000001011: 33
		0000001000: 44
		0000000111: 50
		0001000010: 6
		0000111000: 7
		0000110001: 8
}

bstile REG.COR.FC {
	CAPTURE:ONESHOT: R0.F0.B23 inv 0
	STARTUP:BUSCLK_FREQ: R0.F0.B18 R0.F0.B17
		00: 100
		11: 200
		01: 25
		10: 50
	STARTUP:CONFIG_RATE: R0.F0.B21 R0.F0.B20 R0.F0.B19
		110: 100
		001: 12
		010: 25
		100: 3
		011: 50
		000: 6
	STARTUP:CRC: R0.F0.B29 inv 1
	STARTUP:DONE_CYCLE: R0.F0.B14 R0.F0.B13 R0.F0.B12
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		111: KEEP
	STARTUP:DONE_PIPE: R0.F0.B25 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B24 inv 0
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:STARTUPCLK: R0.F0.B16 R0.F0.B15
		00: CCLK
		10: JTAGCLK
		01: USERCLK
	STARTUP:VRDSEL: R0.F0.B31 R0.F0.B30
		00: 100
		11: 80
		10: 90
		01: 95
}

bstile REG.COR.S3 {
	CAPTURE:ONESHOT: R0.F0.B23 inv 0
	STARTUP:BUSCLK_FREQ: R0.F0.B18 R0.F0.B17
		00: 100
		11: 200
		01: 25
		10: 50
	STARTUP:CONFIG_RATE: R0.F0.B21 R0.F0.B20 R0.F0.B19
		110: 100
		001: 12
		010: 25
		100: 3
		011: 50
		000: 6
	STARTUP:CRC: R0.F0.B29 inv 1
	STARTUP:DCM_SHUTDOWN: R0.F0.B26 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B14 R0.F0.B13 R0.F0.B12
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		111: KEEP
	STARTUP:DONE_PIPE: R0.F0.B25 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B24 inv 0
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:MATCH_CYCLE: R0.F0.B11 R0.F0.B10 R0.F0.B9
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:STARTUPCLK: R0.F0.B16 R0.F0.B15
		00: CCLK
		10: JTAGCLK
		01: USERCLK
	STARTUP:VRDSEL: R0.F0.B31 R0.F0.B30
		00: 100
		11: 80
		10: 90
		01: 95
}

bstile REG.COR.S3E {
	CAPTURE:ONESHOT: R0.F0.B23 inv 0
	STARTUP:BUSCLK_FREQ: R0.F0.B18 R0.F0.B17
		00: 100
		11: 200
		01: 25
		10: 50
	STARTUP:CONFIG_RATE: R0.F0.B21 R0.F0.B20 R0.F0.B19
		000: 1
		011: 12
		110: 25
		001: 3
		100: 50
		010: 6
	STARTUP:CRC: R0.F0.B29 inv 1
	STARTUP:DCM_SHUTDOWN: R0.F0.B26 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B14 R0.F0.B13 R0.F0.B12
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		111: KEEP
	STARTUP:DONE_PIPE: R0.F0.B25 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B24 inv 0
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:MULTIBOOT_ENABLE: R0.F0.B28 inv 0
	STARTUP:STARTUPCLK: R0.F0.B16 R0.F0.B15
		00: CCLK
		10: JTAGCLK
		01: USERCLK
	STARTUP:VRDSEL: R0.F0.B31 R0.F0.B30
		00: 70_75
		11: 80
		10: 90
}

bstile REG.COR1.S3A {
	MISC:SEND_VGG: R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 0000
	MISC:VGG_ENABLE_OFFCHIP: R0.F0.B13 inv 1
	MISC:VGG_SENDMAX: R0.F0.B12 inv 1
	STARTUP:CRC: R0.F0.B4 inv 1
	STARTUP:DONE_PIPE: R0.F0.B3 inv 0
	STARTUP:DRIVE_AWAKE: R0.F0.B15 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B2 inv 0
	STARTUP:STARTUPCLK: R0.F0.B1 R0.F0.B0
		00: CCLK
		10: JTAGCLK
		01: USERCLK
	STARTUP:VRDSEL: R0.F0.B7 R0.F0.B6 R0.F0.B5 inv 000
}

bstile REG.COR2.S3A {
	CAPTURE:ONESHOT: R0.F0.B12 inv 0
	ICAP:BYPASS: R0.F0.B14 inv 0
	STARTUP:BPI_DIV8: R0.F0.B13 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B11 R0.F0.B10 R0.F0.B9
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: DONE
		000: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: DONE
		000: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:RESET_ON_ERR: R0.F0.B15 inv 0
}

bstile REG.CTL.S3 {
	MISC:BCLK_TEST: R0.F0.B2 inv 0
	MISC:GTS_USR_B: R0.F0.B0 inv 0
	MISC:PERSIST: R0.F0.B3 inv 0
	MISC:SECURITY: R0.F0.B5 R0.F0.B4
		01: LEVEL1
		10: LEVEL2
		00: NONE
	MISC:VGG_TEST: R0.F0.B1 inv 0
}

bstile REG.CTL.S3A {
	ICAP:ENABLE: R0.F0.B2 inv 0
	MISC:GTS_USR_B: R0.F0.B0 inv 0
	MISC:MULTIBOOT_ENABLE: R0.F0.B7 inv 0
	MISC:PERSIST: R0.F0.B3 inv 0
	MISC:SECURITY: R0.F0.B5 R0.F0.B4
		01: LEVEL1
		10: LEVEL2
		11: LEVEL3
		00: NONE
	MISC:VGG_TEST: R0.F0.B1 inv 0
}

bstile REG.GENERAL {
	MISC:NEXT_CONFIG_ADDR: R1.F0.B15 R1.F0.B14 R1.F0.B13 R1.F0.B12 R1.F0.B11 R1.F0.B10 R1.F0.B9 R1.F0.B8 R1.F0.B7 R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B3 R1.F0.B2 R1.F0.B1 R1.F0.B0 R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000000000000000000000
}

bstile REG.HC_OPT {
	MISC:BRAM_SKIP: R0.F0.B5 inv 0
	MISC:HC_CYCLE: R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000
	MISC:TWO_ROUND: R0.F0.B4 inv 0
}

bstile REG.MODE {
	MISC:BOOTVSEL: R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 000
	MISC:NEXT_CONFIG_BOOT_MODE: R0.F0.B5 R0.F0.B4 R0.F0.B3 inv 000
	MISC:NEXT_CONFIG_NEW_MODE: R0.F0.B6 inv 0
	MISC:TESTMODE_EN: R0.F0.B7 inv 0
}

bstile REG.POWERDOWN {
	MISC:EN_PORB: R0.F0.B1 inv 1
	MISC:EN_SUSPEND: R0.F0.B2 inv 0
	MISC:EN_SW_GSR: R0.F0.B4 inv 0
	MISC:SUSPEND_FILTER: R0.F0.B5 inv 1
	MISC:SW_CLK: R0.F0.B0
		0: INTERNALCLK
		1: STARTUPCLK
	MISC:WAKE_DELAY1: R0.F0.B8 R0.F0.B7 R0.F0.B6 inv 000
	MISC:WAKE_DELAY2: R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 inv 00000
}

bstile REG.PU_GTS {
	MISC:SW_GTS_CYCLE: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000
}

bstile REG.PU_GWE {
	MISC:SW_GWE_CYCLE: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000
}

bstile REG.SEU_OPT {
	MISC:GLUTMASK: R0.F0.B1 inv 0
	MISC:POST_CRC_EN: R0.F0.B0 inv 0
	MISC:POST_CRC_FREQ: R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4
		0110001111: 1
		0000100111: 10
		0000000011: 100
		0000100000: 12
		0000011110: 13
		0000010111: 17
		0000010001: 22
		0000001111: 25
		0000001110: 27
		0010000100: 3
		0000001011: 33
		0000001000: 44
		0000000111: 50
		0001000010: 6
		0000111000: 7
		0000110001: 8
	MISC:POST_CRC_KEEP: R0.F0.B3 inv 0
}

misc_data IOSTD:S3:LVDSBIAS:LDT_25 = 0b0000000000100;
misc_data IOSTD:S3:LVDSBIAS:LVDSEXT_25 = 0b1100000010101;
misc_data IOSTD:S3:LVDSBIAS:LVDSEXT_25_DCI = 0b1100000010001;
misc_data IOSTD:S3:LVDSBIAS:LVDS_25 = 0b1100000010101;
misc_data IOSTD:S3:LVDSBIAS:LVDS_25_DCI = 0b1100000010001;
misc_data IOSTD:S3:LVDSBIAS:OFF = 0b0000000000000;
misc_data IOSTD:S3:LVDSBIAS:RSDS_25 = 0b1100000010101;
misc_data IOSTD:S3:LVDSBIAS:ULVDS_25 = 0b0000000000100;
misc_data IOSTD:S3:NDRIVE:BLVDS_25 = 0b1111;
misc_data IOSTD:S3:NDRIVE:GTL = 0b1111;
misc_data IOSTD:S3:NDRIVE:GTLP = 0b1110;
misc_data IOSTD:S3:NDRIVE:GTLP_DCI = 0b1110;
misc_data IOSTD:S3:NDRIVE:GTL_DCI = 0b1111;
misc_data IOSTD:S3:NDRIVE:HSTL_I = 0b0100;
misc_data IOSTD:S3:NDRIVE:HSTL_III = 0b1001;
misc_data IOSTD:S3:NDRIVE:HSTL_III_18 = 0b1001;
misc_data IOSTD:S3:NDRIVE:HSTL_III_DCI = 0b1001;
misc_data IOSTD:S3:NDRIVE:HSTL_III_DCI_18 = 0b1001;
misc_data IOSTD:S3:NDRIVE:HSTL_II_18 = 0b0110;
misc_data IOSTD:S3:NDRIVE:HSTL_II_DCI_18 = 0b0110;
misc_data IOSTD:S3:NDRIVE:HSTL_I_18 = 0b0011;
misc_data IOSTD:S3:NDRIVE:HSTL_I_DCI = 0b0011;
misc_data IOSTD:S3:NDRIVE:HSTL_I_DCI_18 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS12.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVCMOS12.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVCMOS12.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS15.12 = 0b0101;
misc_data IOSTD:S3:NDRIVE:LVCMOS15.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVCMOS15.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVCMOS15.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS15.8 = 0b0100;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.12 = 0b0101;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.16 = 0b0110;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS18.8 = 0b0100;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.12 = 0b0101;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.16 = 0b0110;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.24 = 0b1001;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS25.8 = 0b0100;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.12 = 0b0101;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.16 = 0b0110;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.24 = 0b1010;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVCMOS33.8 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVPECL_25 = 0b1111;
misc_data IOSTD:S3:NDRIVE:LVTTL.12 = 0b0101;
misc_data IOSTD:S3:NDRIVE:LVTTL.16 = 0b0110;
misc_data IOSTD:S3:NDRIVE:LVTTL.2 = 0b0001;
misc_data IOSTD:S3:NDRIVE:LVTTL.24 = 0b1001;
misc_data IOSTD:S3:NDRIVE:LVTTL.4 = 0b0010;
misc_data IOSTD:S3:NDRIVE:LVTTL.6 = 0b0011;
misc_data IOSTD:S3:NDRIVE:LVTTL.8 = 0b0011;
misc_data IOSTD:S3:NDRIVE:OFF = 0b0000;
misc_data IOSTD:S3:NDRIVE:PCI33_3 = 0b1100;
misc_data IOSTD:S3:NDRIVE:PCI66_3 = 0b1100;
misc_data IOSTD:S3:NDRIVE:SSTL18_I = 0b0011;
misc_data IOSTD:S3:NDRIVE:SSTL18_II = 0b1000;
misc_data IOSTD:S3:NDRIVE:SSTL18_I_DCI = 0b0011;
misc_data IOSTD:S3:NDRIVE:SSTL2_I = 0b0011;
misc_data IOSTD:S3:NDRIVE:SSTL2_II = 0b0101;
misc_data IOSTD:S3:NDRIVE:SSTL2_II_DCI = 0b0101;
misc_data IOSTD:S3:NDRIVE:SSTL2_I_DCI = 0b0010;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b0100;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:HSTL_I_DCI = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:LVDS_25_DCI = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:OFF = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:SSTL18_I_DCI = 0b0000;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:SSTL2_II_DCI = 0b0101;
misc_data IOSTD:S3:NMASK_TERM_SPLIT:SSTL2_I_DCI = 0b0000;
misc_data IOSTD:S3:OUTPUT_DIFF:LDT_25 = 0b101;
misc_data IOSTD:S3:OUTPUT_DIFF:LVDSEXT_25 = 0b011;
misc_data IOSTD:S3:OUTPUT_DIFF:LVDSEXT_25_DCI = 0b011;
misc_data IOSTD:S3:OUTPUT_DIFF:LVDS_25 = 0b001;
misc_data IOSTD:S3:OUTPUT_DIFF:LVDS_25_DCI = 0b001;
misc_data IOSTD:S3:OUTPUT_DIFF:OFF = 0b000;
misc_data IOSTD:S3:OUTPUT_DIFF:RSDS_25 = 0b001;
misc_data IOSTD:S3:OUTPUT_DIFF:ULVDS_25 = 0b101;
misc_data IOSTD:S3:OUTPUT_MISC:BLVDS_25 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:GTL = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:GTLP = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:GTLP_DCI = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:GTL_DCI = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:HSLVDCI_15 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:HSLVDCI_18 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:HSLVDCI_25 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:HSLVDCI_33 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_I = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_III = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_III_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_III_DCI = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_III_DCI_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_II_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_II_DCI_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_I_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_I_DCI = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:HSTL_I_DCI_18 = 0b11;
misc_data IOSTD:S3:OUTPUT_MISC:LVCMOS12 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVCMOS15 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVCMOS18 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVCMOS25 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVCMOS33 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_15 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_18 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_25 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_33 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_DV2_15 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_DV2_18 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_DV2_25 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVDCI_DV2_33 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:LVPECL_25 = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:LVTTL = 0b01;
misc_data IOSTD:S3:OUTPUT_MISC:PCI33_3 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:PCI66_3 = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL18_I = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL18_II = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL18_I_DCI = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL2_I = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL2_II = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL2_II_DCI = 0b00;
misc_data IOSTD:S3:OUTPUT_MISC:SSTL2_I_DCI = 0b00;
misc_data IOSTD:S3:PDRIVE:BLVDS_25 = 0b1111;
misc_data IOSTD:S3:PDRIVE:GTL = 0b0000;
misc_data IOSTD:S3:PDRIVE:GTLP = 0b0000;
misc_data IOSTD:S3:PDRIVE:GTLP_DCI = 0b0000;
misc_data IOSTD:S3:PDRIVE:GTL_DCI = 0b0000;
misc_data IOSTD:S3:PDRIVE:HSTL_I = 0b1001;
misc_data IOSTD:S3:PDRIVE:HSTL_III = 0b1001;
misc_data IOSTD:S3:PDRIVE:HSTL_III_18 = 0b0111;
misc_data IOSTD:S3:PDRIVE:HSTL_III_DCI = 0b1001;
misc_data IOSTD:S3:PDRIVE:HSTL_III_DCI_18 = 0b0111;
misc_data IOSTD:S3:PDRIVE:HSTL_II_18 = 0b1101;
misc_data IOSTD:S3:PDRIVE:HSTL_II_DCI_18 = 0b1101;
misc_data IOSTD:S3:PDRIVE:HSTL_I_18 = 0b0111;
misc_data IOSTD:S3:PDRIVE:HSTL_I_DCI = 0b1001;
misc_data IOSTD:S3:PDRIVE:HSTL_I_DCI_18 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVCMOS12.2 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVCMOS12.4 = 0b1001;
misc_data IOSTD:S3:PDRIVE:LVCMOS12.6 = 0b1101;
misc_data IOSTD:S3:PDRIVE:LVCMOS15.12 = 0b1101;
misc_data IOSTD:S3:PDRIVE:LVCMOS15.2 = 0b0011;
misc_data IOSTD:S3:PDRIVE:LVCMOS15.4 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVCMOS15.6 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVCMOS15.8 = 0b1001;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.12 = 0b1010;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.16 = 0b1101;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.2 = 0b0010;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.4 = 0b0100;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.6 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVCMOS18.8 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.12 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.16 = 0b1001;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.2 = 0b0010;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.24 = 0b1101;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.4 = 0b0011;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.6 = 0b0100;
misc_data IOSTD:S3:PDRIVE:LVCMOS25.8 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.12 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.16 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.2 = 0b0001;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.24 = 0b1010;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.4 = 0b0010;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.6 = 0b0011;
misc_data IOSTD:S3:PDRIVE:LVCMOS33.8 = 0b0100;
misc_data IOSTD:S3:PDRIVE:LVPECL_25 = 0b0110;
misc_data IOSTD:S3:PDRIVE:LVTTL.12 = 0b0100;
misc_data IOSTD:S3:PDRIVE:LVTTL.16 = 0b0101;
misc_data IOSTD:S3:PDRIVE:LVTTL.2 = 0b0001;
misc_data IOSTD:S3:PDRIVE:LVTTL.24 = 0b0111;
misc_data IOSTD:S3:PDRIVE:LVTTL.4 = 0b0010;
misc_data IOSTD:S3:PDRIVE:LVTTL.6 = 0b0010;
misc_data IOSTD:S3:PDRIVE:LVTTL.8 = 0b0011;
misc_data IOSTD:S3:PDRIVE:OFF = 0b0000;
misc_data IOSTD:S3:PDRIVE:PCI33_3 = 0b0111;
misc_data IOSTD:S3:PDRIVE:PCI66_3 = 0b0111;
misc_data IOSTD:S3:PDRIVE:SSTL18_I = 0b0111;
misc_data IOSTD:S3:PDRIVE:SSTL18_II = 0b1111;
misc_data IOSTD:S3:PDRIVE:SSTL18_I_DCI = 0b0101;
misc_data IOSTD:S3:PDRIVE:SSTL2_I = 0b0100;
misc_data IOSTD:S3:PDRIVE:SSTL2_II = 0b1001;
misc_data IOSTD:S3:PDRIVE:SSTL2_II_DCI = 0b0101;
misc_data IOSTD:S3:PDRIVE:SSTL2_I_DCI = 0b0011;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b1001;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:HSTL_I_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:LVDS_25_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:OFF = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:SSTL18_I_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:SSTL2_II_DCI = 0b0001;
misc_data IOSTD:S3:PMASK_TERM_SPLIT:SSTL2_I_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_VCC:GTLP_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_VCC:GTL_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_VCC:HSTL_III_DCI = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_VCC:HSTL_III_DCI_18 = 0b0000;
misc_data IOSTD:S3:PMASK_TERM_VCC:OFF = 0b0000;
misc_data IOSTD:S3:SLEW:BLVDS_25 = 0b00000;
misc_data IOSTD:S3:SLEW:GTL = 0b11111;
misc_data IOSTD:S3:SLEW:GTLP = 0b11111;
misc_data IOSTD:S3:SLEW:GTLP_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:GTL_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:HSLVDCI_15 = 0b11111;
misc_data IOSTD:S3:SLEW:HSLVDCI_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSLVDCI_25 = 0b11111;
misc_data IOSTD:S3:SLEW:HSLVDCI_33 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_I = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_III = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_III_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_III_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_III_DCI_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_II_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_II_DCI_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_I_18 = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_I_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:HSTL_I_DCI_18 = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS12.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS12.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:LVCMOS15.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS15.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:LVCMOS18.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS18.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:LVCMOS25.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS25.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:LVCMOS33.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVCMOS33.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:LVDCI_15 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_18 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_25 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_33 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_DV2_15 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_DV2_18 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_DV2_25 = 0b11111;
misc_data IOSTD:S3:SLEW:LVDCI_DV2_33 = 0b11111;
misc_data IOSTD:S3:SLEW:LVPECL_25 = 0b11111;
misc_data IOSTD:S3:SLEW:LVTTL.FAST = 0b11111;
misc_data IOSTD:S3:SLEW:LVTTL.SLOW = 0b00000;
misc_data IOSTD:S3:SLEW:PCI33_3 = 0b00000;
misc_data IOSTD:S3:SLEW:PCI66_3 = 0b00000;
misc_data IOSTD:S3:SLEW:SSTL18_I = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL18_II = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL18_I_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL2_I = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL2_II = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL2_II_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:SSTL2_I_DCI = 0b11111;
misc_data IOSTD:S3:SLEW:VR = 0b00000;
misc_data IOSTD:S3A.LR:NDRIVE:BLVDS_25 = 0b111;
misc_data IOSTD:S3A.LR:NDRIVE:HSTL_I = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:HSTL_III = 0b101;
misc_data IOSTD:S3A.LR:NDRIVE:HSTL_III_18 = 0b101;
misc_data IOSTD:S3A.LR:NDRIVE:HSTL_II_18 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:HSTL_I_18 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS12.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS12.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS12.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS15.12 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS15.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS15.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS15.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS15.8 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.12 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.16 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS18.8 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.12 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.16 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.24 = 0b101;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS25.8 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.12 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.16 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.24 = 0b101;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVCMOS33.8 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.12 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.16 = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.2 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.24 = 0b101;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.4 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.6 = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:LVTTL.8 = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:OFF = 0b000;
misc_data IOSTD:S3A.LR:NDRIVE:PCI33_3 = 0b110;
misc_data IOSTD:S3A.LR:NDRIVE:PCI66_3 = 0b110;
misc_data IOSTD:S3A.LR:NDRIVE:PCIX = 0b110;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL18_I = 0b010;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL18_II = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL2_I = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL2_II = 0b011;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL3_I = 0b001;
misc_data IOSTD:S3A.LR:NDRIVE:SSTL3_II = 0b011;
misc_data IOSTD:S3A.LR:NSLEW:BLVDS_25.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:BLVDS_25.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_III.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_III.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_III_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_III_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_II_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_II_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_I_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:HSTL_I_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS12.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS15.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS18.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS25.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVCMOS33.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:LVTTL.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:PCI33_3.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:PCI33_3.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:PCI66_3.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:PCI66_3.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:PCIX.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:NSLEW:PCIX.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:NSLEW:SSTL18_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL18_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL18_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL18_II.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL2_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL2_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL2_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL2_II.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL3_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL3_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL3_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:NSLEW:SSTL3_II.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PDRIVE:BLVDS_25 = 0b100;
misc_data IOSTD:S3A.LR:PDRIVE:HSTL_I = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:HSTL_III = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:HSTL_III_18 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:HSTL_II_18 = 0b111;
misc_data IOSTD:S3A.LR:PDRIVE:HSTL_I_18 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS12.2 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS12.4 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS12.6 = 0b110;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS15.12 = 0b111;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS15.2 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS15.4 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS15.6 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS15.8 = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.12 = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.16 = 0b111;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.2 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.4 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.6 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS18.8 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.12 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.16 = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.2 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.24 = 0b111;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.4 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.6 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS25.8 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.12 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.16 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.2 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.24 = 0b110;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.4 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.6 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVCMOS33.8 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.12 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.16 = 0b011;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.2 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.24 = 0b101;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.4 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.6 = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:LVTTL.8 = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:OFF = 0b000;
misc_data IOSTD:S3A.LR:PDRIVE:PCI33_3 = 0b100;
misc_data IOSTD:S3A.LR:PDRIVE:PCI66_3 = 0b100;
misc_data IOSTD:S3A.LR:PDRIVE:PCIX = 0b100;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL18_I = 0b100;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL18_II = 0b111;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL2_I = 0b010;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL2_II = 0b110;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL3_I = 0b001;
misc_data IOSTD:S3A.LR:PDRIVE:SSTL3_II = 0b010;
misc_data IOSTD:S3A.LR:PSLEW:BLVDS_25.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:BLVDS_25.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_III.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_III.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_III_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_III_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_II_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_II_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_I_18.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:HSTL_I_18.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS12.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS15.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS18.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS25.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.SLOW.2.5 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:LVCMOS33.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.SLOW.2.5 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:LVTTL.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:PCI33_3.2.5 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:PCI33_3.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:PCI66_3.2.5 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:PCI66_3.3.3 = 0b0000;
misc_data IOSTD:S3A.LR:PSLEW:PCIX.2.5 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:PCIX.3.3 = 0b0101;
misc_data IOSTD:S3A.LR:PSLEW:SSTL18_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL18_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL18_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL18_II.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL2_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL2_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL2_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL2_II.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL3_I.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL3_I.3.3 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL3_II.2.5 = 0b1100;
misc_data IOSTD:S3A.LR:PSLEW:SSTL3_II.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:LVDSBIAS:LVDS_25 = 0b110001100010;
misc_data IOSTD:S3A.TB:LVDSBIAS:LVDS_33 = 0b110001100010;
misc_data IOSTD:S3A.TB:LVDSBIAS:MINI_LVDS_25 = 0b010001000010;
misc_data IOSTD:S3A.TB:LVDSBIAS:MINI_LVDS_33 = 0b010001000010;
misc_data IOSTD:S3A.TB:LVDSBIAS:OFF = 0b000000000000;
misc_data IOSTD:S3A.TB:LVDSBIAS:PPDS_25 = 0b001001000111;
misc_data IOSTD:S3A.TB:LVDSBIAS:PPDS_33 = 0b001001000111;
misc_data IOSTD:S3A.TB:LVDSBIAS:RSDS_25 = 0b000110100010;
misc_data IOSTD:S3A.TB:LVDSBIAS:RSDS_33 = 0b000110100010;
misc_data IOSTD:S3A.TB:LVDSBIAS:TMDS_33 = 0b101001001010;
misc_data IOSTD:S3A.TB:NDRIVE:BLVDS_25 = 0b111;
misc_data IOSTD:S3A.TB:NDRIVE:HSTL_III_18 = 0b101;
misc_data IOSTD:S3A.TB:NDRIVE:HSTL_I_18 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS12.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS15.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS15.4 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS15.6 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS18.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS18.4 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS18.6 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS18.8 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS25.12 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS25.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS25.4 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS25.6 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS25.8 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.12 = 0b011;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.16 = 0b011;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.4 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.6 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVCMOS33.8 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.12 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.16 = 0b011;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.2 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.24 = 0b101;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.4 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.6 = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:LVTTL.8 = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:OFF = 0b000;
misc_data IOSTD:S3A.TB:NDRIVE:PCI33_3 = 0b110;
misc_data IOSTD:S3A.TB:NDRIVE:PCI66_3 = 0b110;
misc_data IOSTD:S3A.TB:NDRIVE:PCIX = 0b110;
misc_data IOSTD:S3A.TB:NDRIVE:SSTL18_I = 0b010;
misc_data IOSTD:S3A.TB:NDRIVE:SSTL2_I = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:SSTL3_I = 0b001;
misc_data IOSTD:S3A.TB:NDRIVE:SSTL3_II = 0b011;
misc_data IOSTD:S3A.TB:NSLEW:BLVDS_25.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:BLVDS_25.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:HSTL_III_18.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:HSTL_III_18.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:HSTL_I_18.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:HSTL_I_18.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS12.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS15.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS18.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS25.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVCMOS33.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:LVTTL.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:PCI33_3.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:PCI33_3.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:PCI66_3.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:PCI66_3.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:PCIX.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:NSLEW:PCIX.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:NSLEW:SSTL18_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL18_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL2_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL2_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL3_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL3_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL3_II.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:NSLEW:SSTL3_II.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:LVDS_25 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:LVDS_33 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:MINI_LVDS_25 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:MINI_LVDS_33 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:OFF = 0b0000;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:PPDS_25 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:PPDS_33 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:RSDS_25 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:RSDS_33 = 0b0111;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:TERM = 0b0001;
misc_data IOSTD:S3A.TB:OUTPUT_DIFF:TMDS_33 = 0b1110;
misc_data IOSTD:S3A.TB:PDRIVE:BLVDS_25 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:HSTL_III_18 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:HSTL_I_18 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS12.2 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS15.2 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS15.4 = 0b101;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS15.6 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS18.2 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS18.4 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS18.6 = 0b101;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS18.8 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS25.12 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS25.2 = 0b001;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS25.4 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS25.6 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS25.8 = 0b101;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.12 = 0b110;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.16 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.2 = 0b001;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.4 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.6 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:LVCMOS33.8 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.12 = 0b101;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.16 = 0b110;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.2 = 0b001;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.24 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.4 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.6 = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:LVTTL.8 = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:OFF = 0b000;
misc_data IOSTD:S3A.TB:PDRIVE:PCI33_3 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:PCI66_3 = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:PCIX = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:SSTL18_I = 0b111;
misc_data IOSTD:S3A.TB:PDRIVE:SSTL2_I = 0b011;
misc_data IOSTD:S3A.TB:PDRIVE:SSTL3_I = 0b010;
misc_data IOSTD:S3A.TB:PDRIVE:SSTL3_II = 0b011;
misc_data IOSTD:S3A.TB:PSLEW:BLVDS_25.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:BLVDS_25.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:HSTL_III_18.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:HSTL_III_18.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:HSTL_I_18.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:HSTL_I_18.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS12.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS15.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS18.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.SLOW.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS25.SLOW.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.SLOW.2.5 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:LVCMOS33.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.FAST.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.FAST.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.QUIETIO.2.5 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.QUIETIO.3.3 = 0b0110;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.SLOW.2.5 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:LVTTL.SLOW.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:PCI33_3.2.5 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:PCI33_3.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:PCI66_3.2.5 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:PCI66_3.3.3 = 0b0000;
misc_data IOSTD:S3A.TB:PSLEW:PCIX.2.5 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:PCIX.3.3 = 0b0101;
misc_data IOSTD:S3A.TB:PSLEW:SSTL18_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL18_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL2_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL2_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL3_I.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL3_I.3.3 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL3_II.2.5 = 0b1100;
misc_data IOSTD:S3A.TB:PSLEW:SSTL3_II.3.3 = 0b1100;
misc_data IOSTD:S3E:LVDSBIAS:LVDS_25 = 0b11000110101;
misc_data IOSTD:S3E:LVDSBIAS:MINI_LVDS_25 = 0b01111001101;
misc_data IOSTD:S3E:LVDSBIAS:OFF = 0b00000010100;
misc_data IOSTD:S3E:LVDSBIAS:RSDS_25 = 0b00011010101;
misc_data IOSTD:S3E:NDRIVE:BLVDS_25 = 0b1111;
misc_data IOSTD:S3E:NDRIVE:HSTL_III_18 = 0b1100;
misc_data IOSTD:S3E:NDRIVE:HSTL_I_18 = 0b0100;
misc_data IOSTD:S3E:NDRIVE:LVCMOS12.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVCMOS15.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVCMOS15.4 = 0b0010;
misc_data IOSTD:S3E:NDRIVE:LVCMOS15.6 = 0b0011;
misc_data IOSTD:S3E:NDRIVE:LVCMOS18.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVCMOS18.4 = 0b0010;
misc_data IOSTD:S3E:NDRIVE:LVCMOS18.6 = 0b0011;
misc_data IOSTD:S3E:NDRIVE:LVCMOS18.8 = 0b0100;
misc_data IOSTD:S3E:NDRIVE:LVCMOS25.12 = 0b0110;
misc_data IOSTD:S3E:NDRIVE:LVCMOS25.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVCMOS25.4 = 0b0010;
misc_data IOSTD:S3E:NDRIVE:LVCMOS25.6 = 0b0011;
misc_data IOSTD:S3E:NDRIVE:LVCMOS25.8 = 0b0100;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.12 = 0b0110;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.16 = 0b1000;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.4 = 0b0010;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.6 = 0b0011;
misc_data IOSTD:S3E:NDRIVE:LVCMOS33.8 = 0b0100;
misc_data IOSTD:S3E:NDRIVE:LVTTL.12 = 0b0110;
misc_data IOSTD:S3E:NDRIVE:LVTTL.16 = 0b1000;
misc_data IOSTD:S3E:NDRIVE:LVTTL.2 = 0b0001;
misc_data IOSTD:S3E:NDRIVE:LVTTL.4 = 0b0010;
misc_data IOSTD:S3E:NDRIVE:LVTTL.6 = 0b0011;
misc_data IOSTD:S3E:NDRIVE:LVTTL.8 = 0b0100;
misc_data IOSTD:S3E:NDRIVE:OFF = 0b0000;
misc_data IOSTD:S3E:NDRIVE:PCI33_3 = 0b1001;
misc_data IOSTD:S3E:NDRIVE:PCI66_3 = 0b1001;
misc_data IOSTD:S3E:NDRIVE:PCIX = 0b1111;
misc_data IOSTD:S3E:NDRIVE:SSTL18_I = 0b0100;
misc_data IOSTD:S3E:NDRIVE:SSTL2_I = 0b0011;
misc_data IOSTD:S3E:OUTPUT_DIFF:LVDS_25 = 0b11;
misc_data IOSTD:S3E:OUTPUT_DIFF:MINI_LVDS_25 = 0b11;
misc_data IOSTD:S3E:OUTPUT_DIFF:OFF = 0b00;
misc_data IOSTD:S3E:OUTPUT_DIFF:RSDS_25 = 0b11;
misc_data IOSTD:S3E:OUTPUT_DIFF:TERM = 0b01;
misc_data IOSTD:S3E:OUTPUT_MISC:BLVDS_25 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:HSTL_III_18 = 0b1;
misc_data IOSTD:S3E:OUTPUT_MISC:HSTL_I_18 = 0b1;
misc_data IOSTD:S3E:OUTPUT_MISC:LVCMOS12 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:LVCMOS15 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:LVCMOS18 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:LVCMOS25 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:LVCMOS33 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:LVTTL = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:PCI33_3 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:PCI66_3 = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:PCIX = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:SSTL18_I = 0b0;
misc_data IOSTD:S3E:OUTPUT_MISC:SSTL2_I = 0b0;
misc_data IOSTD:S3E:PDRIVE:BLVDS_25 = 0b1111;
misc_data IOSTD:S3E:PDRIVE:HSTL_III_18 = 0b1111;
misc_data IOSTD:S3E:PDRIVE:HSTL_I_18 = 0b1111;
misc_data IOSTD:S3E:PDRIVE:LVCMOS12.2 = 0b1100;
misc_data IOSTD:S3E:PDRIVE:LVCMOS15.2 = 0b0111;
misc_data IOSTD:S3E:PDRIVE:LVCMOS15.4 = 0b1010;
misc_data IOSTD:S3E:PDRIVE:LVCMOS15.6 = 0b1111;
misc_data IOSTD:S3E:PDRIVE:LVCMOS18.2 = 0b0100;
misc_data IOSTD:S3E:PDRIVE:LVCMOS18.4 = 0b1000;
misc_data IOSTD:S3E:PDRIVE:LVCMOS18.6 = 0b1011;
misc_data IOSTD:S3E:PDRIVE:LVCMOS18.8 = 0b1111;
misc_data IOSTD:S3E:PDRIVE:LVCMOS25.12 = 0b1110;
misc_data IOSTD:S3E:PDRIVE:LVCMOS25.2 = 0b0011;
misc_data IOSTD:S3E:PDRIVE:LVCMOS25.4 = 0b0101;
misc_data IOSTD:S3E:PDRIVE:LVCMOS25.6 = 0b1000;
misc_data IOSTD:S3E:PDRIVE:LVCMOS25.8 = 0b1010;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.12 = 0b1011;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.16 = 0b1110;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.2 = 0b0010;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.4 = 0b0100;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.6 = 0b0110;
misc_data IOSTD:S3E:PDRIVE:LVCMOS33.8 = 0b1000;
misc_data IOSTD:S3E:PDRIVE:LVTTL.12 = 0b1000;
misc_data IOSTD:S3E:PDRIVE:LVTTL.16 = 0b1010;
misc_data IOSTD:S3E:PDRIVE:LVTTL.2 = 0b0010;
misc_data IOSTD:S3E:PDRIVE:LVTTL.4 = 0b0011;
misc_data IOSTD:S3E:PDRIVE:LVTTL.6 = 0b0100;
misc_data IOSTD:S3E:PDRIVE:LVTTL.8 = 0b0111;
misc_data IOSTD:S3E:PDRIVE:OFF = 0b0000;
misc_data IOSTD:S3E:PDRIVE:PCI33_3 = 0b1100;
misc_data IOSTD:S3E:PDRIVE:PCI66_3 = 0b1100;
misc_data IOSTD:S3E:PDRIVE:PCIX = 0b1111;
misc_data IOSTD:S3E:PDRIVE:SSTL18_I = 0b1111;
misc_data IOSTD:S3E:PDRIVE:SSTL2_I = 0b0111;
misc_data IOSTD:S3E:SLEW:BLVDS_25 = 0b000000;
misc_data IOSTD:S3E:SLEW:HSTL_III_18 = 0b111111;
misc_data IOSTD:S3E:SLEW:HSTL_I_18 = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS12.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS12.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:LVCMOS15.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS15.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:LVCMOS18.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS18.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:LVCMOS25.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS25.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:LVCMOS33.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVCMOS33.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:LVTTL.FAST = 0b111111;
misc_data IOSTD:S3E:SLEW:LVTTL.SLOW = 0b000000;
misc_data IOSTD:S3E:SLEW:PCI33_3 = 0b000001;
misc_data IOSTD:S3E:SLEW:PCI66_3 = 0b000001;
misc_data IOSTD:S3E:SLEW:PCIX = 0b000001;
misc_data IOSTD:S3E:SLEW:SSTL18_I = 0b111111;
misc_data IOSTD:S3E:SLEW:SSTL2_I = 0b111111;

device_data xa3s1000 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00010001010000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s100e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0110;
	IDCODE:D0 = 0b00000001110000010000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s1200e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000101110000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s1400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000110000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xa3s1500 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000110100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s1600e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000111010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s200 {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b000;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000010100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s200a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000011000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xa3s250e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000011010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s400 {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b000;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000011100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000100000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xa3s50 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000001101000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s500e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0110;
	IDCODE:D0 = 0b00000001110000100010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xa3s700a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xa3sd1800a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000011100001000000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xa3sd3400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000011100001001110000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s1000 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00010001010000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s1000l {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00010001010000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s100e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0110;
	IDCODE:D0 = 0b00000001110000010000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s1200e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000101110000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s1400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000110000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s1400an {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010011000110000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s1500 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000110100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s1500l {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000110100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s1600e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000111010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s200 {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b000;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000010100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s2000 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010001000000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s200a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000011000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s200an {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010011000011000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s250e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0111;
	IDCODE:D0 = 0b00000001110000011010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s400 {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b000;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000011100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s4000 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010001001000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s4000l {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010001001000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000100000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s400an {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010011000100000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s50 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010000001101000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s5000 {
	BRAM:DDEL_A_DEFAULT = 0b01;
	BRAM:WDEL_A_DEFAULT = 0b001;
	DCM:DESKEW_ADJUST = 0b1000;
	DCM:VBG_PD = 0b10;
	DCM:VBG_SEL = 0b100;
	IDCODE:D0 = 0b00000001010001010000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s500e {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b100;
	BRAM:WDEL_B_DEFAULT = 0b100;
	DCM:DESKEW_ADJUST = 0b0110;
	IDCODE:D0 = 0b00000001110000100010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xc3s50a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000010000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "MED";
}

device_data xc3s50an {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010011000010000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "MED";
}

device_data xc3s700a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010001000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3s700an {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000010011000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3sd1800a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000011100001000000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xc3sd3400a {
	BRAM:DDEL_A_DEFAULT = 0b00;
	BRAM:DDEL_B_DEFAULT = 0b00;
	BRAM:WDEL_A_DEFAULT = 0b011;
	BRAM:WDEL_B_DEFAULT = 0b011;
	DCM:DESKEW_ADJUST = 0b1011;
	IDCODE:D0 = 0b00000011100001001110000010010011;
	MISC:SEND_VGG_DEFAULT = 0b1111;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
	PCILOGICSE:DELAY_DEFAULT = "LOW";
}

device_data xcexf10 {
	IDCODE:D0 = 0b00000001101000001010000010010011;
	MISC:SEND_VGG_DEFAULT = 0b0000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xcexf20 {
	IDCODE:D0 = 0b00000001101000010100000010010011;
	MISC:SEND_VGG_DEFAULT = 0b0000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

device_data xcexf40 {
	IDCODE:D0 = 0b00000001101000101000000010010011;
	MISC:SEND_VGG_DEFAULT = 0b0000;
	MISC:VGG_SENDMAX_DEFAULT = 0b1;
}

