WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500130 heartbeat IPC: 3.9998 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500131 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500131 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7468773 heartbeat IPC: 2.01263 cumulative IPC: 2.01263 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 12447991 heartbeat IPC: 2.00835 cumulative IPC: 2.01049 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 17416534 heartbeat IPC: 2.01267 cumulative IPC: 2.01121 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 22370805 heartbeat IPC: 2.01847 cumulative IPC: 2.01302 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 27339779 heartbeat IPC: 2.01249 cumulative IPC: 2.01292 (Simulation time: 0 hr 2 min 12 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 24839649 cumulative IPC: 2.01292 (Simulation time: 0 hr 2 min 12 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 24839649 (Simulation time: 0 hr 2 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.01292 instructions: 50000001 cycles: 24839649
CPU 0 Branch Prediction Accuracy: 94.9748% MPKI: 6.69678 Average ROB Occupancy at Mispredict: 75.4754
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.68216
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 158.347 cycles
cpu0_DTLB TOTAL       ACCESS:    8773537  HIT:    8771023  MISS:       2514
cpu0_DTLB LOAD         ACCESS:    8773537  HIT:    8771023  MISS:       2514
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.4412 cycles
cpu0_ITLB TOTAL       ACCESS:     241032  HIT:     241032  MISS:          0
cpu0_ITLB LOAD         ACCESS:     241032  HIT:     241032  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9596954  HIT:    9593654  MISS:       3300
cpu0_L1D LOAD         ACCESS:    7661661  HIT:    7660406  MISS:       1255
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935239  HIT:    1933242  MISS:       1997
cpu0_L1D TRANSLATION  ACCESS:         54  HIT:          6  MISS:         48
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 71.6394 cycles
cpu0_L1I TOTAL       ACCESS:     281670  HIT:     281147  MISS:        523
cpu0_L1I LOAD         ACCESS:     281670  HIT:     281147  MISS:        523
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.35947 cycles
cpu0_L2C TOTAL       ACCESS:       2136  HIT:        897  MISS:       1239
cpu0_L2C LOAD         ACCESS:        810  HIT:        353  MISS:        457
cpu0_L2C RFO          ACCESS:        765  HIT:         19  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        519  HIT:        519  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         42  HIT:          6  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.347 cycles
cpu0_STLB TOTAL       ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB LOAD         ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 357.709 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        463
  ROW_BUFFER_MISS:        776
 AVG DBUS CONGESTED CYCLE:    3.85287
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
