# Reading C:/Users/harsh/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do elec374-lab_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Users\harsh\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Users\harsh\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# 
# vlog -vlog01compat -work work +incdir+C:/elec374/Elec374Lab-RISC-CPU {C:/elec374/Elec374Lab-RISC-CPU/datapath_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  datapath_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps datapath_tb 
# Loading work.datapath_tb
# Loading work.DataPath
# Loading work.register
# Loading work.MDR
# Loading work.ALU
# Loading work.BoothAlgorithm
# Loading work.ZMux
# Loading work.Bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlftvb963g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvb963g
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
 run 20ns
