<div id="pf9c" class="pf w0 h0" data-page-no="9c"><div class="pc pc9c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg9c.png"/><div class="t m0 xed h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 9-4.<span class="_ _1a"> </span>MDM-AP Status register assignments (continued)</div><div class="t m0 x50 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws22b">Bit Name<span class="_ _15a"> </span>Description</div><div class="t m0 x4f h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">9<span class="_ _11e"> </span>LLS Mode Exit<span class="_ _15d"> </span>This bit indicates an exit from LLS mode has occurred. The debugger will</div><div class="t m0 xfa h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">lose communication while the system is in LLS (including access to this</div><div class="t m0 xfa h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">register). Once communication is reestablished, this bit indicates that the</div><div class="t m0 xfa h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">system had been in LLS. Since the debug modules held their state during</div><div class="t m0 xfa h7 y1dc ff2 fs4 fc0 sc0 ls0 ws0">LLS, they do not need to be reconfigured.</div><div class="t m0 xfa h7 yb3b ff2 fs4 fc0 sc0 ls0 ws0">This bit is set during the LLS recovery sequence. The LLS Mode Exit bit is</div><div class="t m0 xfa h7 yc69 ff2 fs4 fc0 sc0 ls0 ws0">held until the debugger has had a chance to recognize that LLS was exited</div><div class="t m0 xfa h7 ya8c ff2 fs4 fc0 sc0 ls0 ws0">and is cleared by a write of 1 to the LLS, VLLSx Status Acknowledge bit in</div><div class="t m0 xfa h7 ya8d ff2 fs4 fc0 sc0 ls0 ws0">MDM AP Control register.</div><div class="t m0 x50 h7 yc6a ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _11f"> </span>VLLSx Modes Exit<span class="_ _24"> </span>This bit indicates an exit from VLLSx mode has occurred. The debugger</div><div class="t m0 xfa h7 yc6b ff2 fs4 fc0 sc0 ls0 ws0">will lose communication while the system is in VLLSx (including access to</div><div class="t m0 xfa h7 yc6c ff2 fs4 fc0 sc0 ls0 ws0">this register). Once communication is reestablished, this bit indicates that</div><div class="t m0 xfa h7 yc6d ff2 fs4 fc0 sc0 ls0 ws0">the system had been in VLLSx. Since the debug modules lose their state</div><div class="t m0 xfa h7 yc6e ff2 fs4 fc0 sc0 ls0 ws0">during VLLSx modes, they need to be reconfigured.</div><div class="t m0 xfa h7 yc6f ff2 fs4 fc0 sc0 ls0 ws0">This bit is set during the VLLSx recovery sequence. The VLLSx Mode Exit</div><div class="t m0 xfa h7 yc70 ff2 fs4 fc0 sc0 ls0 ws0">bit is held until the debugger has had a chance to recognize that a VLLS</div><div class="t m0 xfa h7 yc71 ff2 fs4 fc0 sc0 ls0 ws0">mode was exited and is cleared by a write of 1 to the LLS, VLLSx Status</div><div class="t m0 xfa h7 yc72 ff2 fs4 fc0 sc0 ls0 ws0">Acknowledge bit in MDM AP Control register.</div><div class="t m0 x88 h7 yc73 ff2 fs4 fc0 sc0 ls0 ws0">11 – 15<span class="_ _15e"> </span>Reserved for future use<span class="_ _10f"> </span>Always read 0.</div><div class="t m0 x50 h7 yc74 ff2 fs4 fc0 sc0 ls0 ws0">16<span class="_ _11f"> </span>Core Halted<span class="_ _15f"> </span>Indicates the Core has entered debug halt mode</div><div class="t m0 x50 h7 ya99 ff2 fs4 fc0 sc0 ls0 ws0">17<span class="_ _11f"> </span>Core SLEEPDEEP<span class="_ _30"> </span>Indicates the Core has entered a low power mode</div><div class="t m0 xfa h7 yc75 ff2 fs4 fc0 sc0 ls0 ws0">SLEEPING==1 and SLEEPDEEP==0 indicates wait or VLPW mode.</div><div class="t m0 xfa h7 yc76 ff2 fs4 fc0 sc0 ls0 ws0">SLEEPING==1 and SLEEPDEEP==1 indicates stop or VLPS mode.</div><div class="t m0 x50 h7 ya9a ff2 fs4 fc0 sc0 ls0 ws0">18<span class="_ _11f"> </span>Core SLEEPING</div><div class="t m0 x88 h7 yc77 ff2 fs4 fc0 sc0 ls0 ws0">19 – 31<span class="_ _15e"> </span>Reserved for future use<span class="_ _10f"> </span>Always read 0.</div><div class="t m0 x9 hd yc78 ff1 fs7 fc0 sc0 ls0 ws0">9.4<span class="_ _b"> </span>Debug Resets</div><div class="t m0 x9 hf yc79 ff3 fs5 fc0 sc0 ls0 ws0">The debug system receives the following sources of reset:</div><div class="t m0 x33 hf yc7a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Debug reset (CDBGRSTREQ bit within the DP CTRL/STAT register) that allows</div><div class="t m0 x34 hf yc7b ff3 fs5 fc0 sc0 ls0 ws0">the debugger to reset the debug logic.</div><div class="t m0 x33 hf yc7c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>System POR reset</div><div class="t m0 x9 hf yc7d ff3 fs5 fc0 sc0 ls0 ws0">Conversely the debug system is capable of generating system reset using the following</div><div class="t m0 x9 hf yc7e ff3 fs5 fc0 sc0 ls0">mechanism:</div><div class="t m0 x33 hf yc7f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A system reset in the DAP control register which allows the debugger to hold the</div><div class="t m0 x34 hf yc80 ff3 fs5 fc0 sc0 ls0 ws0">system in reset.</div><div class="t m0 x33 hf yc81 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SYSRESETREQ bit in the NVIC application interrupt and reset control register</div><div class="t m0 x33 hf yc82 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A system reset in the DAP control register which allows the debugger to hold the</div><div class="t m0 x34 hf yc83 ff3 fs5 fc0 sc0 ls0 ws0">Core in reset.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Debug Resets</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">156<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
