// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_generateMsgScheduleOneTrip_384u_324 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm1_dout,
        blk_strm1_num_data_valid,
        blk_strm1_fifo_cap,
        blk_strm1_empty_n,
        blk_strm1_read,
        res
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [64:0] blk_strm1_dout;
input  [7:0] blk_strm1_num_data_valid;
input  [7:0] blk_strm1_fifo_cap;
input   blk_strm1_empty_n;
output   blk_strm1_read;
output  [383:0] res;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm1_read;
reg[383:0] res;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    blk_strm1_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln1073_reg_3716;
reg   [7:0] counter_V_13_reg_3351;
wire    ap_CS_fsm_state2;
reg   [63:0] W_V_84_reg_3358;
reg   [63:0] W_V_70_reg_3383;
reg   [63:0] W_V_71_reg_3403;
reg   [63:0] W_V_72_reg_3423;
reg   [63:0] W_V_73_reg_3443;
reg   [63:0] W_V_74_reg_3463;
reg   [63:0] W_V_75_reg_3483;
reg   [63:0] W_V_76_reg_3503;
reg   [63:0] W_V_77_reg_3523;
reg   [63:0] W_V_78_reg_3544;
reg   [63:0] W_V_79_reg_3564;
reg   [63:0] W_V_80_reg_3584;
reg   [63:0] W_V_81_reg_3604;
reg   [63:0] W_V_85_reg_3624;
reg   [63:0] W_V_83_reg_3649;
reg   [63:0] W_V_68_reg_3669;
reg   [0:0] run_4_reg_3689;
wire   [0:0] icmp_ln1069_fu_1480_p2;
reg   [0:0] icmp_ln1069_reg_3694;
wire   [0:0] or_ln1298_fu_1492_p2;
reg   [0:0] or_ln1298_reg_3712;
wire   [0:0] icmp_ln1073_fu_1508_p2;
wire   [63:0] select_ln1300_2_fu_1538_p3;
reg   [63:0] select_ln1300_2_reg_3720;
wire   [63:0] select_ln1300_3_fu_1545_p3;
reg   [63:0] select_ln1300_3_reg_3725;
wire   [63:0] select_ln1300_4_fu_1552_p3;
reg   [63:0] select_ln1300_4_reg_3730;
wire   [63:0] select_ln1300_5_fu_1559_p3;
reg   [63:0] select_ln1300_5_reg_3735;
wire   [63:0] select_ln1300_6_fu_1566_p3;
reg   [63:0] select_ln1300_6_reg_3740;
wire   [63:0] select_ln1300_7_fu_1573_p3;
reg   [63:0] select_ln1300_7_reg_3745;
wire   [63:0] a_V_6_fu_1580_p3;
reg   [63:0] a_V_6_reg_3750;
wire   [63:0] b_V_6_fu_1587_p3;
reg   [63:0] b_V_6_reg_3763;
wire   [63:0] c_V_6_fu_1594_p3;
reg   [63:0] c_V_6_reg_3771;
wire   [63:0] d_V_3_fu_1601_p3;
reg   [63:0] d_V_3_reg_3779;
wire   [63:0] e_V_6_fu_1608_p3;
reg   [63:0] e_V_6_reg_3784;
wire   [63:0] f_V_6_fu_1615_p3;
reg   [63:0] f_V_6_reg_3798;
wire   [63:0] g_V_6_fu_1622_p3;
reg   [63:0] g_V_6_reg_3805;
wire   [63:0] h_V_3_fu_1629_p3;
reg   [63:0] h_V_3_reg_3812;
wire   [63:0] Wt_V_8_fu_1776_p2;
reg   [64:0] tmp_Wt_V_reg_3823;
wire   [63:0] Wt_V_7_fu_1782_p1;
reg   [63:0] Wt_V_7_reg_3828;
wire   [63:0] p_Result_s_fu_1786_p1;
wire   [3:0] trunc_ln1315_fu_1790_p1;
wire   [63:0] T1_V_fu_2090_p2;
reg   [63:0] T1_V_reg_3857;
wire    ap_CS_fsm_state4;
wire   [63:0] ret_V_66_fu_2162_p2;
reg   [63:0] ret_V_66_reg_3863;
wire   [63:0] ret_V_69_fu_2181_p2;
reg   [63:0] ret_V_69_reg_3868;
wire   [0:0] icmp_ln1065_fu_2192_p2;
reg   [0:0] icmp_ln1065_reg_3873;
wire   [63:0] select_ln1065_17_fu_2416_p3;
reg   [63:0] select_ln1065_17_reg_3881;
wire    ap_CS_fsm_state5;
wire   [63:0] select_ln1065_23_fu_2430_p3;
reg   [63:0] select_ln1065_23_reg_3886;
reg   [63:0] W_V_35_reg_527;
reg    ap_block_state3;
reg   [63:0] W_V_34_reg_565;
reg   [63:0] W_V_33_reg_603;
reg   [63:0] W_V_32_reg_641;
reg   [63:0] W_V_31_reg_679;
reg   [63:0] W_V_30_reg_717;
reg   [63:0] W_V_29_reg_755;
reg   [63:0] W_V_28_reg_793;
reg   [63:0] W_V_27_reg_831;
reg   [63:0] W_V_26_reg_869;
reg   [63:0] W_V_25_reg_907;
reg   [63:0] W_V_24_reg_945;
reg   [63:0] W_V_23_reg_983;
reg   [63:0] W_V_22_reg_1021;
reg   [63:0] W_V_21_reg_1059;
reg   [63:0] W_V_20_reg_1097;
reg   [63:0] ap_phi_mux_Wt_V_phi_fu_1138_p4;
reg   [63:0] Wt_V_reg_1135;
reg   [63:0] W_V_51_reg_1144;
reg   [63:0] W_V_50_reg_1154;
reg   [63:0] W_V_49_reg_1164;
reg   [63:0] W_V_48_reg_1174;
reg   [63:0] W_V_47_reg_1184;
reg   [63:0] W_V_46_reg_1194;
reg   [63:0] W_V_45_reg_1204;
reg   [63:0] W_V_44_reg_1214;
reg   [63:0] W_V_43_reg_1224;
reg   [63:0] W_V_42_reg_1234;
reg   [63:0] W_V_41_reg_1244;
reg   [63:0] W_V_40_reg_1254;
reg   [63:0] W_V_39_reg_1264;
reg   [63:0] W_V_38_reg_1274;
reg   [63:0] W_V_37_reg_1284;
reg   [63:0] W_V_36_reg_1294;
reg   [63:0] h_V_fu_354;
reg   [63:0] g_V_fu_358;
reg   [63:0] f_V_fu_362;
reg   [63:0] e_V_fu_366;
wire   [63:0] e_V_5_fu_2391_p2;
reg   [63:0] d_V_fu_370;
reg   [63:0] c_V_fu_374;
reg   [63:0] b_V_fu_378;
reg   [63:0] a_V_fu_382;
wire   [63:0] a_V_5_fu_2399_p2;
reg   [7:0] counter_V_fu_386;
wire   [7:0] counter_V_15_fu_2304_p3;
reg    ap_block_state1;
reg   [63:0] rhs_V_fu_390;
wire   [63:0] select_ln1065_27_fu_2436_p3;
wire    ap_CS_fsm_state7;
reg   [63:0] rhs_V_20_fu_394;
wire   [63:0] select_ln1065_26_fu_2297_p3;
reg   [63:0] rhs_V_21_fu_398;
wire   [63:0] select_ln1065_25_fu_2290_p3;
reg   [63:0] rhs_V_22_fu_402;
wire   [63:0] select_ln1065_24_fu_2283_p3;
reg   [63:0] rhs_V_23_fu_406;
wire    ap_CS_fsm_state6;
reg   [63:0] rhs_V_24_fu_410;
wire   [63:0] select_ln1065_22_fu_2276_p3;
reg   [63:0] conv3_i_i26331_fu_414;
wire   [63:0] select_ln1065_21_fu_2423_p3;
reg   [63:0] conv3_i_i23533_fu_418;
wire   [63:0] select_ln1065_20_fu_2268_p3;
reg   [63:0] conv3_i_i20735_fu_422;
wire   [63:0] select_ln1065_19_fu_2260_p3;
reg   [63:0] conv3_i_i17937_fu_426;
wire   [63:0] select_ln1065_18_fu_2252_p3;
reg   [63:0] conv3_i_i15139_fu_430;
reg   [63:0] conv3_i_i12341_fu_434;
wire   [63:0] select_ln1065_16_fu_2244_p3;
reg   [63:0] conv3_i_i9543_fu_438;
wire   [63:0] select_ln1065_15_fu_2236_p3;
reg   [63:0] conv3_i_i8245_fu_442;
wire   [63:0] select_ln1065_fu_2228_p3;
reg   [63:0] W_V_54_fu_446;
reg   [63:0] W_V_2_fu_450;
reg   [63:0] W_V_3_fu_454;
reg   [63:0] W_V_4_fu_458;
reg   [63:0] W_V_5_fu_462;
reg   [63:0] W_V_6_fu_466;
reg   [63:0] W_V_7_fu_470;
reg   [63:0] W_V_8_fu_474;
reg   [63:0] W_V_9_fu_478;
reg   [63:0] W_V_10_fu_482;
reg   [63:0] W_V_11_fu_486;
reg   [63:0] W_V_12_fu_490;
reg   [63:0] W_V_13_fu_494;
reg   [63:0] W_V_55_fu_498;
reg   [63:0] W_V_15_fu_502;
reg   [63:0] W_V_fu_506;
reg   [0:0] run_fu_510;
wire   [0:0] run_5_fu_1806_p2;
wire   [383:0] tmp_fu_2994_p49;
reg   [383:0] res_preg;
wire   [0:0] xor_ln1069_fu_1486_p2;
wire   [3:0] tmp_18_fu_1498_p4;
wire   [18:0] trunc_ln1739_fu_1645_p1;
wire   [44:0] r_V_fu_1636_p4;
wire   [60:0] trunc_ln1739_10_fu_1665_p1;
wire   [2:0] r_V_s_fu_1656_p4;
wire   [57:0] r_V_16_fu_1676_p4;
wire   [63:0] ret_V_70_fu_1648_p3;
wire   [63:0] zext_ln1739_fu_1685_p1;
wire   [63:0] xor_ln1545_fu_1689_p2;
wire   [63:0] ret_V_71_fu_1668_p3;
wire   [0:0] trunc_ln1739_11_fu_1710_p1;
wire   [62:0] r_V_3_fu_1701_p4;
wire   [7:0] trunc_ln1739_12_fu_1730_p1;
wire   [55:0] r_V_4_fu_1721_p4;
wire   [56:0] r_V_17_fu_1741_p4;
wire   [63:0] ret_V_72_fu_1713_p3;
wire   [63:0] zext_ln1739_2_fu_1750_p1;
wire   [63:0] xor_ln1545_12_fu_1754_p2;
wire   [63:0] ret_V_73_fu_1733_p3;
wire   [63:0] ret_V_fu_1695_p2;
wire   [63:0] ret_V_55_fu_1760_p2;
wire   [63:0] add_ln232_18_fu_1771_p2;
wire   [63:0] add_ln232_fu_1766_p2;
wire   [0:0] tmp_19_fu_1793_p3;
wire   [0:0] xor_ln1316_fu_1800_p2;
wire   [13:0] trunc_ln1739_13_fu_1825_p1;
wire   [49:0] r_V_6_fu_1816_p4;
wire   [17:0] trunc_ln1739_14_fu_1845_p1;
wire   [45:0] r_V_7_fu_1836_p4;
wire   [40:0] trunc_ln1739_15_fu_1865_p1;
wire   [22:0] r_V_8_fu_1856_p4;
wire   [63:0] ret_V_74_fu_1828_p3;
wire   [63:0] ret_V_75_fu_1848_p3;
wire   [63:0] xor_ln1545_14_fu_1876_p2;
wire   [63:0] ret_V_76_fu_1868_p3;
wire   [63:0] r_V_18_fu_1892_p2;
wire   [63:0] ret_V_78_fu_1897_p2;
wire   [63:0] ret_V_77_fu_1888_p2;
wire   [63:0] ret_V_59_fu_1882_p2;
wire   [63:0] tmp_s_fu_1908_p82;
wire   [63:0] add_ln232_21_fu_2073_p2;
wire   [63:0] ret_V_62_fu_1902_p2;
wire   [63:0] add_ln232_20_fu_2084_p2;
wire   [63:0] add_ln232_22_fu_2079_p2;
wire   [27:0] trunc_ln1739_16_fu_2105_p1;
wire   [35:0] r_V_9_fu_2096_p4;
wire   [33:0] trunc_ln1739_17_fu_2125_p1;
wire   [29:0] r_V_10_fu_2116_p4;
wire   [38:0] trunc_ln1739_18_fu_2145_p1;
wire   [24:0] r_V_11_fu_2136_p4;
wire   [63:0] ret_V_79_fu_2108_p3;
wire   [63:0] ret_V_80_fu_2128_p3;
wire   [63:0] xor_ln1545_17_fu_2156_p2;
wire   [63:0] ret_V_81_fu_2148_p3;
wire   [63:0] xor_ln1545_9_fu_2168_p2;
wire   [63:0] ret_V_82_fu_2172_p2;
wire   [63:0] ret_V_83_fu_2177_p2;
wire   [7:0] counter_V_14_fu_2187_p2;
wire   [63:0] add_ln232_17_fu_2223_p2;
wire   [63:0] add_ln232_16_fu_2218_p2;
wire   [63:0] add_ln232_15_fu_2213_p2;
wire   [63:0] add_ln232_13_fu_2208_p2;
wire   [63:0] add_ln232_12_fu_2203_p2;
wire   [63:0] add_ln232_11_fu_2198_p2;
wire   [63:0] add_ln232_25_fu_2395_p2;
wire   [63:0] add_ln232_14_fu_2410_p2;
wire   [63:0] add_ln232_10_fu_2404_p2;
wire   [7:0] empty_50_fu_2920_p1;
wire   [7:0] p_0_0319_1_i9_fu_2934_p4;
wire   [7:0] p_0_0319_2_i9_fu_2954_p4;
wire   [7:0] p_0_0319_3_i9_fu_2974_p4;
wire   [7:0] p_0_0319_4_i9_fu_2984_p4;
wire   [7:0] p_0_0319_5_i9_fu_2964_p4;
wire   [7:0] p_0_0319_6_i9_fu_2944_p4;
wire   [7:0] p_0_0319_7_i9_fu_2924_p4;
wire   [7:0] empty_49_fu_2846_p1;
wire   [7:0] p_0_0319_1_i8_fu_2860_p4;
wire   [7:0] p_0_0319_2_i8_fu_2880_p4;
wire   [7:0] p_0_0319_3_i8_fu_2900_p4;
wire   [7:0] p_0_0319_4_i7_fu_2910_p4;
wire   [7:0] p_0_0319_5_i8_fu_2890_p4;
wire   [7:0] p_0_0319_6_i8_fu_2870_p4;
wire   [7:0] p_0_0319_7_i8_fu_2850_p4;
wire   [7:0] empty_48_fu_2772_p1;
wire   [7:0] p_0_0319_1_i7_fu_2786_p4;
wire   [7:0] p_0_0319_2_i7_fu_2806_p4;
wire   [7:0] p_0_0319_3_i6_fu_2826_p4;
wire   [7:0] p_0_0319_4_i6_fu_2836_p4;
wire   [7:0] p_0_0319_5_i7_fu_2816_p4;
wire   [7:0] p_0_0319_6_i7_fu_2796_p4;
wire   [7:0] p_0_0319_7_i7_fu_2776_p4;
wire   [7:0] empty_47_fu_2698_p1;
wire   [7:0] p_0_0319_1_i6_fu_2712_p4;
wire   [7:0] p_0_0319_2_i6_fu_2732_p4;
wire   [7:0] p_0_0319_3_i5_fu_2752_p4;
wire   [7:0] p_0_0319_4_i5_fu_2762_p4;
wire   [7:0] p_0_0319_5_i5_fu_2742_p4;
wire   [7:0] p_0_0319_6_i6_fu_2722_p4;
wire   [7:0] p_0_0319_7_i6_fu_2702_p4;
wire   [7:0] empty_46_fu_2624_p1;
wire   [7:0] p_0_0319_1_i3_fu_2638_p4;
wire   [7:0] p_0_0319_2_i5_fu_2658_p4;
wire   [7:0] p_0_0319_3_i7_fu_2678_p4;
wire   [7:0] p_0_0319_4_i8_fu_2688_p4;
wire   [7:0] p_0_0319_5_i6_fu_2668_p4;
wire   [7:0] p_0_0319_6_i4_fu_2648_p4;
wire   [7:0] p_0_0319_7_i2_fu_2628_p4;
wire   [7:0] empty_fu_2550_p1;
wire   [7:0] p_0_0319_1_i_fu_2564_p4;
wire   [7:0] p_0_0319_2_i_fu_2584_p4;
wire   [7:0] p_0_0319_3_i_fu_2604_p4;
wire   [7:0] p_0_0319_4_i_fu_2614_p4;
wire   [7:0] p_0_0319_5_i_fu_2594_p4;
wire   [7:0] p_0_0319_6_i_fu_2574_p4;
wire   [7:0] p_0_0319_7_i_fu_2554_p4;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 res_preg = 384'd0;
end

hmac_mux_808_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 64 ),
    .din34_WIDTH( 64 ),
    .din35_WIDTH( 64 ),
    .din36_WIDTH( 64 ),
    .din37_WIDTH( 64 ),
    .din38_WIDTH( 64 ),
    .din39_WIDTH( 64 ),
    .din40_WIDTH( 64 ),
    .din41_WIDTH( 64 ),
    .din42_WIDTH( 64 ),
    .din43_WIDTH( 64 ),
    .din44_WIDTH( 64 ),
    .din45_WIDTH( 64 ),
    .din46_WIDTH( 64 ),
    .din47_WIDTH( 64 ),
    .din48_WIDTH( 64 ),
    .din49_WIDTH( 64 ),
    .din50_WIDTH( 64 ),
    .din51_WIDTH( 64 ),
    .din52_WIDTH( 64 ),
    .din53_WIDTH( 64 ),
    .din54_WIDTH( 64 ),
    .din55_WIDTH( 64 ),
    .din56_WIDTH( 64 ),
    .din57_WIDTH( 64 ),
    .din58_WIDTH( 64 ),
    .din59_WIDTH( 64 ),
    .din60_WIDTH( 64 ),
    .din61_WIDTH( 64 ),
    .din62_WIDTH( 64 ),
    .din63_WIDTH( 64 ),
    .din64_WIDTH( 64 ),
    .din65_WIDTH( 64 ),
    .din66_WIDTH( 64 ),
    .din67_WIDTH( 64 ),
    .din68_WIDTH( 64 ),
    .din69_WIDTH( 64 ),
    .din70_WIDTH( 64 ),
    .din71_WIDTH( 64 ),
    .din72_WIDTH( 64 ),
    .din73_WIDTH( 64 ),
    .din74_WIDTH( 64 ),
    .din75_WIDTH( 64 ),
    .din76_WIDTH( 64 ),
    .din77_WIDTH( 64 ),
    .din78_WIDTH( 64 ),
    .din79_WIDTH( 64 ),
    .din80_WIDTH( 8 ),
    .dout_WIDTH( 64 ))
mux_808_64_1_1_U76(
    .din0(64'd4794697086780616226),
    .din1(64'd8158064640168781261),
    .din2(64'd13096744586834688815),
    .din3(64'd16840607885511220156),
    .din4(64'd4131703408338449720),
    .din5(64'd6480981068601479193),
    .din6(64'd10538285296894168987),
    .din7(64'd12329834152419229976),
    .din8(64'd15566598209576043074),
    .din9(64'd1334009975649890238),
    .din10(64'd2608012711638119052),
    .din11(64'd6128411473006802146),
    .din12(64'd8268148722764581231),
    .din13(64'd9286055187155687089),
    .din14(64'd11230858885718282805),
    .din15(64'd13951009754708518548),
    .din16(64'd16472876342353939154),
    .din17(64'd17275323862435702243),
    .din18(64'd1135362057144423861),
    .din19(64'd2597628984639134821),
    .din20(64'd3308224258029322869),
    .din21(64'd5365058923640841347),
    .din22(64'd6679025012923562964),
    .din23(64'd8573033837759648693),
    .din24(64'd10970295158949994411),
    .din25(64'd12119686244451234320),
    .din26(64'd12683024718118986047),
    .din27(64'd13788192230050041572),
    .din28(64'd14330467153632333762),
    .din29(64'd15395433587784984357),
    .din30(64'd489312712824947311),
    .din31(64'd1452737877330783856),
    .din32(64'd2861767655752347644),
    .din33(64'd3322285676063803686),
    .din34(64'd5560940570517711597),
    .din35(64'd5996557281743188959),
    .din36(64'd7280758554555802590),
    .din37(64'd8532644243296465576),
    .din38(64'd9350256976987008742),
    .din39(64'd10552545826968843579),
    .din40(64'd11727347734174303076),
    .din41(64'd12113106623233404929),
    .din42(64'd14000437183269869457),
    .din43(64'd14369950271660146224),
    .din44(64'd15101387698204529176),
    .din45(64'd15463397548674623760),
    .din46(64'd17586052441742319658),
    .din47(64'd1182934255886127544),
    .din48(64'd1847814050463011016),
    .din49(64'd2177327727835720531),
    .din50(64'd2830643537854262169),
    .din51(64'd3796741975233480872),
    .din52(64'd4115178125766777443),
    .din53(64'd5681478168544905931),
    .din54(64'd6601373596472566643),
    .din55(64'd7507060721942968483),
    .din56(64'd8399075790359081724),
    .din57(64'd8693463985226723168),
    .din58(64'd9568029438360202098),
    .din59(64'd10144078919501101548),
    .din60(64'd10430055236837252648),
    .din61(64'd11840083180663258601),
    .din62(64'd13761210420658862357),
    .din63(64'd14299343276471374635),
    .din64(64'd14566680578165727644),
    .din65(64'd15097957966210449927),
    .din66(64'd16922976911328602910),
    .din67(64'd17689382322260857208),
    .din68(64'd500013540394364858),
    .din69(64'd748580250866718886),
    .din70(64'd1242879168328830382),
    .din71(64'd1977374033974150939),
    .din72(64'd2944078676154940804),
    .din73(64'd3659926193048069267),
    .din74(64'd4368137639120453308),
    .din75(64'd4836135668995329356),
    .din76(64'd5532061633213252278),
    .din77(64'd6448918945643986474),
    .din78(64'd6902733635092675308),
    .din79(64'd7801388544844847127),
    .din80(counter_V_13_reg_3351),
    .dout(tmp_s_fu_1908_p82)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_preg <= 384'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            res_preg <= tmp_fu_2994_p49;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0))) begin
        W_V_20_reg_1097 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_20_reg_1097 <= W_V_68_reg_3669;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1))) begin
        W_V_21_reg_1059 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_21_reg_1059 <= W_V_84_reg_3358;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2))) begin
        W_V_22_reg_1021 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_22_reg_1021 <= W_V_70_reg_3383;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3))) begin
        W_V_23_reg_983 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_23_reg_983 <= W_V_71_reg_3403;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4))) begin
        W_V_24_reg_945 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_24_reg_945 <= W_V_72_reg_3423;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5))) begin
        W_V_25_reg_907 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_25_reg_907 <= W_V_73_reg_3443;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6))) begin
        W_V_26_reg_869 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_26_reg_869 <= W_V_74_reg_3463;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7))) begin
        W_V_27_reg_831 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_27_reg_831 <= W_V_75_reg_3483;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8))) begin
        W_V_28_reg_793 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_28_reg_793 <= W_V_76_reg_3503;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9))) begin
        W_V_29_reg_755 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_29_reg_755 <= W_V_77_reg_3523;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10))) begin
        W_V_30_reg_717 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_30_reg_717 <= W_V_78_reg_3544;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11))) begin
        W_V_31_reg_679 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_31_reg_679 <= W_V_79_reg_3564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12))) begin
        W_V_32_reg_641 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_32_reg_641 <= W_V_80_reg_3584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13))) begin
        W_V_33_reg_603 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_33_reg_603 <= W_V_81_reg_3604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14))) begin
        W_V_34_reg_565 <= p_Result_s_fu_1786_p1;
    end else if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15)))) begin
        W_V_34_reg_565 <= W_V_85_reg_3624;
    end
end

always @ (posedge ap_clk) begin
    if (((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd0)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd1)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd2)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd3)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd4)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd5)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd6)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd7)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd8)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd9)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd10)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd11)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd12)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd13)) | (~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd14)))) begin
        W_V_35_reg_527 <= W_V_83_reg_3649;
    end else if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1315_fu_1790_p1 == 4'd15))) begin
        W_V_35_reg_527 <= p_Result_s_fu_1786_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_36_reg_1294 <= W_V_84_reg_3358;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_36_reg_1294 <= W_V_20_reg_1097;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_37_reg_1284 <= W_V_70_reg_3383;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_37_reg_1284 <= W_V_21_reg_1059;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_38_reg_1274 <= W_V_71_reg_3403;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_38_reg_1274 <= W_V_22_reg_1021;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_39_reg_1264 <= W_V_72_reg_3423;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_39_reg_1264 <= W_V_23_reg_983;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_40_reg_1254 <= W_V_73_reg_3443;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_40_reg_1254 <= W_V_24_reg_945;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_41_reg_1244 <= W_V_74_reg_3463;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_41_reg_1244 <= W_V_25_reg_907;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_42_reg_1234 <= W_V_75_reg_3483;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_42_reg_1234 <= W_V_26_reg_869;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_43_reg_1224 <= W_V_76_reg_3503;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_43_reg_1224 <= W_V_27_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_44_reg_1214 <= W_V_77_reg_3523;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_44_reg_1214 <= W_V_28_reg_793;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_45_reg_1204 <= W_V_78_reg_3544;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_45_reg_1204 <= W_V_29_reg_755;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_46_reg_1194 <= W_V_79_reg_3564;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_46_reg_1194 <= W_V_30_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_47_reg_1184 <= W_V_80_reg_3584;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_47_reg_1184 <= W_V_31_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_48_reg_1174 <= W_V_81_reg_3604;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_48_reg_1174 <= W_V_32_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_49_reg_1164 <= W_V_85_reg_3624;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_49_reg_1164 <= W_V_33_reg_603;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_50_reg_1154 <= W_V_83_reg_3649;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_50_reg_1154 <= W_V_34_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_51_reg_1144 <= Wt_V_8_fu_1776_p2;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_51_reg_1144 <= W_V_35_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        Wt_V_reg_1135 <= Wt_V_8_fu_1776_p2;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        Wt_V_reg_1135 <= Wt_V_7_reg_3828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i12341_fu_434 <= 64'd10282925794625328401;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i12341_fu_434 <= select_ln1065_16_fu_2244_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i15139_fu_430 <= 64'd7436329637833083697;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i15139_fu_430 <= select_ln1065_17_reg_3881;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i17937_fu_426 <= 64'd1526699215303891257;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i17937_fu_426 <= select_ln1065_18_fu_2252_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i20735_fu_422 <= 64'd10473403895298186519;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i20735_fu_422 <= select_ln1065_19_fu_2260_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i23533_fu_418 <= 64'd7105036623409894663;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i23533_fu_418 <= select_ln1065_20_fu_2268_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i26331_fu_414 <= 64'd14680500436340154072;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv3_i_i26331_fu_414 <= select_ln1065_21_fu_2423_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i8245_fu_442 <= 64'd5167115440072839076;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i8245_fu_442 <= select_ln1065_fu_2228_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i9543_fu_438 <= 64'd15784041429090275239;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_i9543_fu_438 <= select_ln1065_15_fu_2236_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_386 <= 8'd0;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        counter_V_fu_386 <= counter_V_15_fu_2304_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_20_fu_394 <= 64'd7105036623409894663;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rhs_V_20_fu_394 <= select_ln1065_26_fu_2297_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_21_fu_398 <= 64'd10473403895298186519;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rhs_V_21_fu_398 <= select_ln1065_25_fu_2290_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_22_fu_402 <= 64'd1526699215303891257;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rhs_V_22_fu_402 <= select_ln1065_24_fu_2283_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_23_fu_406 <= 64'd7436329637833083697;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rhs_V_23_fu_406 <= select_ln1065_23_reg_3886;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_24_fu_410 <= 64'd10282925794625328401;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rhs_V_24_fu_410 <= select_ln1065_22_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_fu_390 <= 64'd14680500436340154072;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rhs_V_fu_390 <= select_ln1065_27_fu_2436_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_fu_510 <= 1'd1;
    end else if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        run_fu_510 <= run_5_fu_1806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        T1_V_reg_3857 <= T1_V_fu_2090_p2;
        b_V_fu_378 <= a_V_6_reg_3750;
        c_V_fu_374 <= b_V_6_reg_3763;
        d_V_fu_370 <= c_V_6_reg_3771;
        f_V_fu_362 <= e_V_6_reg_3784;
        g_V_fu_358 <= f_V_6_reg_3798;
        h_V_fu_354 <= g_V_6_reg_3805;
        icmp_ln1065_reg_3873 <= icmp_ln1065_fu_2192_p2;
        ret_V_66_reg_3863 <= ret_V_66_fu_2162_p2;
        ret_V_69_reg_3868 <= ret_V_69_fu_2181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1298_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        W_V_10_fu_482 <= W_V_46_reg_1194;
        W_V_11_fu_486 <= W_V_47_reg_1184;
        W_V_12_fu_490 <= W_V_48_reg_1174;
        W_V_13_fu_494 <= W_V_49_reg_1164;
        W_V_15_fu_502 <= W_V_51_reg_1144;
        W_V_2_fu_450 <= W_V_38_reg_1274;
        W_V_3_fu_454 <= W_V_39_reg_1264;
        W_V_4_fu_458 <= W_V_40_reg_1254;
        W_V_54_fu_446 <= W_V_37_reg_1284;
        W_V_55_fu_498 <= W_V_50_reg_1154;
        W_V_5_fu_462 <= W_V_41_reg_1244;
        W_V_6_fu_466 <= W_V_42_reg_1234;
        W_V_7_fu_470 <= W_V_43_reg_1224;
        W_V_8_fu_474 <= W_V_44_reg_1214;
        W_V_9_fu_478 <= W_V_45_reg_1204;
        W_V_fu_506 <= W_V_36_reg_1294;
        a_V_fu_382 <= a_V_5_fu_2399_p2;
        e_V_fu_366 <= e_V_5_fu_2391_p2;
        select_ln1065_17_reg_3881 <= select_ln1065_17_fu_2416_p3;
        select_ln1065_23_reg_3886 <= select_ln1065_23_fu_2430_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        W_V_68_reg_3669 <= W_V_fu_506;
        W_V_70_reg_3383 <= W_V_2_fu_450;
        W_V_71_reg_3403 <= W_V_3_fu_454;
        W_V_72_reg_3423 <= W_V_4_fu_458;
        W_V_73_reg_3443 <= W_V_5_fu_462;
        W_V_74_reg_3463 <= W_V_6_fu_466;
        W_V_75_reg_3483 <= W_V_7_fu_470;
        W_V_76_reg_3503 <= W_V_8_fu_474;
        W_V_77_reg_3523 <= W_V_9_fu_478;
        W_V_78_reg_3544 <= W_V_10_fu_482;
        W_V_79_reg_3564 <= W_V_11_fu_486;
        W_V_80_reg_3584 <= W_V_12_fu_490;
        W_V_81_reg_3604 <= W_V_13_fu_494;
        W_V_83_reg_3649 <= W_V_15_fu_502;
        W_V_84_reg_3358 <= W_V_54_fu_446;
        W_V_85_reg_3624 <= W_V_55_fu_498;
        counter_V_13_reg_3351 <= counter_V_fu_386;
        icmp_ln1069_reg_3694 <= icmp_ln1069_fu_1480_p2;
        or_ln1298_reg_3712 <= or_ln1298_fu_1492_p2;
        run_4_reg_3689 <= run_fu_510;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        Wt_V_7_reg_3828 <= Wt_V_7_fu_1782_p1;
        tmp_Wt_V_reg_3823 <= blk_strm1_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_V_6_reg_3750 <= a_V_6_fu_1580_p3;
        b_V_6_reg_3763 <= b_V_6_fu_1587_p3;
        c_V_6_reg_3771 <= c_V_6_fu_1594_p3;
        d_V_3_reg_3779 <= d_V_3_fu_1601_p3;
        e_V_6_reg_3784 <= e_V_6_fu_1608_p3;
        f_V_6_reg_3798 <= f_V_6_fu_1615_p3;
        g_V_6_reg_3805 <= g_V_6_fu_1622_p3;
        h_V_3_reg_3812 <= h_V_3_fu_1629_p3;
        select_ln1300_2_reg_3720 <= select_ln1300_2_fu_1538_p3;
        select_ln1300_3_reg_3725 <= select_ln1300_3_fu_1545_p3;
        select_ln1300_4_reg_3730 <= select_ln1300_4_fu_1552_p3;
        select_ln1300_5_reg_3735 <= select_ln1300_5_fu_1559_p3;
        select_ln1300_6_reg_3740 <= select_ln1300_6_fu_1566_p3;
        select_ln1300_7_reg_3745 <= select_ln1300_7_fu_1573_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1298_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln1073_reg_3716 <= icmp_ln1073_fu_1508_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln1298_reg_3712 == 1'd1) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_Wt_V_phi_fu_1138_p4 = Wt_V_7_reg_3828;
    end else begin
        ap_phi_mux_Wt_V_phi_fu_1138_p4 = Wt_V_reg_1135;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm1_blk_n = blk_strm1_empty_n;
    end else begin
        blk_strm1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (icmp_ln1073_reg_3716 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm1_read = 1'b1;
    end else begin
        blk_strm1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        res = tmp_fu_2994_p49;
    end else begin
        res = res_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((or_ln1298_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign T1_V_fu_2090_p2 = (add_ln232_20_fu_2084_p2 + add_ln232_22_fu_2079_p2);

assign Wt_V_7_fu_1782_p1 = blk_strm1_dout[63:0];

assign Wt_V_8_fu_1776_p2 = (add_ln232_18_fu_1771_p2 + add_ln232_fu_1766_p2);

assign a_V_5_fu_2399_p2 = (add_ln232_25_fu_2395_p2 + T1_V_reg_3857);

assign a_V_6_fu_1580_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i26331_fu_414 : a_V_fu_382);

assign add_ln232_10_fu_2404_p2 = (a_V_5_fu_2399_p2 + conv3_i_i26331_fu_414);

assign add_ln232_11_fu_2198_p2 = (a_V_6_reg_3750 + conv3_i_i23533_fu_418);

assign add_ln232_12_fu_2203_p2 = (b_V_6_reg_3763 + conv3_i_i20735_fu_422);

assign add_ln232_13_fu_2208_p2 = (c_V_6_reg_3771 + conv3_i_i17937_fu_426);

assign add_ln232_14_fu_2410_p2 = (e_V_5_fu_2391_p2 + conv3_i_i15139_fu_430);

assign add_ln232_15_fu_2213_p2 = (e_V_6_reg_3784 + conv3_i_i12341_fu_434);

assign add_ln232_16_fu_2218_p2 = (f_V_6_reg_3798 + conv3_i_i9543_fu_438);

assign add_ln232_17_fu_2223_p2 = (g_V_6_reg_3805 + conv3_i_i8245_fu_442);

assign add_ln232_18_fu_1771_p2 = (ret_V_55_fu_1760_p2 + W_V_77_reg_3523);

assign add_ln232_20_fu_2084_p2 = (ap_phi_mux_Wt_V_phi_fu_1138_p4 + ret_V_62_fu_1902_p2);

assign add_ln232_21_fu_2073_p2 = (ret_V_59_fu_1882_p2 + tmp_s_fu_1908_p82);

assign add_ln232_22_fu_2079_p2 = (add_ln232_21_fu_2073_p2 + h_V_3_reg_3812);

assign add_ln232_25_fu_2395_p2 = (ret_V_69_reg_3868 + ret_V_66_reg_3863);

assign add_ln232_fu_1766_p2 = (ret_V_fu_1695_p2 + W_V_68_reg_3669);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln1073_reg_3716 == 1'd1) & (blk_strm1_empty_n == 1'b0));
end

assign b_V_6_fu_1587_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i23533_fu_418 : b_V_fu_378);

assign c_V_6_fu_1594_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i20735_fu_422 : c_V_fu_374);

assign counter_V_14_fu_2187_p2 = (counter_V_13_reg_3351 + 8'd1);

assign counter_V_15_fu_2304_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? 8'd0 : counter_V_14_fu_2187_p2);

assign d_V_3_fu_1601_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i17937_fu_426 : d_V_fu_370);

assign e_V_5_fu_2391_p2 = (T1_V_reg_3857 + d_V_3_reg_3779);

assign e_V_6_fu_1608_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i15139_fu_430 : e_V_fu_366);

assign empty_46_fu_2624_p1 = rhs_V_20_fu_394[7:0];

assign empty_47_fu_2698_p1 = rhs_V_21_fu_398[7:0];

assign empty_48_fu_2772_p1 = rhs_V_22_fu_402[7:0];

assign empty_49_fu_2846_p1 = rhs_V_23_fu_406[7:0];

assign empty_50_fu_2920_p1 = rhs_V_24_fu_410[7:0];

assign empty_fu_2550_p1 = rhs_V_fu_390[7:0];

assign f_V_6_fu_1615_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i12341_fu_434 : f_V_fu_362);

assign g_V_6_fu_1622_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i9543_fu_438 : g_V_fu_358);

assign h_V_3_fu_1629_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i8245_fu_442 : h_V_fu_354);

assign icmp_ln1065_fu_2192_p2 = ((counter_V_14_fu_2187_p2 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_1480_p2 = ((counter_V_fu_386 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1508_p2 = ((tmp_18_fu_1498_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln1298_fu_1492_p2 = (xor_ln1069_fu_1486_p2 | run_fu_510);

assign p_0_0319_1_i3_fu_2638_p4 = {{rhs_V_20_fu_394[15:8]}};

assign p_0_0319_1_i6_fu_2712_p4 = {{rhs_V_21_fu_398[15:8]}};

assign p_0_0319_1_i7_fu_2786_p4 = {{rhs_V_22_fu_402[15:8]}};

assign p_0_0319_1_i8_fu_2860_p4 = {{rhs_V_23_fu_406[15:8]}};

assign p_0_0319_1_i9_fu_2934_p4 = {{rhs_V_24_fu_410[15:8]}};

assign p_0_0319_1_i_fu_2564_p4 = {{rhs_V_fu_390[15:8]}};

assign p_0_0319_2_i5_fu_2658_p4 = {{rhs_V_20_fu_394[23:16]}};

assign p_0_0319_2_i6_fu_2732_p4 = {{rhs_V_21_fu_398[23:16]}};

assign p_0_0319_2_i7_fu_2806_p4 = {{rhs_V_22_fu_402[23:16]}};

assign p_0_0319_2_i8_fu_2880_p4 = {{rhs_V_23_fu_406[23:16]}};

assign p_0_0319_2_i9_fu_2954_p4 = {{rhs_V_24_fu_410[23:16]}};

assign p_0_0319_2_i_fu_2584_p4 = {{rhs_V_fu_390[23:16]}};

assign p_0_0319_3_i5_fu_2752_p4 = {{rhs_V_21_fu_398[31:24]}};

assign p_0_0319_3_i6_fu_2826_p4 = {{rhs_V_22_fu_402[31:24]}};

assign p_0_0319_3_i7_fu_2678_p4 = {{rhs_V_20_fu_394[31:24]}};

assign p_0_0319_3_i8_fu_2900_p4 = {{rhs_V_23_fu_406[31:24]}};

assign p_0_0319_3_i9_fu_2974_p4 = {{rhs_V_24_fu_410[31:24]}};

assign p_0_0319_3_i_fu_2604_p4 = {{rhs_V_fu_390[31:24]}};

assign p_0_0319_4_i5_fu_2762_p4 = {{rhs_V_21_fu_398[39:32]}};

assign p_0_0319_4_i6_fu_2836_p4 = {{rhs_V_22_fu_402[39:32]}};

assign p_0_0319_4_i7_fu_2910_p4 = {{rhs_V_23_fu_406[39:32]}};

assign p_0_0319_4_i8_fu_2688_p4 = {{rhs_V_20_fu_394[39:32]}};

assign p_0_0319_4_i9_fu_2984_p4 = {{rhs_V_24_fu_410[39:32]}};

assign p_0_0319_4_i_fu_2614_p4 = {{rhs_V_fu_390[39:32]}};

assign p_0_0319_5_i5_fu_2742_p4 = {{rhs_V_21_fu_398[47:40]}};

assign p_0_0319_5_i6_fu_2668_p4 = {{rhs_V_20_fu_394[47:40]}};

assign p_0_0319_5_i7_fu_2816_p4 = {{rhs_V_22_fu_402[47:40]}};

assign p_0_0319_5_i8_fu_2890_p4 = {{rhs_V_23_fu_406[47:40]}};

assign p_0_0319_5_i9_fu_2964_p4 = {{rhs_V_24_fu_410[47:40]}};

assign p_0_0319_5_i_fu_2594_p4 = {{rhs_V_fu_390[47:40]}};

assign p_0_0319_6_i4_fu_2648_p4 = {{rhs_V_20_fu_394[55:48]}};

assign p_0_0319_6_i6_fu_2722_p4 = {{rhs_V_21_fu_398[55:48]}};

assign p_0_0319_6_i7_fu_2796_p4 = {{rhs_V_22_fu_402[55:48]}};

assign p_0_0319_6_i8_fu_2870_p4 = {{rhs_V_23_fu_406[55:48]}};

assign p_0_0319_6_i9_fu_2944_p4 = {{rhs_V_24_fu_410[55:48]}};

assign p_0_0319_6_i_fu_2574_p4 = {{rhs_V_fu_390[55:48]}};

assign p_0_0319_7_i2_fu_2628_p4 = {{rhs_V_20_fu_394[63:56]}};

assign p_0_0319_7_i6_fu_2702_p4 = {{rhs_V_21_fu_398[63:56]}};

assign p_0_0319_7_i7_fu_2776_p4 = {{rhs_V_22_fu_402[63:56]}};

assign p_0_0319_7_i8_fu_2850_p4 = {{rhs_V_23_fu_406[63:56]}};

assign p_0_0319_7_i9_fu_2924_p4 = {{rhs_V_24_fu_410[63:56]}};

assign p_0_0319_7_i_fu_2554_p4 = {{rhs_V_fu_390[63:56]}};

assign p_Result_s_fu_1786_p1 = blk_strm1_dout[63:0];

assign r_V_10_fu_2116_p4 = {{a_V_6_reg_3750[63:34]}};

assign r_V_11_fu_2136_p4 = {{a_V_6_reg_3750[63:39]}};

assign r_V_16_fu_1676_p4 = {{W_V_85_reg_3624[63:6]}};

assign r_V_17_fu_1741_p4 = {{W_V_84_reg_3358[63:7]}};

assign r_V_18_fu_1892_p2 = (e_V_6_reg_3784 ^ 64'd18446744073709551615);

assign r_V_3_fu_1701_p4 = {{W_V_84_reg_3358[63:1]}};

assign r_V_4_fu_1721_p4 = {{W_V_84_reg_3358[63:8]}};

assign r_V_6_fu_1816_p4 = {{e_V_6_reg_3784[63:14]}};

assign r_V_7_fu_1836_p4 = {{e_V_6_reg_3784[63:18]}};

assign r_V_8_fu_1856_p4 = {{e_V_6_reg_3784[63:41]}};

assign r_V_9_fu_2096_p4 = {{a_V_6_reg_3750[63:28]}};

assign r_V_fu_1636_p4 = {{W_V_85_reg_3624[63:19]}};

assign r_V_s_fu_1656_p4 = {{W_V_85_reg_3624[63:61]}};

assign ret_V_55_fu_1760_p2 = (xor_ln1545_12_fu_1754_p2 ^ ret_V_73_fu_1733_p3);

assign ret_V_59_fu_1882_p2 = (xor_ln1545_14_fu_1876_p2 ^ ret_V_76_fu_1868_p3);

assign ret_V_62_fu_1902_p2 = (ret_V_78_fu_1897_p2 ^ ret_V_77_fu_1888_p2);

assign ret_V_66_fu_2162_p2 = (xor_ln1545_17_fu_2156_p2 ^ ret_V_81_fu_2148_p3);

assign ret_V_69_fu_2181_p2 = (ret_V_83_fu_2177_p2 ^ ret_V_82_fu_2172_p2);

assign ret_V_70_fu_1648_p3 = {{trunc_ln1739_fu_1645_p1}, {r_V_fu_1636_p4}};

assign ret_V_71_fu_1668_p3 = {{trunc_ln1739_10_fu_1665_p1}, {r_V_s_fu_1656_p4}};

assign ret_V_72_fu_1713_p3 = {{trunc_ln1739_11_fu_1710_p1}, {r_V_3_fu_1701_p4}};

assign ret_V_73_fu_1733_p3 = {{trunc_ln1739_12_fu_1730_p1}, {r_V_4_fu_1721_p4}};

assign ret_V_74_fu_1828_p3 = {{trunc_ln1739_13_fu_1825_p1}, {r_V_6_fu_1816_p4}};

assign ret_V_75_fu_1848_p3 = {{trunc_ln1739_14_fu_1845_p1}, {r_V_7_fu_1836_p4}};

assign ret_V_76_fu_1868_p3 = {{trunc_ln1739_15_fu_1865_p1}, {r_V_8_fu_1856_p4}};

assign ret_V_77_fu_1888_p2 = (f_V_6_reg_3798 & e_V_6_reg_3784);

assign ret_V_78_fu_1897_p2 = (r_V_18_fu_1892_p2 & g_V_6_reg_3805);

assign ret_V_79_fu_2108_p3 = {{trunc_ln1739_16_fu_2105_p1}, {r_V_9_fu_2096_p4}};

assign ret_V_80_fu_2128_p3 = {{trunc_ln1739_17_fu_2125_p1}, {r_V_10_fu_2116_p4}};

assign ret_V_81_fu_2148_p3 = {{trunc_ln1739_18_fu_2145_p1}, {r_V_11_fu_2136_p4}};

assign ret_V_82_fu_2172_p2 = (xor_ln1545_9_fu_2168_p2 & a_V_6_reg_3750);

assign ret_V_83_fu_2177_p2 = (c_V_6_reg_3771 & b_V_6_reg_3763);

assign ret_V_fu_1695_p2 = (xor_ln1545_fu_1689_p2 ^ ret_V_71_fu_1668_p3);

assign run_5_fu_1806_p2 = (xor_ln1316_fu_1800_p2 & run_4_reg_3689);

assign select_ln1065_15_fu_2236_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_16_fu_2218_p2 : conv3_i_i9543_fu_438);

assign select_ln1065_16_fu_2244_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_15_fu_2213_p2 : conv3_i_i12341_fu_434);

assign select_ln1065_17_fu_2416_p3 = ((icmp_ln1065_reg_3873[0:0] == 1'b1) ? add_ln232_14_fu_2410_p2 : conv3_i_i15139_fu_430);

assign select_ln1065_18_fu_2252_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_13_fu_2208_p2 : conv3_i_i17937_fu_426);

assign select_ln1065_19_fu_2260_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_12_fu_2203_p2 : conv3_i_i20735_fu_422);

assign select_ln1065_20_fu_2268_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_11_fu_2198_p2 : conv3_i_i23533_fu_418);

assign select_ln1065_21_fu_2423_p3 = ((icmp_ln1065_reg_3873[0:0] == 1'b1) ? add_ln232_10_fu_2404_p2 : conv3_i_i26331_fu_414);

assign select_ln1065_22_fu_2276_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_15_fu_2213_p2 : select_ln1300_2_reg_3720);

assign select_ln1065_23_fu_2430_p3 = ((icmp_ln1065_reg_3873[0:0] == 1'b1) ? add_ln232_14_fu_2410_p2 : select_ln1300_3_reg_3725);

assign select_ln1065_24_fu_2283_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_13_fu_2208_p2 : select_ln1300_4_reg_3730);

assign select_ln1065_25_fu_2290_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_12_fu_2203_p2 : select_ln1300_5_reg_3735);

assign select_ln1065_26_fu_2297_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_11_fu_2198_p2 : select_ln1300_6_reg_3740);

assign select_ln1065_27_fu_2436_p3 = ((icmp_ln1065_reg_3873[0:0] == 1'b1) ? add_ln232_10_fu_2404_p2 : select_ln1300_7_reg_3745);

assign select_ln1065_fu_2228_p3 = ((icmp_ln1065_fu_2192_p2[0:0] == 1'b1) ? add_ln232_17_fu_2223_p2 : conv3_i_i8245_fu_442);

assign select_ln1300_2_fu_1538_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i12341_fu_434 : rhs_V_24_fu_410);

assign select_ln1300_3_fu_1545_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i15139_fu_430 : rhs_V_23_fu_406);

assign select_ln1300_4_fu_1552_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i17937_fu_426 : rhs_V_22_fu_402);

assign select_ln1300_5_fu_1559_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i20735_fu_422 : rhs_V_21_fu_398);

assign select_ln1300_6_fu_1566_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i23533_fu_418 : rhs_V_20_fu_394);

assign select_ln1300_7_fu_1573_p3 = ((icmp_ln1069_reg_3694[0:0] == 1'b1) ? conv3_i_i26331_fu_414 : rhs_V_fu_390);

assign tmp_18_fu_1498_p4 = {{counter_V_fu_386[7:4]}};

assign tmp_19_fu_1793_p3 = tmp_Wt_V_reg_3823[32'd64];

assign tmp_fu_2994_p49 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{empty_50_fu_2920_p1}, {p_0_0319_1_i9_fu_2934_p4}}, {p_0_0319_2_i9_fu_2954_p4}}, {p_0_0319_3_i9_fu_2974_p4}}, {p_0_0319_4_i9_fu_2984_p4}}, {p_0_0319_5_i9_fu_2964_p4}}, {p_0_0319_6_i9_fu_2944_p4}}, {p_0_0319_7_i9_fu_2924_p4}}, {empty_49_fu_2846_p1}}, {p_0_0319_1_i8_fu_2860_p4}}, {p_0_0319_2_i8_fu_2880_p4}}, {p_0_0319_3_i8_fu_2900_p4}}, {p_0_0319_4_i7_fu_2910_p4}}, {p_0_0319_5_i8_fu_2890_p4}}, {p_0_0319_6_i8_fu_2870_p4}}, {p_0_0319_7_i8_fu_2850_p4}}, {empty_48_fu_2772_p1}}, {p_0_0319_1_i7_fu_2786_p4}}, {p_0_0319_2_i7_fu_2806_p4}}, {p_0_0319_3_i6_fu_2826_p4}}, {p_0_0319_4_i6_fu_2836_p4}}, {p_0_0319_5_i7_fu_2816_p4}}, {p_0_0319_6_i7_fu_2796_p4}}, {p_0_0319_7_i7_fu_2776_p4}}, {empty_47_fu_2698_p1}}, {p_0_0319_1_i6_fu_2712_p4}}, {p_0_0319_2_i6_fu_2732_p4}}, {p_0_0319_3_i5_fu_2752_p4}}, {p_0_0319_4_i5_fu_2762_p4}}, {p_0_0319_5_i5_fu_2742_p4}}, {p_0_0319_6_i6_fu_2722_p4}}, {p_0_0319_7_i6_fu_2702_p4}}, {empty_46_fu_2624_p1}}, {p_0_0319_1_i3_fu_2638_p4}}, {p_0_0319_2_i5_fu_2658_p4}}, {p_0_0319_3_i7_fu_2678_p4}}, {p_0_0319_4_i8_fu_2688_p4}}, {p_0_0319_5_i6_fu_2668_p4}}, {p_0_0319_6_i4_fu_2648_p4}}, {p_0_0319_7_i2_fu_2628_p4}}, {empty_fu_2550_p1}}, {p_0_0319_1_i_fu_2564_p4}}, {p_0_0319_2_i_fu_2584_p4}}, {p_0_0319_3_i_fu_2604_p4}}, {p_0_0319_4_i_fu_2614_p4}}, {p_0_0319_5_i_fu_2594_p4}}, {p_0_0319_6_i_fu_2574_p4}}, {p_0_0319_7_i_fu_2554_p4}};

assign trunc_ln1315_fu_1790_p1 = counter_V_13_reg_3351[3:0];

assign trunc_ln1739_10_fu_1665_p1 = W_V_85_reg_3624[60:0];

assign trunc_ln1739_11_fu_1710_p1 = W_V_84_reg_3358[0:0];

assign trunc_ln1739_12_fu_1730_p1 = W_V_84_reg_3358[7:0];

assign trunc_ln1739_13_fu_1825_p1 = e_V_6_reg_3784[13:0];

assign trunc_ln1739_14_fu_1845_p1 = e_V_6_reg_3784[17:0];

assign trunc_ln1739_15_fu_1865_p1 = e_V_6_reg_3784[40:0];

assign trunc_ln1739_16_fu_2105_p1 = a_V_6_reg_3750[27:0];

assign trunc_ln1739_17_fu_2125_p1 = a_V_6_reg_3750[33:0];

assign trunc_ln1739_18_fu_2145_p1 = a_V_6_reg_3750[38:0];

assign trunc_ln1739_fu_1645_p1 = W_V_85_reg_3624[18:0];

assign xor_ln1069_fu_1486_p2 = (icmp_ln1069_fu_1480_p2 ^ 1'd1);

assign xor_ln1316_fu_1800_p2 = (tmp_19_fu_1793_p3 ^ 1'd1);

assign xor_ln1545_12_fu_1754_p2 = (zext_ln1739_2_fu_1750_p1 ^ ret_V_72_fu_1713_p3);

assign xor_ln1545_14_fu_1876_p2 = (ret_V_75_fu_1848_p3 ^ ret_V_74_fu_1828_p3);

assign xor_ln1545_17_fu_2156_p2 = (ret_V_80_fu_2128_p3 ^ ret_V_79_fu_2108_p3);

assign xor_ln1545_9_fu_2168_p2 = (c_V_6_reg_3771 ^ b_V_6_reg_3763);

assign xor_ln1545_fu_1689_p2 = (zext_ln1739_fu_1685_p1 ^ ret_V_70_fu_1648_p3);

assign zext_ln1739_2_fu_1750_p1 = r_V_17_fu_1741_p4;

assign zext_ln1739_fu_1685_p1 = r_V_16_fu_1676_p4;

endmodule //hmac_generateMsgScheduleOneTrip_384u_324
