// Seed: 1356538582
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8
    , id_14,
    output supply0 id_9,
    input supply1 id_10
    , id_15,
    output supply0 id_11,
    input wand id_12
    , id_16
);
  wire id_17;
  assign id_17 = id_17;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
    , id_11,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri id_8,
    input wand id_9
);
  module_0(
      id_2, id_3, id_7, id_9, id_9, id_1, id_8, id_0, id_3, id_6, id_3, id_8, id_9
  );
  assign id_2 = (1);
endmodule
