// Seed: 2012957398
module module_0;
  tri1 id_1;
  tri  id_2;
  wand id_3 = id_2;
  assign id_3 = 1;
  assign id_2 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output tri id_12,
    input wand id_13
    , id_17,
    input wire id_14,
    output wor id_15
);
  wire id_18;
  wire id_19;
  module_0();
endmodule
