{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598262641899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598262641899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 11:50:41 2020 " "Processing started: Mon Aug 24 11:50:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598262641899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598262641899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598262641899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1598262642349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-rtl " "Found design unit 1: Binary2BCD-rtl" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_segment_digit_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7_segment_digit_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "7_segment_digit_interface.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/7_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "7_segment_digit_interface.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/7_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keydetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDetector " "Found entity 1: KeyDetector" {  } { { "KeyDetector.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "RisingEdge.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/RisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1_inc_cl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg1_inc_cl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "REG1_INC_CL.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/REG1_INC_CL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keyboardinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardInterface " "Found entity 1: KeyboardInterface" {  } { { "KeyboardInterface.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "REGX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/REGX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "REGX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/REGX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "MP2X.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/MP2X.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "MP2X.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/MP2X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "CONSTX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CONSTX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "CONSTX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CONSTX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "CMPX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CMPX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "CMPX.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CMPX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CLK_DIVIDER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/CLK_DIVIDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer0 " "Found entity 1: Layer0" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Demo " "Found entity 1: Lab2Demo" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer1 " "Found entity 1: Layer1" {  } { { "Layer1.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer2 " "Found entity 1: Layer2" {  } { { "Layer2.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262642799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Demo " "Elaborating entity \"Lab2Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R1\[3..0\] R1 " "Bus \"R1\[3..0\]\" found using same base name as \"R1\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 1100 1152 168 "R1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R2\[3..0\] R " "Bus \"R2\[3..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 912 976 152 "R2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G0\[3..0\] G0 " "Bus \"G0\[3..0\]\" found using same base name as \"G0\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 272 928 976 288 "G0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G2\[3..0\] G " "Bus \"G2\[3..0\]\" found using same base name as \"G\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 304 928 976 320 "G2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G1\[3..0\] G1 " "Bus \"G1\[3..0\]\" found using same base name as \"G1\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 320 1104 1152 336 "G1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R0\[3..0\] R0 " "Bus \"R0\[3..0\]\" found using same base name as \"R0\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 104 906 976 120 "R0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[3..0\] B1 " "Bus \"B1\[3..0\]\" found using same base name as \"B1\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 512 1104 1152 528 "B1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B " "Bus \"B2\[3..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 496 920 968 512 "B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B0\[3..0\] B0 " "Bus \"B0\[3..0\]\" found using same base name as \"B0\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 464 920 968 480 "B0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R2\[3..0\] R " "Bus \"R2\[3..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 632 840 890 648 "R2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G2\[3..0\] G " "Bus \"G2\[3..0\]\" found using same base name as \"G\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 648 840 890 664 "G2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B " "Bus \"B2\[3..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 664 840 888 680 "B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 264 1448 1528 276 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 496 1256 1316 512 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 264 1448 1528 276 "B\[3..0\]" "" } { 496 1256 1316 512 "B\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B0 " "Converted elements in bus name \"B0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[3..0\] B03..0 " "Converted element name(s) from \"B0\[3..0\]\" to \"B03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 800 858 168 "B0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[3..0\] B03..0 " "Converted element name(s) from \"B0\[3..0\]\" to \"B03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 464 920 968 480 "B0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 800 858 168 "B0\[3..0\]" "" } { 464 920 968 480 "B0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B1 " "Converted elements in bus name \"B1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 416 800 858 432 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 512 1104 1152 528 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 416 800 858 432 "B1\[3..0\]" "" } { 512 1104 1152 528 "B1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B2 " "Converted elements in bus name \"B2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 496 920 968 512 "B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 664 840 888 680 "B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 496 920 968 512 "B2\[3..0\]" "" } { 664 840 888 680 "B2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 208 1448 1528 220 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 304 1256 1316 320 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 208 1448 1528 220 "G\[3..0\]" "" } { 304 1256 1316 320 "G\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G0 " "Converted elements in bus name \"G0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 800 860 152 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 272 928 976 288 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 800 860 152 "G0\[3..0\]" "" } { 272 928 976 288 "G0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G1 " "Converted elements in bus name \"G1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 400 800 860 416 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 320 1104 1152 336 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 400 800 860 416 "G1\[3..0\]" "" } { 320 1104 1152 336 "G1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G2 " "Converted elements in bus name \"G2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G2\[3..0\] G23..0 " "Converted element name(s) from \"G2\[3..0\]\" to \"G23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 304 928 976 320 "G2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G2\[3..0\] G23..0 " "Converted element name(s) from \"G2\[3..0\]\" to \"G23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 648 840 890 664 "G2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 304 928 976 320 "G2\[3..0\]" "" } { 648 840 890 664 "G2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 1448 1528 164 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 1256 1316 152 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 1448 1528 164 "R\[3..0\]" "" } { 136 1256 1316 152 "R\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 120 800 860 136 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 104 906 976 120 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 120 800 860 136 "R0\[3..0\]" "" } { 104 906 976 120 "R0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 384 800 860 400 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 152 1100 1152 168 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 384 800 860 400 "R1\[3..0\]" "" } { 152 1100 1152 168 "R1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[3..0\] R23..0 " "Converted element name(s) from \"R2\[3..0\]\" to \"R23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 912 976 152 "R2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[3..0\] R23..0 " "Converted element name(s) from \"R2\[3..0\]\" to \"R23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 632 840 890 648 "R2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 136 912 976 152 "R2\[3..0\]" "" } { 632 840 890 648 "R2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst\"" {  } { { "Lab2Demo.bdf" "inst" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 104 312 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst7\"" {  } { { "VGAController.bdf" "inst7" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst\"" {  } { { "VGAController.bdf" "inst" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 232 400 632 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst4\"" {  } { { "VGAController.bdf" "inst4" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst9\"" {  } { { "VGAController.bdf" "inst9" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst8\"" {  } { { "VGAController.bdf" "inst8" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst12\"" {  } { { "VGAController.bdf" "inst12" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst1\"" {  } { { "VGAController.bdf" "inst1" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst5\"" {  } { { "VGAController.bdf" "inst5" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst14\"" {  } { { "VGAController.bdf" "inst14" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst13\"" {  } { { "VGAController.bdf" "inst13" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst18\"" {  } { { "VGAController.bdf" "inst18" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst17\"" {  } { { "VGAController.bdf" "inst17" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/VGAController.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst21 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst21\"" {  } { { "Lab2Demo.bdf" "inst21" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 736 1424 1544 912 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst18 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst18\"" {  } { { "Lab2Demo.bdf" "inst18" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 744 1048 1272 824 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer2 Layer2:inst1 " "Elaborating entity \"Layer2\" for hierarchy \"Layer2:inst1\"" {  } { { "Lab2Demo.bdf" "inst1" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 616 672 840 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262642978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|REGX:inst22 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|REGX:inst22\"" {  } { { "Layer2.bdf" "inst22" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 1096 1400 1632 1176 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer1 Layer2:inst1\|Layer1:inst26 " "Elaborating entity \"Layer1\" for hierarchy \"Layer2:inst1\|Layer1:inst26\"" {  } { { "Layer2.bdf" "inst26" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 96 296 448 224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst163 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst163\"" {  } { { "Layer1.bdf" "inst163" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4800 1432 1664 4880 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer0 Layer2:inst1\|Layer1:inst26\|Layer0:inst189 " "Elaborating entity \"Layer0\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\"" {  } { { "Layer1.bdf" "inst189" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 112 3336 3464 240 "inst189" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643068 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "R " "Found inconsistent dimensions for element \"R\"" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 88 904 1080 104 "R\[3..0\]" "" } { 112 1536 1552 160 "R" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "R " "Found inconsistent dimensions for element \"R\"" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 88 904 1080 104 "R\[3..0\]" "" } { 80 1208 1240 96 "R" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 88 904 1080 104 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643078 ""}  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 88 904 1080 104 "R\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst199 " "Port \"clk\" of type REGX and instance \"inst199\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 1280 1512 6328 "inst199" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst197 " "Port \"clk\" of type REGX and instance \"inst197\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 832 1064 6328 "inst197" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst198 " "Port \"clk\" of type REGX and instance \"inst198\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 376 608 6328 "inst198" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst196 " "Port \"clk\" of type REGX and instance \"inst196\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 -72 160 6328 "inst196" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst84 " "Port \"clk\" of type REGX and instance \"inst84\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 1296 1528 3280 "inst84" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst83 " "Port \"clk\" of type REGX and instance \"inst83\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 848 1080 3280 "inst83" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst86 " "Port \"clk\" of type REGX and instance \"inst86\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 392 624 3280 "inst86" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst85 " "Port \"clk\" of type REGX and instance \"inst85\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 -56 176 3280 "inst85" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst77 " "Port \"clk\" of type REGX and instance \"inst77\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 1288 1520 2960 "inst77" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst76 " "Port \"clk\" of type REGX and instance \"inst76\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 840 1072 2960 "inst76" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst79 " "Port \"clk\" of type REGX and instance \"inst79\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 384 616 2960 "inst79" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst78 " "Port \"clk\" of type REGX and instance \"inst78\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 -64 168 2960 "inst78" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst71 " "Port \"clk\" of type REGX and instance \"inst71\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 1280 1512 2656 "inst71" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst70 " "Port \"clk\" of type REGX and instance \"inst70\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 832 1064 2656 "inst70" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst69 " "Port \"clk\" of type REGX and instance \"inst69\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 376 608 2656 "inst69" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst68 " "Port \"clk\" of type REGX and instance \"inst68\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 -72 160 2656 "inst68" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst109 " "Port \"clk\" of type REGX and instance \"inst109\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 1280 1512 4200 "inst109" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst108 " "Port \"clk\" of type REGX and instance \"inst108\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 832 1064 4200 "inst108" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst107 " "Port \"clk\" of type REGX and instance \"inst107\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 376 608 4200 "inst107" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst106 " "Port \"clk\" of type REGX and instance \"inst106\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 -72 160 4200 "inst106" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst98 " "Port \"clk\" of type REGX and instance \"inst98\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 1280 1512 3904 "inst98" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst97 " "Port \"clk\" of type REGX and instance \"inst97\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 832 1064 3904 "inst97" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst100 " "Port \"clk\" of type REGX and instance \"inst100\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 376 608 3904 "inst100" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst99 " "Port \"clk\" of type REGX and instance \"inst99\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 -72 160 3904 "inst99" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst91 " "Port \"clk\" of type REGX and instance \"inst91\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3520 1288 1520 3600 "inst91" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst90 " "Port \"clk\" of type REGX and instance \"inst90\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3520 840 1072 3600 "inst90" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst93 " "Port \"clk\" of type REGX and instance \"inst93\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3520 384 616 3600 "inst93" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst92 " "Port \"clk\" of type REGX and instance \"inst92\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3520 -64 168 3600 "inst92" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst137 " "Port \"clk\" of type REGX and instance \"inst137\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 1280 1512 4792 "inst137" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst136 " "Port \"clk\" of type REGX and instance \"inst136\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 832 1064 4792 "inst136" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst139 " "Port \"clk\" of type REGX and instance \"inst139\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 376 608 4792 "inst139" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst138 " "Port \"clk\" of type REGX and instance \"inst138\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 -72 160 4792 "inst138" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst131 " "Port \"clk\" of type REGX and instance \"inst131\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 1280 1512 4496 "inst131" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst117 " "Port \"clk\" of type REGX and instance \"inst117\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 832 1064 4496 "inst117" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst116 " "Port \"clk\" of type REGX and instance \"inst116\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 376 608 4496 "inst116" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst115 " "Port \"clk\" of type REGX and instance \"inst115\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 -72 160 4496 "inst115" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst165 " "Port \"clk\" of type REGX and instance \"inst165\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 1288 1520 5096 "inst165" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst164 " "Port \"clk\" of type REGX and instance \"inst164\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 840 1072 5096 "inst164" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst157 " "Port \"clk\" of type REGX and instance \"inst157\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 384 616 5096 "inst157" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst156 " "Port \"clk\" of type REGX and instance \"inst156\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 -64 168 5096 "inst156" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst187 " "Port \"clk\" of type REGX and instance \"inst187\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 1288 1520 5736 "inst187" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst168 " "Port \"clk\" of type REGX and instance \"inst168\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 840 1072 5736 "inst168" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst161 " "Port \"clk\" of type REGX and instance \"inst161\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 384 616 5736 "inst161" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst160 " "Port \"clk\" of type REGX and instance \"inst160\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 -64 168 5736 "inst160" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst166 " "Port \"clk\" of type REGX and instance \"inst166\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 1296 1528 5416 "inst166" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst167 " "Port \"clk\" of type REGX and instance \"inst167\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 848 1080 5416 "inst167" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst159 " "Port \"clk\" of type REGX and instance \"inst159\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 392 624 5416 "inst159" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst158 " "Port \"clk\" of type REGX and instance \"inst158\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 -56 176 5416 "inst158" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst189 " "Port \"clk\" of type REGX and instance \"inst189\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 1280 1512 6040 "inst189" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst188 " "Port \"clk\" of type REGX and instance \"inst188\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 832 1064 6040 "inst188" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst163 " "Port \"clk\" of type REGX and instance \"inst163\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 376 608 6040 "inst163" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst162 " "Port \"clk\" of type REGX and instance \"inst162\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 -72 160 6040 "inst162" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst212 " "Port \"clk\" of type REGX and instance \"inst212\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 1280 1512 6616 "inst212" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst211 " "Port \"clk\" of type REGX and instance \"inst211\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 832 1064 6616 "inst211" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst208 " "Port \"clk\" of type REGX and instance \"inst208\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 376 608 6616 "inst208" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst207 " "Port \"clk\" of type REGX and instance \"inst207\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 -72 160 6616 "inst207" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst265 " "Port \"clk\" of type REGX and instance \"inst265\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 1272 1504 7216 "inst265" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst251 " "Port \"clk\" of type REGX and instance \"inst251\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 824 1056 7216 "inst251" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst264 " "Port \"clk\" of type REGX and instance \"inst264\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 368 600 7216 "inst264" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst250 " "Port \"clk\" of type REGX and instance \"inst250\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 -80 152 7216 "inst250" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst214 " "Port \"clk\" of type REGX and instance \"inst214\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6840 1272 1504 6920 "inst214" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst213 " "Port \"clk\" of type REGX and instance \"inst213\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6840 824 1056 6920 "inst213" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst210 " "Port \"clk\" of type REGX and instance \"inst210\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6840 368 600 6920 "inst210" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst209 " "Port \"clk\" of type REGX and instance \"inst209\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6840 -80 152 6920 "inst209" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst253 " "Port \"clk\" of type REGX and instance \"inst253\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7432 1272 1504 7512 "inst253" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst267 " "Port \"clk\" of type REGX and instance \"inst267\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7432 824 1056 7512 "inst267" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst252 " "Port \"clk\" of type REGX and instance \"inst252\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7432 368 600 7512 "inst252" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst266 " "Port \"clk\" of type REGX and instance \"inst266\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7432 -80 152 7512 "inst266" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst256 " "Port \"clk\" of type REGX and instance \"inst256\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 1280 1512 8112 "inst256" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst270 " "Port \"clk\" of type REGX and instance \"inst270\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 832 1064 8112 "inst270" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst257 " "Port \"clk\" of type REGX and instance \"inst257\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 376 608 8112 "inst257" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst271 " "Port \"clk\" of type REGX and instance \"inst271\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 -72 160 8112 "inst271" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst269 " "Port \"clk\" of type REGX and instance \"inst269\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 1272 1504 7808 "inst269" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst255 " "Port \"clk\" of type REGX and instance \"inst255\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 824 1056 7808 "inst255" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst268 " "Port \"clk\" of type REGX and instance \"inst268\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 368 600 7808 "inst268" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst254 " "Port \"clk\" of type REGX and instance \"inst254\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 -80 152 7808 "inst254" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst272 " "Port \"clk\" of type REGX and instance \"inst272\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8352 1288 1520 8432 "inst272" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst259 " "Port \"clk\" of type REGX and instance \"inst259\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8352 840 1072 8432 "inst259" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst273 " "Port \"clk\" of type REGX and instance \"inst273\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8352 384 616 8432 "inst273" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst258 " "Port \"clk\" of type REGX and instance \"inst258\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8352 -64 168 8432 "inst258" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst22 " "Port \"clk\" of type REGX and instance \"inst22\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 584 1272 1504 664 "inst22" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst20 " "Port \"clk\" of type REGX and instance \"inst20\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 584 824 1056 664 "inst20" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst18 " "Port \"clk\" of type REGX and instance \"inst18\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 584 368 600 664 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst16 " "Port \"clk\" of type REGX and instance \"inst16\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 584 -80 152 664 "inst16" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst44 " "Port \"clk\" of type REGX and instance \"inst44\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 1272 1504 1368 "inst44" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst42 " "Port \"clk\" of type REGX and instance \"inst42\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 824 1056 1368 "inst42" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst40 " "Port \"clk\" of type REGX and instance \"inst40\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 368 600 1368 "inst40" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst38 " "Port \"clk\" of type REGX and instance \"inst38\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 -80 152 1368 "inst38" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst32 " "Port \"clk\" of type REGX and instance \"inst32\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 936 1272 1504 1016 "inst32" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst31 " "Port \"clk\" of type REGX and instance \"inst31\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 936 824 1056 1016 "inst31" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst29 " "Port \"clk\" of type REGX and instance \"inst29\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 936 368 600 1016 "inst29" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst27 " "Port \"clk\" of type REGX and instance \"inst27\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 936 -80 152 1016 "inst27" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst55 " "Port \"clk\" of type REGX and instance \"inst55\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 1272 1504 1728 "inst55" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst54 " "Port \"clk\" of type REGX and instance \"inst54\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 824 1056 1728 "inst54" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst53 " "Port \"clk\" of type REGX and instance \"inst53\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 368 600 1728 "inst53" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst52 " "Port \"clk\" of type REGX and instance \"inst52\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 -80 152 1728 "inst52" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst65 " "Port \"clk\" of type REGX and instance \"inst65\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 1280 1512 2360 "inst65" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst64 " "Port \"clk\" of type REGX and instance \"inst64\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 832 1064 2360 "inst64" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst63 " "Port \"clk\" of type REGX and instance \"inst63\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 376 608 2360 "inst63" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst62 " "Port \"clk\" of type REGX and instance \"inst62\" is missing source signal" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 -72 160 2360 "inst62" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1598262643078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst199 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst199\"" {  } { { "Layer0.bdf" "inst199" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 1280 1512 6328 "inst199" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst197 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst197\"" {  } { { "Layer0.bdf" "inst197" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 832 1064 6328 "inst197" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst198 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst198\"" {  } { { "Layer0.bdf" "inst198" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 376 608 6328 "inst198" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst196 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst196\"" {  } { { "Layer0.bdf" "inst196" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6248 -72 160 6328 "inst196" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst84 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst84\"" {  } { { "Layer0.bdf" "inst84" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 1296 1528 3280 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst83 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst83\"" {  } { { "Layer0.bdf" "inst83" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 848 1080 3280 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst86 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst86\"" {  } { { "Layer0.bdf" "inst86" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 392 624 3280 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst85 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst85\"" {  } { { "Layer0.bdf" "inst85" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3200 -56 176 3280 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst77 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst77\"" {  } { { "Layer0.bdf" "inst77" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 1288 1520 2960 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst78 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst78\"" {  } { { "Layer0.bdf" "inst78" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2880 -64 168 2960 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst71 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst71\"" {  } { { "Layer0.bdf" "inst71" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 1280 1512 2656 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst68 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst68\"" {  } { { "Layer0.bdf" "inst68" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2576 -72 160 2656 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst109 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst109\"" {  } { { "Layer0.bdf" "inst109" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 1280 1512 4200 "inst109" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst108 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst108\"" {  } { { "Layer0.bdf" "inst108" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 832 1064 4200 "inst108" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst107 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst107\"" {  } { { "Layer0.bdf" "inst107" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 376 608 4200 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst106 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst106\"" {  } { { "Layer0.bdf" "inst106" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4120 -72 160 4200 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst98 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst98\"" {  } { { "Layer0.bdf" "inst98" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 1280 1512 3904 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst97 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst97\"" {  } { { "Layer0.bdf" "inst97" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 832 1064 3904 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst100 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst100\"" {  } { { "Layer0.bdf" "inst100" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 376 608 3904 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst99 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst99\"" {  } { { "Layer0.bdf" "inst99" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 3824 -72 160 3904 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst137 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst137\"" {  } { { "Layer0.bdf" "inst137" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 1280 1512 4792 "inst137" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst136 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst136\"" {  } { { "Layer0.bdf" "inst136" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 832 1064 4792 "inst136" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst139 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst139\"" {  } { { "Layer0.bdf" "inst139" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 376 608 4792 "inst139" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst138 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst138\"" {  } { { "Layer0.bdf" "inst138" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4712 -72 160 4792 "inst138" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst131 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst131\"" {  } { { "Layer0.bdf" "inst131" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 1280 1512 4496 "inst131" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst117 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst117\"" {  } { { "Layer0.bdf" "inst117" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 832 1064 4496 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst115 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst115\"" {  } { { "Layer0.bdf" "inst115" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 4416 -72 160 4496 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst164 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst164\"" {  } { { "Layer0.bdf" "inst164" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 840 1072 5096 "inst164" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst157 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst157\"" {  } { { "Layer0.bdf" "inst157" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 384 616 5096 "inst157" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst156 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst156\"" {  } { { "Layer0.bdf" "inst156" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5016 -64 168 5096 "inst156" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst168 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst168\"" {  } { { "Layer0.bdf" "inst168" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 840 1072 5736 "inst168" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst161 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst161\"" {  } { { "Layer0.bdf" "inst161" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 384 616 5736 "inst161" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst160 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst160\"" {  } { { "Layer0.bdf" "inst160" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5656 -64 168 5736 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst166 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst166\"" {  } { { "Layer0.bdf" "inst166" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 1296 1528 5416 "inst166" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst159 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst159\"" {  } { { "Layer0.bdf" "inst159" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5336 392 624 5416 "inst159" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst189 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst189\"" {  } { { "Layer0.bdf" "inst189" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 1280 1512 6040 "inst189" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst188 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst188\"" {  } { { "Layer0.bdf" "inst188" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 832 1064 6040 "inst188" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst163 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst163\"" {  } { { "Layer0.bdf" "inst163" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 5960 376 608 6040 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst212 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst212\"" {  } { { "Layer0.bdf" "inst212" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 1280 1512 6616 "inst212" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst208 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst208\"" {  } { { "Layer0.bdf" "inst208" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 376 608 6616 "inst208" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst207 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst207\"" {  } { { "Layer0.bdf" "inst207" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6536 -72 160 6616 "inst207" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst265 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst265\"" {  } { { "Layer0.bdf" "inst265" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 1272 1504 7216 "inst265" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst251 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst251\"" {  } { { "Layer0.bdf" "inst251" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 824 1056 7216 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst250 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst250\"" {  } { { "Layer0.bdf" "inst250" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7136 -80 152 7216 "inst250" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst210 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst210\"" {  } { { "Layer0.bdf" "inst210" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 6840 368 600 6920 "inst210" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst266 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst266\"" {  } { { "Layer0.bdf" "inst266" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7432 -80 152 7512 "inst266" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst256 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst256\"" {  } { { "Layer0.bdf" "inst256" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 1280 1512 8112 "inst256" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst270 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst270\"" {  } { { "Layer0.bdf" "inst270" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 832 1064 8112 "inst270" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst271 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst271\"" {  } { { "Layer0.bdf" "inst271" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8032 -72 160 8112 "inst271" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst269 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst269\"" {  } { { "Layer0.bdf" "inst269" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 1272 1504 7808 "inst269" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst255 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst255\"" {  } { { "Layer0.bdf" "inst255" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 824 1056 7808 "inst255" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst268 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst268\"" {  } { { "Layer0.bdf" "inst268" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 368 600 7808 "inst268" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst254 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst254\"" {  } { { "Layer0.bdf" "inst254" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 7728 -80 152 7808 "inst254" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst273 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst273\"" {  } { { "Layer0.bdf" "inst273" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 8352 384 616 8432 "inst273" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst20 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst20\"" {  } { { "Layer0.bdf" "inst20" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 584 824 1056 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst40 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst40\"" {  } { { "Layer0.bdf" "inst40" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 368 600 1368 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst38 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst38\"" {  } { { "Layer0.bdf" "inst38" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1288 -80 152 1368 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst29 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst29\"" {  } { { "Layer0.bdf" "inst29" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 936 368 600 1016 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst53 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst53\"" {  } { { "Layer0.bdf" "inst53" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 368 600 1728 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst52 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst52\"" {  } { { "Layer0.bdf" "inst52" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1648 -80 152 1728 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst59 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst59\"" {  } { { "Layer0.bdf" "inst59" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1984 1280 1512 2064 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst58 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst58\"" {  } { { "Layer0.bdf" "inst58" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 1984 832 1064 2064 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CLK_DIVIDER:inst15 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CLK_DIVIDER:inst15\"" {  } { { "Layer0.bdf" "inst15" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 240 1208 1360 328 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst39 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst39\"" {  } { { "Layer0.bdf" "inst39" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { -24 1896 1952 32 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst37 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst37\"" {  } { { "Layer0.bdf" "inst37" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { -24 1552 1608 32 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst65 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst65\"" {  } { { "Layer0.bdf" "inst65" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 1280 1512 2360 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst63 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|REGX:inst63\"" {  } { { "Layer0.bdf" "inst63" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 2280 376 608 2360 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|MP2X:inst8 " "Elaborating entity \"MP2X\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|MP2X:inst8\"" {  } { { "Layer0.bdf" "inst8" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 344 744 848 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst11 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst11\"" {  } { { "Layer0.bdf" "inst11" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 336 672 728 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst2 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|Layer0:inst189\|CONSTX:inst2\"" {  } { { "Layer0.bdf" "inst2" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer0.bdf" { { 392 672 728 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst78 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst78\"" {  } { { "Layer1.bdf" "inst78" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2688 80 312 2768 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDetector Layer2:inst1\|Layer1:inst26\|KeyDetector:inst200 " "Elaborating entity \"KeyDetector\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|KeyDetector:inst200\"" {  } { { "Layer1.bdf" "inst200" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 560 2520 2680 688 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardInterface Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167 " "Elaborating entity \"KeyboardInterface\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\"" {  } { { "Layer1.bdf" "inst167" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 560 2256 2456 656 "inst167" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst25 " "Primitive \"DFF\" of instance \"inst25\" not used" {  } { { "KeyboardInterface.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { { 248 1848 1912 328 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst28 " "Primitive \"DFFE\" of instance \"inst28\" not used" {  } { { "KeyboardInterface.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { { 136 592 656 216 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst38 " "Primitive \"DFFE\" of instance \"inst38\" not used" {  } { { "KeyboardInterface.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { { 136 1848 1912 216 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|RisingEdge:inst29 " "Elaborating entity \"RisingEdge\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|RisingEdge:inst29\"" {  } { { "KeyboardInterface.bdf" "inst29" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { { 344 1984 2080 440 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|Debouncer:inst40 " "Elaborating entity \"Debouncer\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|Debouncer:inst40\"" {  } { { "KeyboardInterface.bdf" "inst40" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/KeyboardInterface.bdf" { { 200 368 464 296 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|Debouncer:inst40\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|KeyboardInterface:inst167\|Debouncer:inst40\|REG1_INC_CL:inst2\"" {  } { { "Debouncer.bdf" "inst2" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst77 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst77\"" {  } { { "Layer1.bdf" "inst77" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2624 168 224 2680 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst186 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst186\"" {  } { { "Layer1.bdf" "inst186" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 168 2584 2640 224 "inst186" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst80 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst80\"" {  } { { "Layer1.bdf" "inst80" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2688 528 760 2768 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst79 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst79\"" {  } { { "Layer1.bdf" "inst79" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2624 616 672 2680 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst187 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst187\"" {  } { { "Layer1.bdf" "inst187" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 168 2952 3008 224 "inst187" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst162 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst162\"" {  } { { "Layer1.bdf" "inst162" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4736 1520 1576 4792 "inst162" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst161 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst161\"" {  } { { "Layer1.bdf" "inst161" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4800 984 1216 4880 "inst161" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst160 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst160\"" {  } { { "Layer1.bdf" "inst160" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4736 1072 1128 4792 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst159 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst159\"" {  } { { "Layer1.bdf" "inst159" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4800 528 760 4880 "inst159" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst158 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst158\"" {  } { { "Layer1.bdf" "inst158" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4736 616 672 4792 "inst158" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst157 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst157\"" {  } { { "Layer1.bdf" "inst157" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4800 80 312 4880 "inst157" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst156 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst156\"" {  } { { "Layer1.bdf" "inst156" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4736 168 224 4792 "inst156" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst39 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst39\"" {  } { { "Layer1.bdf" "inst39" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1280 1432 1664 1360 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst40 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst40\"" {  } { { "Layer1.bdf" "inst40" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1216 1520 1576 1272 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst38 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst38\"" {  } { { "Layer1.bdf" "inst38" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1280 984 1216 1360 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst37 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst37\"" {  } { { "Layer1.bdf" "inst37" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1216 1072 1128 1272 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst36 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst36\"" {  } { { "Layer1.bdf" "inst36" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1280 528 760 1360 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst35 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst35\"" {  } { { "Layer1.bdf" "inst35" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1216 616 672 1272 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst34 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst34\"" {  } { { "Layer1.bdf" "inst34" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1280 80 312 1360 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst33 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst33\"" {  } { { "Layer1.bdf" "inst33" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1216 168 224 1272 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst29 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst29\"" {  } { { "Layer1.bdf" "inst29" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 928 1432 1664 1008 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst28 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst28\"" {  } { { "Layer1.bdf" "inst28" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 864 1520 1576 920 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst27 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst27\"" {  } { { "Layer1.bdf" "inst27" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 928 984 1216 1008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst26 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst26\"" {  } { { "Layer1.bdf" "inst26" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 864 1072 1128 920 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst25 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst25\"" {  } { { "Layer1.bdf" "inst25" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 928 528 760 1008 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst24 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst24\"" {  } { { "Layer1.bdf" "inst24" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 864 616 672 920 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst22 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst22\"" {  } { { "Layer1.bdf" "inst22" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 864 168 224 920 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst73 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst73\"" {  } { { "Layer1.bdf" "inst73" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2336 1432 1664 2416 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst72 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst72\"" {  } { { "Layer1.bdf" "inst72" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2272 1520 1576 2328 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst71 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst71\"" {  } { { "Layer1.bdf" "inst71" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2336 984 1216 2416 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst70 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst70\"" {  } { { "Layer1.bdf" "inst70" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2272 1072 1128 2328 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst69 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst69\"" {  } { { "Layer1.bdf" "inst69" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2336 528 760 2416 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst68 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst68\"" {  } { { "Layer1.bdf" "inst68" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2272 616 672 2328 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst67 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst67\"" {  } { { "Layer1.bdf" "inst67" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2336 80 312 2416 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst66 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst66\"" {  } { { "Layer1.bdf" "inst66" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2272 168 224 2328 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst61 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst61\"" {  } { { "Layer1.bdf" "inst61" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1984 1432 1664 2064 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst62 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst62\"" {  } { { "Layer1.bdf" "inst62" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1920 1520 1576 1976 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst58 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst58\"" {  } { { "Layer1.bdf" "inst58" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1984 528 760 2064 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst57 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst57\"" {  } { { "Layer1.bdf" "inst57" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1920 616 672 1976 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst56 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst56\"" {  } { { "Layer1.bdf" "inst56" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1984 80 312 2064 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst55 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst55\"" {  } { { "Layer1.bdf" "inst55" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1920 168 224 1976 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst50 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst50\"" {  } { { "Layer1.bdf" "inst50" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1632 1432 1664 1712 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst51 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst51\"" {  } { { "Layer1.bdf" "inst51" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1568 1520 1576 1624 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst47 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst47\"" {  } { { "Layer1.bdf" "inst47" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1632 528 760 1712 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst46 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst46\"" {  } { { "Layer1.bdf" "inst46" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1568 616 672 1624 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst45 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst45\"" {  } { { "Layer1.bdf" "inst45" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1632 80 312 1712 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst44 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst44\"" {  } { { "Layer1.bdf" "inst44" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 1568 168 224 1624 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst95 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst95\"" {  } { { "Layer1.bdf" "inst95" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3040 1432 1664 3120 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst94 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst94\"" {  } { { "Layer1.bdf" "inst94" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2976 1520 1576 3032 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst93 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst93\"" {  } { { "Layer1.bdf" "inst93" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3040 984 1216 3120 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst92 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst92\"" {  } { { "Layer1.bdf" "inst92" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2976 1072 1128 3032 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst84 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst84\"" {  } { { "Layer1.bdf" "inst84" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2688 1432 1664 2768 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst83 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst83\"" {  } { { "Layer1.bdf" "inst83" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2624 1520 1576 2680 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst82 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst82\"" {  } { { "Layer1.bdf" "inst82" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2688 984 1216 2768 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst81 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst81\"" {  } { { "Layer1.bdf" "inst81" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 2624 1072 1128 2680 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst106 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst106\"" {  } { { "Layer1.bdf" "inst106" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3392 1432 1664 3472 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst105 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst105\"" {  } { { "Layer1.bdf" "inst105" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3328 1520 1576 3384 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst104 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst104\"" {  } { { "Layer1.bdf" "inst104" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3392 984 1216 3472 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst103 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst103\"" {  } { { "Layer1.bdf" "inst103" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3328 1072 1128 3384 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst113 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst113\"" {  } { { "Layer1.bdf" "inst113" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3744 1432 1664 3824 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst112 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst112\"" {  } { { "Layer1.bdf" "inst112" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3680 1520 1576 3736 "inst112" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|Layer1:inst26\|REGX:inst111 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|REGX:inst111\"" {  } { { "Layer1.bdf" "inst111" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3744 984 1216 3824 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst110 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst110\"" {  } { { "Layer1.bdf" "inst110" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 3680 1072 1128 3736 "inst110" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|Layer1:inst26\|CONSTX:inst151 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|Layer1:inst26\|CONSTX:inst151\"" {  } { { "Layer1.bdf" "inst151" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer1.bdf" { { 4384 1520 1576 4440 "inst151" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|REGX:inst18 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|REGX:inst18\"" {  } { { "Layer2.bdf" "inst18" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 1096 496 728 1176 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|REGX:inst16 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|REGX:inst16\"" {  } { { "Layer2.bdf" "inst16" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 1096 48 280 1176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|CONSTX:inst47 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|CONSTX:inst47\"" {  } { { "Layer2.bdf" "inst47" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 1784 592 648 1840 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|CONSTX:inst48 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|CONSTX:inst48\"" {  } { { "Layer2.bdf" "inst48" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 1784 144 200 1840 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|CONSTX:inst59 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|CONSTX:inst59\"" {  } { { "Layer2.bdf" "inst59" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 2160 592 648 2216 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer2:inst1\|CONSTX:inst70 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer2:inst1\|CONSTX:inst70\"" {  } { { "Layer2.bdf" "inst70" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 2544 592 648 2600 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Layer2:inst1\|REGX:inst4 " "Elaborating entity \"REGX\" for hierarchy \"Layer2:inst1\|REGX:inst4\"" {  } { { "Layer2.bdf" "inst4" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Layer2.bdf" { { 432 1056 1288 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262643768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX CMPX:inst16 " "Elaborating entity \"CMPX\" for hierarchy \"CMPX:inst16\"" {  } { { "Lab2Demo.bdf" "inst16" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 600 1416 1576 672 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262644258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"CONSTX:inst17\"" {  } { { "Lab2Demo.bdf" "inst17" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 536 1496 1552 592 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262644258 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst18\|Mult0\"" {  } { { "Binary2BCD.vhd" "Mult0" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598262650115 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1598262650115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:inst18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\"" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:inst18\|lpm_mult:Mult0 " "Instantiated megafunction \"Binary2BCD:inst18\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650155 ""}  } { { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598262650155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core Binary2BCD:inst18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Binary2BCD:inst18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Binary2BCD:inst18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598262650305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598262650305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst18\|lpm_mult:Mult0\|altshift:external_latency_ffs Binary2BCD:inst18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:inst18\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598262650326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UNITS_dp VCC " "Pin \"UNITS_dp\" is stuck at VCC" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/rv180474d/Desktop/Project - finalVGA - v2-20200303T133134Z-001/Project - finalVGA - v2/Lab2Demo.bdf" { { 872 1544 1720 888 "UNITS_dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1598262651635 "|Lab2Demo|UNITS_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1598262651635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1598262651895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598262654074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598262654074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2868 " "Implemented 2868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598262654583 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598262654583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2838 " "Implemented 2838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598262654583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598262654583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598262654693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 11:50:54 2020 " "Processing ended: Mon Aug 24 11:50:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598262654693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598262654693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598262654693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598262654693 ""}
