4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
4	 d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v
