2126270 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v21/rtl.vhdl' 'VHDL' 'rtl'
463670 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v21/concat_sim_rtl.vhdl' 'VHDL' 'rtl'
480309 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v21/rtl.v' 'VERILOG' 'rtl'
466646 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v21/concat_sim_rtl.v' 'VERILOG' 'rtl'
