=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01 results\mistral_7b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01.sv dataset_code-complete-iccad2023/Prob085_shift4_test.sv dataset_code-complete-iccad2023/Prob085_shift4_ref.sv
Return code: 3

--- stdout ---


--- stderr ---
results\mistral_7b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01.sv:13: error: q Unable to assign to unresolved wires.
results\mistral_7b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01.sv:15: error: q Unable to assign to unresolved wires.
results\mistral_7b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01.sv:17: error: q Unable to assign to unresolved wires.
3 error(s) during elaboration.
