# diagram.py íŒŒì¼ ìƒë‹¨ì— ì¶”ê°€í•  ì½”ë“œ

import matplotlib
import matplotlib
matplotlib.use('TkAgg')  # ë˜ëŠ” 'Qt5Agg', 'WxAgg' ë“± ë‹¤ë¥¸ ëŒ€í™”í˜• ë°±ì—”ë“œ
# ì´í›„ schemdraw ì½”ë“œ ì‹¤í–‰
# Streamlit í™˜ê²½ì—ì„œ GUI ì˜¤ë¥˜ë¥¼ ë°©ì§€í•˜ê¸° ìœ„í•´ Agg ë°±ì—”ë“œ ì‚¬ìš©
import os
from typing import List, Dict

#if 'STREAMLIT_SERVER_PORT' in os.environ:
#    matplotlib.use('Agg')
#else:
#    matplotlib.use('Qt5Agg')

import matplotlib.pyplot as plt
import cv2
import schemdraw
import schemdraw.elements as e
import networkx as nx
import argparse
from io import BytesIO
import numpy as np
from PIL import Image
import cv2
from collections import defaultdict

# diagram.pyì— ì¶”ê°€í•  í•¨ìˆ˜ë“¤

def drawDiagramFromSpice(spice_file: str, output_path: str = None) -> schemdraw.Drawing:
    """
    SPICE ë„·ë¦¬ìŠ¤íŠ¸ íŒŒì¼ë¡œë¶€í„° íšŒë¡œë„ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    
    Args:
        spice_file: SPICE ë„·ë¦¬ìŠ¤íŠ¸ íŒŒì¼ ê²½ë¡œ
        output_path: ì¶œë ¥ ì´ë¯¸ì§€ íŒŒì¼ ê²½ë¡œ (ì„ íƒì‚¬í•­)
    
    Returns:
        schemdraw.Drawing ê°ì²´
    """
    from spice_parser import SpiceParser
    
    # SPICE íŒŒì¼ íŒŒì‹±
    parser = SpiceParser()
    circuit_data = parser.parse_file(spice_file)
    
    # ì»´í¬ë„ŒíŠ¸ë¥¼ networkx ê·¸ë˜í”„ë¡œ ë³€í™˜
    G = build_graph_from_spice(circuit_data['components'])
    
    # íšŒë¡œ í† í´ë¡œì§€ ë¶„ì„
    circuit_levels = analyze_spice_topology(G, circuit_data['components'])
    
    # íšŒë¡œë„ ê·¸ë¦¬ê¸°
    d = drawDiagramFromSpiceComponents(circuit_data['components'], circuit_levels)
    
    if output_path:
        d.save(output_path)
    
    return d


def build_graph_from_spice(components: List[Dict]) -> nx.Graph:
    """
    SPICE ì»´í¬ë„ŒíŠ¸ ë¦¬ìŠ¤íŠ¸ë¡œë¶€í„° networkx ê·¸ë˜í”„ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    """
    G = nx.Graph()
    
    # ë…¸ë“œ(ë„·) ì¶”ê°€
    all_nodes = set()
    for comp in components:
        if isinstance(comp['nodes'], tuple):
            for node in comp['nodes']:
                all_nodes.add(node)
    
    G.add_nodes_from(all_nodes)
    
    # ì»´í¬ë„ŒíŠ¸ë¥¼ ì—£ì§€ë¡œ ì¶”ê°€
    for comp in components:
        if comp['type'] in ['Resistor', 'Capacitor', 'Inductor', 'VoltageSource', 
                           'CurrentSource', 'Diode']:
            n1, n2 = comp['nodes']
            G.add_edge(n1, n2, component=comp)
    
    return G


def analyze_spice_topology(G: nx.Graph, components: List[Dict]) -> List[List[Dict]]:
    """
    SPICE ì»´í¬ë„ŒíŠ¸ì˜ í† í´ë¡œì§€ë¥¼ ë¶„ì„í•˜ì—¬ ì§ë ¬/ë³‘ë ¬ êµ¬ì¡°ë¥¼ íŒŒì•…í•©ë‹ˆë‹¤.
    """
    # ê·¸ë¼ìš´ë“œ ë…¸ë“œ (0) ì°¾ê¸°
    ground_node = 0
    
    # ì „ì••ì› ì°¾ê¸°
    voltage_sources = [c for c in components if c['type'] == 'VoltageSource']
    
    if not voltage_sources:
        # ì „ì••ì›ì´ ì—†ìœ¼ë©´ ëª¨ë“  ì»´í¬ë„ŒíŠ¸ë¥¼ í•˜ë‚˜ì˜ ë ˆë²¨ë¡œ
        return [components]
    
    # ë³‘ë ¬ ê·¸ë£¹ ì°¾ê¸°
    parallel_groups = find_parallel_components_spice(components)
    
    # ì§ë ¬ ìˆœì„œ ê²°ì •
    circuit_levels = order_series_components_spice(G, parallel_groups, voltage_sources[0])
    
    return circuit_levels


def find_parallel_components_spice(components: List[Dict]) -> List[List[Dict]]:
    """
    ê°™ì€ ë‘ ë…¸ë“œì— ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ë“¤ì„ ë³‘ë ¬ ê·¸ë£¹ìœ¼ë¡œ ë¬¶ìŠµë‹ˆë‹¤.
    """
    groups = []
    processed = set()
    
    for i, comp1 in enumerate(components):
        if i in processed or comp1['type'] == 'VoltageSource':
            continue
        
        group = [comp1]
        processed.add(i)
        
        # ê°™ì€ ë…¸ë“œì— ì—°ê²°ëœ ë‹¤ë¥¸ ì»´í¬ë„ŒíŠ¸ ì°¾ê¸°
        for j, comp2 in enumerate(components):
            if j in processed or j == i or comp2['type'] == 'VoltageSource':
                continue
            
            # ë‘ ì»´í¬ë„ŒíŠ¸ê°€ ê°™ì€ ë‘ ë…¸ë“œì— ì—°ê²°ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
            if set(comp1['nodes'][:2]) == set(comp2['nodes'][:2]):
                group.append(comp2)
                processed.add(j)
        
        groups.append(group)
    
    return groups


def order_series_components_spice(G: nx.Graph, parallel_groups: List[List[Dict]], 
                                  voltage_source: Dict) -> List[List[Dict]]:
    """
    ì „ì••ì›ìœ¼ë¡œë¶€í„°ì˜ ì „ë¥˜ ê²½ë¡œë¥¼ ë”°ë¼ ì»´í¬ë„ŒíŠ¸ ê·¸ë£¹ì„ ì •ë ¬í•©ë‹ˆë‹¤.
    """
    # ì „ì••ì›ì˜ ì–‘ê·¹ì—ì„œ ì‹œì‘
    start_node = voltage_source['nodes'][0]
    end_node = voltage_source['nodes'][1]
    
    # ê° ë³‘ë ¬ ê·¸ë£¹ì˜ ëŒ€í‘œ ë…¸ë“œ ìŒ ì¶”ì¶œ
    group_nodes = []
    for group in parallel_groups:
        if group:
            nodes = group[0]['nodes'][:2]
            group_nodes.append((group, set(nodes)))
    
    # ë…¸ë“œ ì—°ê²° ìˆœì„œì— ë”°ë¼ ì •ë ¬
    ordered_groups = []
    current_node = start_node
    used_groups = set()
    
    while len(ordered_groups) < len(parallel_groups):
        for i, (group, nodes) in enumerate(group_nodes):
            if i in used_groups:
                continue
            
            if current_node in nodes:
                ordered_groups.append(group)
                used_groups.add(i)
                # ë‹¤ìŒ ë…¸ë“œë¡œ ì´ë™
                for node in nodes:
                    if node != current_node:
                        current_node = node
                        break
                break
    
    # ì •ë ¬ë˜ì§€ ì•Šì€ ê·¸ë£¹ ì¶”ê°€
    for i, (group, _) in enumerate(group_nodes):
        if i not in used_groups:
            ordered_groups.append(group)
    
    return ordered_groups


def drawDiagramFromSpiceComponents(components: List[Dict], 
                                   circuit_levels: List[List[Dict]]) -> schemdraw.Drawing:
    """
    SPICE ì»´í¬ë„ŒíŠ¸ë¡œë¶€í„° íšŒë¡œë„ë¥¼ ê·¸ë¦½ë‹ˆë‹¤.
    """
    d = schemdraw.Drawing()
    
    # ì „ì••ì› ì°¾ê¸°
    voltage_sources = [c for c in components if c['type'] == 'VoltageSource']
    
    if voltage_sources:
        # ì „ì••ì› ê·¸ë¦¬ê¸°
        vs = voltage_sources[0]
        d += e.SourceV().label(f"{vs['name']}\n{vs['value']}V")
        d.push()
    
    # ê° ë ˆë²¨ì˜ ì»´í¬ë„ŒíŠ¸ ê·¸ë¦¬ê¸°
    for level_idx, level in enumerate(circuit_levels):
        if not level:
            continue
        
        level_size = len(level)
        
        if level_size == 1:
            # ë‹¨ì¼ ì»´í¬ë„ŒíŠ¸
            comp = level[0]
            element = get_spice_component_element(comp)
            d += element
            
        else:
            # ë³‘ë ¬ ì»´í¬ë„ŒíŠ¸
            d += e.Line().right(d.unit/4).linewidth(0)
            d.push()
            
            # ë³‘ë ¬ ë¸Œëœì¹˜ ê·¸ë¦¬ê¸°
            spacing = 1.0
            for i, comp in enumerate(level):
                if i > 0:
                    d.pop()
                    d.push()
                
                # ìˆ˜ì§ ì˜¤í”„ì…‹ ê³„ì‚°
                offset = (i - (level_size-1)/2) * spacing
                
                if offset != 0:
                    d += e.Line().up(offset * d.unit).linewidth(0)
                
                element = get_spice_component_element(comp)
                d += element
                
                if offset != 0:
                    d += e.Line().down(offset * d.unit).linewidth(0)
            
            d.pop()
            d += e.Line().right(d.unit/4).linewidth(0)
    
    # íšŒë¡œ ë‹«ê¸°
    if voltage_sources:
        d.pop()
        d += e.Line().down()
        d += e.Line().left()
    
    return d


def get_spice_component_element(comp: Dict) -> schemdraw.elements.Element:
    """
    SPICE ì»´í¬ë„ŒíŠ¸ ì •ë³´ë¡œë¶€í„° schemdraw ì—˜ë¦¬ë¨¼íŠ¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    """
    comp_type = comp['type']
    name = comp['name']
    
    if comp_type == 'Resistor':
        value = comp.get('value', 0)
        label = f"{name}\n{format_value(value, 'Î©')}"
        return e.Resistor().right().label(label)
    
    elif comp_type == 'Capacitor':
        value = comp.get('value', 0)
        label = f"{name}\n{format_value(value, 'F')}"
        return e.Capacitor().right().label(label)
    
    elif comp_type == 'Inductor':
        value = comp.get('value', 0)
        label = f"{name}\n{format_value(value, 'H')}"
        return e.Inductor2().right().label(label)
    
    elif comp_type == 'Diode':
        model = comp.get('model', '')
        label = f"{name}\n{model}" if model else name
        return e.Diode().right().label(label)
    
    elif comp_type == 'CurrentSource':
        value = comp.get('value', 0)
        label = f"{name}\n{format_value(value, 'A')}"
        return e.SourceI().right().label(label)
    
    elif comp_type == 'VoltageSource':
        value = comp.get('value', 0)
        label = f"{name}\n{value}V"
        return e.SourceV().right().label(label)
    
    else:
        # ê¸°ë³¸ê°’ìœ¼ë¡œ ì €í•­ ì‚¬ìš©
        return e.Resistor().right().label(name)


def format_value(value: float, unit: str) -> str:
    """
    ìˆ«ì ê°’ì„ ì ì ˆí•œ ë‹¨ìœ„ì™€ í•¨ê»˜ í¬ë§·íŒ…í•©ë‹ˆë‹¤.
    """
    if value == 0:
        return f"0{unit}"
    
    # ë‹¨ìœ„ ì ‘ë‘ì‚¬
    prefixes = [
        (1e12, 'T'), (1e9, 'G'), (1e6, 'M'), (1e3, 'k'),
        (1, ''), (1e-3, 'm'), (1e-6, 'Î¼'), (1e-9, 'n'), (1e-12, 'p')
    ]
    
    for scale, prefix in prefixes:
        if abs(value) >= scale:
            return f"{value/scale:.2g}{prefix}{unit}"
    
    return f"{value:.2e}{unit}"


# ê¸°ì¡´ generate_circuit í•¨ìˆ˜ ìˆ˜ì •
def generate_circuit_from_spice(spice_file: str, output_img: str):
    """
    SPICE íŒŒì¼ë¡œë¶€í„° íšŒë¡œë„ë¥¼ ìƒì„±í•˜ëŠ” ê°„ë‹¨í•œ ë˜í¼ í•¨ìˆ˜
    """
    try:
        # SPICE íŒŒì¼ë¡œë¶€í„° íšŒë¡œë„ ìƒì„±
        d = drawDiagramFromSpice(spice_file)
        
        if d:
            d.draw()
            d.save(output_img)
            print(f"âœ… SPICE ê¸°ë°˜ íšŒë¡œë„ ìƒì„± ì™„ë£Œ: {output_img}")
            
            # OpenCV ë²„ì „ë„ ì €ì¥
            try:
                img_cv = render_drawing_to_cv2(d)
                cv2.imwrite(output_img.replace('.jpg', '_cv.jpg'), img_cv)
            except Exception as e:
                print(f"OpenCV ë³€í™˜ ì‹¤íŒ¨: {e}")
        else:
            print("âŒ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨")
            
    except Exception as e:
        print(f"âŒ SPICE íŒŒì‹± ì˜¤ë¥˜: {e}")
        import traceback
        traceback.print_exc()

def get_n_clicks(img, window_name, prompts):
    """
    ë‹¤ì¤‘ í´ë¦­ìœ¼ë¡œ ì‚¬ìš©ì ì…ë ¥ ì¢Œí‘œë¥¼ ìˆ˜ì§‘í•©ë‹ˆë‹¤.
    """
    pts = []
    clone = img.copy()
    # ì²« ë²ˆì§¸ í”„ë¡¬í”„íŠ¸ë¥¼ ì´ë¯¸ì§€ì— í‘œì‹œ
    if prompts:
        cv2.putText(clone, prompts[0], (10, 30), cv2.FONT_HERSHEY_SIMPLEX, 0.7, (255, 0, 0), 2)

    def click_event(event, x, y, flags, param):
        nonlocal clone, pts
        if event == cv2.EVENT_LBUTTONDOWN and len(pts) < len(prompts):
            pts.append((x, y))
            clone = img.copy()
            for px, py in pts:
                cv2.circle(clone, (px, py), 5, (0, 0, 255), -1)
            if len(pts) < len(prompts):
                next_msg = prompts[len(pts)]
                cv2.putText(clone, next_msg, (10, 30), cv2.FONT_HERSHEY_SIMPLEX, 0.7, (255, 0, 0), 2)
            cv2.imshow(window_name, clone)
            if len(pts) >= len(prompts):
                cv2.waitKey(500)

    cv2.setMouseCallback(window_name, click_event)
    for msg in prompts:
        print(msg)
    cv2.waitKey(0)
    return pts

def find_parallel_groups(component_nets):
    """
    ê°™ì€ ë‘ ë„·ì— ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ë“¤ì„ ë³‘ë ¬ ê·¸ë£¹ìœ¼ë¡œ ë¬¶ìŠµë‹ˆë‹¤.
    """
    groups = []
    processed = set()
    
    for comp_name, nets in component_nets.items():
        if comp_name in processed:
            continue
        
        # í˜„ì¬ ì»´í¬ë„ŒíŠ¸ì™€ ê°™ì€ ë„·ì— ì—°ê²°ëœ ë‹¤ë¥¸ ì»´í¬ë„ŒíŠ¸ë“¤ ì°¾ê¸°
        current_group = [comp_name]
        processed.add(comp_name)
        
        for other_comp, other_nets in component_nets.items():
            if other_comp != comp_name and other_comp not in processed:
                # ì •í™•íˆ ê°™ì€ ë„·ì— ì—°ê²°ë˜ì–´ ìˆìœ¼ë©´ ë³‘ë ¬
                if nets == other_nets:
                    current_group.append(other_comp)
                    processed.add(other_comp)
        
        groups.append(current_group)
    
    return groups

def analyze_circuit_topology_fixed(G):
    """
    networkx Graphë¥¼ ë¶„ì„í•˜ì—¬ ì§ë ¬/ë³‘ë ¬ êµ¬ì¡°ë¥¼ ì˜¬ë°”ë¥´ê²Œ ì¶”ì¶œí•©ë‹ˆë‹¤.
    ìˆ˜ì •ëœ ë²„ì „: ë³‘ë ¬ ì—°ê²°ì„ ì •í™•íˆ ê²€ì¶œ
    """
    # 1) ì „ì••ì› ì°¾ê¸°
    voltage_nodes = []
    other_components = []
    
    for node, data in G.nodes(data=True):
        if data.get('comp_class') == 'VoltageSource':
            voltage_nodes.append(node)
        else:
            other_components.append({
                'name': node,
                'class': data.get('comp_class'),
                'value': data.get('value', 0)
            })
    
    if not voltage_nodes:
        print("Warning: No voltage source found")
        return []
    
    voltage_node = voltage_nodes[0]
    print(f"DEBUG: Voltage node: {voltage_node}")
    
    # 2) ë„· ë¶„ì„ì„ í†µí•œ ë³‘ë ¬ êµ¬ì¡° ê²€ì¶œ
    # ê° ì»´í¬ë„ŒíŠ¸ê°€ ì—°ê²°ëœ ë„· ì •ë³´ ì¶”ì¶œ
    component_nets = {}
    for comp_name in [c['name'] for c in other_components]:
        nets_str = G.nodes[comp_name].get('nets', '')
        if nets_str:
            nets = [int(net) for net in nets_str.split(',')]
            component_nets[comp_name] = set(nets)
            print(f"DEBUG: {comp_name} connected to nets: {nets}")
    
    # 3) ë³‘ë ¬ ê·¸ë£¹ ì°¾ê¸°
    parallel_groups = find_parallel_groups(component_nets)
    print(f"DEBUG: Parallel groups: {parallel_groups}")
    
    # 4) ì§ë ¬ ìˆœì„œ ê²°ì •
    circuit_levels = build_circuit_levels(parallel_groups, component_nets, other_components)
    print(f"DEBUG: Circuit levels: {circuit_levels}")
    
    return circuit_levels

def build_circuit_levels(parallel_groups, component_nets, other_components):
    """
    ë³‘ë ¬ ê·¸ë£¹ë“¤ì„ ì§ë ¬ ìˆœì„œë¡œ ë°°ì—´í•˜ì—¬ circuit levelsë¥¼ êµ¬ì„±í•©ë‹ˆë‹¤.
    """
    # ì»´í¬ë„ŒíŠ¸ ì •ë³´ ë§¤í•‘
    comp_info = {comp['name']: comp for comp in other_components}
    
    # ê° ê·¸ë£¹ì˜ ë„· ì—°ê²° ì •ë³´
    group_nets = {}
    for i, group in enumerate(parallel_groups):
        # ê·¸ë£¹ì˜ ì²« ë²ˆì§¸ ì»´í¬ë„ŒíŠ¸ì˜ ë„· ì •ë³´ë¥¼ ê·¸ë£¹ ëŒ€í‘œë¡œ ì‚¬ìš©
        group_nets[i] = component_nets[group[0]]
    
    # ë„· ê¸°ì¤€ìœ¼ë¡œ ê·¸ë£¹ë“¤ì„ ì •ë ¬
    # ê°€ì¥ ì‘ì€ ë„· ë²ˆí˜¸ ê¸°ì¤€ìœ¼ë¡œ ì •ë ¬
    sorted_groups = sorted(enumerate(parallel_groups), 
                          key=lambda x: min(group_nets[x[0]]))
    
    # ì»´í¬ë„ŒíŠ¸ ì •ë³´ í¬í•¨í•˜ì—¬ ìµœì¢… ë ˆë²¨ êµ¬ì„±
    circuit_levels = []
    for _, group in sorted_groups:
        level = []
        for comp_name in group:
            if comp_name in comp_info:
                level.append(comp_info[comp_name])
        if level:
            circuit_levels.append(level)
    
    return circuit_levels




def find_path_excluding_voltage(G, start, end, voltage_nodes):
    """
    ì „ì••ì›ì„ ì œì™¸í•˜ê³  startì—ì„œ endê¹Œì§€ì˜ ê²½ë¡œë¥¼ ì°¾ìŠµë‹ˆë‹¤.
    """
    from collections import deque
    
    queue = deque([(start, [start])])
    visited = set([start])
    
    while queue:
        node, path = queue.popleft()
        
        if node == end:
            return path
        
        for neighbor in G.neighbors(node):
            if neighbor not in visited and neighbor not in voltage_nodes:
                visited.add(neighbor)
                queue.append((neighbor, path + [neighbor]))
    
    return None


def group_parallel_components(G, ordered_components, voltage_nodes):
    """
    ìˆœì„œê°€ ì •í•´ì§„ ì»´í¬ë„ŒíŠ¸ë“¤ ì¤‘ì—ì„œ ë³‘ë ¬ ì—°ê²°ëœ ê²ƒë“¤ì„ ê·¸ë£¹í™”í•©ë‹ˆë‹¤.
    """
    if len(ordered_components) <= 1:
        return [ordered_components] if ordered_components else []
    
    # net ì—°ê²° ì •ë³´ë¥¼ ì´ìš©í•´ ë³‘ë ¬ êµ¬ì¡° ì°¾ê¸°
    levels = []
    i = 0
    
    while i < len(ordered_components):
        current_group = [ordered_components[i]]
        current_node = ordered_components[i]['name']
        
        # ê°™ì€ ë‘ ë…¸ë“œì— ì—°ê²°ëœ ë‹¤ë¥¸ ì»´í¬ë„ŒíŠ¸ë“¤ ì°¾ê¸°
        current_nets = get_component_nets(G, current_node)
        
        j = i + 1
        while j < len(ordered_components):
            other_node = ordered_components[j]['name']
            other_nets = get_component_nets(G, other_node)
            
            # ê°™ì€ netì— ì—°ê²°ë˜ì–´ ìˆìœ¼ë©´ ë³‘ë ¬
            if current_nets == other_nets:
                current_group.append(ordered_components[j])
                ordered_components.pop(j)
            else:
                j += 1
        
        levels.append(current_group)
        i += 1
    
    return levels


def get_component_nets(G, node_name):
    """
    ì»´í¬ë„ŒíŠ¸ê°€ ì—°ê²°ëœ net ì •ë³´ë¥¼ ë°˜í™˜í•©ë‹ˆë‹¤.
    """
    node_data = G.nodes[node_name]
    nets_str = node_data.get('nets', '')
    
    if nets_str:
        return set(nets_str.split(','))
    else:
        return set()


def drawDiagramFromGraph_fixed(G, voltage=5.0):
    """
    ìˆ˜ì •ëœ networkx Graph ê¸°ë°˜ íšŒë¡œë„ ìƒì„± í•¨ìˆ˜ (ë³‘ë ¬ êµ¬ì¡° ê°œì„ )
    """
    # 1) ìˆ˜ì •ëœ íšŒë¡œ í† í´ë¡œì§€ ë¶„ì„
    circuit_levels = analyze_circuit_topology_fixed(G)
    
    if not circuit_levels:
        print("No circuit levels found")
        return None
    
    print(f"DEBUG: Found {len(circuit_levels)} levels:")
    for i, level in enumerate(circuit_levels):
        print(f"  Level {i}: {[comp['name'] for comp in level]}")
    
    # 2) diagram_origin.py ìŠ¤íƒ€ì¼ë¡œ íšŒë¡œë„ ìƒì„±
    return drawDiagram_fixed_v2(voltage, circuit_levels)


def drawDiagram_fixed_v2(voltage, circuit_levels):
    """
    ìˆ˜ì •ëœ íšŒë¡œë„ ê·¸ë¦¬ê¸° í•¨ìˆ˜ - ë³‘ë ¬ êµ¬ì¡°ë¥¼ ì •í™•íˆ ë°˜ì˜
    """
    import schemdraw
    import schemdraw.elements as e
    
    d = schemdraw.Drawing()
    d.push()
    
    components = []
    
    for level_idx, level in enumerate(circuit_levels):
        level_size = len(level)
        
        print(f"DEBUG: Drawing level {level_idx} with {level_size} components: {[c['name'] for c in level]}")
        
        if level_size == 1:
            # ë‹¨ì¼ ì»´í¬ë„ŒíŠ¸ (ì§ë ¬)
            comp = level[0]
            with schemdraw.Drawing(show=False) as single_comp:
                element = get_component_element(comp)
                single_comp += element
            components.append(single_comp)
            
        elif level_size == 2:
            # ë³‘ë ¬ ì»´í¬ë„ŒíŠ¸ 2ê°œ
            with schemdraw.Drawing(show=False) as parallel_2:
                parallel_2 += e.Line().right(parallel_2.unit/4)
                parallel_2.push()
                
                # ìœ„ìª½ ì»´í¬ë„ŒíŠ¸
                parallel_2 += e.Line().up(parallel_2.unit/2)
                element1 = get_component_element(level[0])
                parallel_2 += element1
                parallel_2 += e.Line().down(parallel_2.unit/2)
                parallel_2.pop()
                
                # ì•„ë˜ìª½ ì»´í¬ë„ŒíŠ¸  
                parallel_2 += e.Line().down(parallel_2.unit/2)
                element2 = get_component_element(level[1])
                parallel_2 += element2
                parallel_2 += e.Line().up(parallel_2.unit/2)
                
                # ì—°ê²°ì„ 
                parallel_2 += e.Line().right(parallel_2.unit/4)
            components.append(parallel_2)
            
        elif level_size == 3:
            # ë³‘ë ¬ ì»´í¬ë„ŒíŠ¸ 3ê°œ
            with schemdraw.Drawing(show=False) as parallel_3:
                parallel_3 += e.Line().right(parallel_3.unit/4)
                parallel_3.push()
                
                # ìœ„ìª½
                parallel_3 += e.Line().up(parallel_3.unit/2)
                element1 = get_component_element(level[0])
                parallel_3 += element1
                parallel_3 += e.Line().down(parallel_3.unit/2)
                parallel_3.pop()
                
                # ì¤‘ê°„
                parallel_3.push()
                element2 = get_component_element(level[1])
                parallel_3 += element2
                parallel_3.pop()
                
                # ì•„ë˜ìª½
                parallel_3 += e.Line().down(parallel_3.unit/2)
                element3 = get_component_element(level[2])
                parallel_3 += element3
                parallel_3 += e.Line().up(parallel_3.unit/2)
                
                # ì—°ê²°ì„ 
                parallel_3 += e.Line().right(parallel_3.unit/4)
            components.append(parallel_3)
            
        else:
            # 4ê°œ ì´ìƒì˜ ë³‘ë ¬ ì»´í¬ë„ŒíŠ¸
            with schemdraw.Drawing(show=False) as multi_parallel:
                multi_parallel += e.Line().right(multi_parallel.unit/4)
                multi_parallel.push()
                
                # ìˆ˜ì§ ê°„ê²© ê³„ì‚°
                spacing = 0.8
                for i, comp in enumerate(level):
                    if i > 0:
                        multi_parallel.pop()
                        multi_parallel.push()
                    
                    # ì¤‘ì‹¬ì„ ê¸°ì¤€ìœ¼ë¡œ ëŒ€ì¹­ ë°°ì¹˜
                    vertical_offset = (i - (level_size-1)/2) * spacing
                    
                    if vertical_offset != 0:
                        multi_parallel += e.Line().up(vertical_offset * multi_parallel.unit)
                    
                    element = get_component_element(comp)
                    multi_parallel += element
                    
                    if vertical_offset != 0:
                        multi_parallel += e.Line().down(vertical_offset * multi_parallel.unit)
                
                multi_parallel.pop()
                multi_parallel += e.Line().right(multi_parallel.unit/4)
            components.append(multi_parallel)
    
    # ì»´í¬ë„ŒíŠ¸ë“¤ì„ ì§ë ¬ë¡œ ì—°ê²°
    for comp in components:
        d += e.ElementDrawing(comp)
    
    # ì „ì› ë° ì—°ê²°ì„  ì¶”ê°€
    d += (n1 := e.Dot())
    d += e.Line().down().at(n1.end)
    d += (n2 := e.Dot())
    d.pop()
    d += (n3 := e.Dot())
    d += e.SourceV().down().label(f"{voltage}V").at(n3.end).reverse()
    d += (n4 := e.Dot())
    d += e.Line().right().endpoints(n4.end, n2.end)
    
    return d

def detect_parallel_groups(level_components, G):
    """
    í•œ ë ˆë²¨ ë‚´ì—ì„œ ë³‘ë ¬ ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ ê·¸ë£¹ì„ ì°¾ìŠµë‹ˆë‹¤.
    """
    if len(level_components) <= 1:
        return [level_components]
    
    # ê° ì»´í¬ë„ŒíŠ¸ì˜ ì—°ê²° ìƒíƒœ ë¶„ì„
    groups = []
    ungrouped = level_components.copy()
    
    while ungrouped:
        current_group = [ungrouped[0]]
        ungrouped.remove(ungrouped[0])
        
        # ê°™ì€ ë…¸ë“œì— ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ë“¤ ì°¾ê¸°
        for comp in current_group:
            comp_neighbors = set(G.neighbors(comp['name']))
            
            for other in ungrouped.copy():
                other_neighbors = set(G.neighbors(other['name']))
                
                # ê³µí†µ ì´ì›ƒì´ ìˆìœ¼ë©´ ë³‘ë ¬ ì—°ê²°
                if comp_neighbors & other_neighbors:
                    current_group.append(other)
                    ungrouped.remove(other)
        
        groups.append(current_group)
    
    return groups


def drawDiagramFromGraph(G, voltage=5.0):
    """
    networkx Graphë¡œë¶€í„° íšŒë¡œë„ë¥¼ ê·¸ë¦½ë‹ˆë‹¤ (diagram_origin.py ìŠ¤íƒ€ì¼)
    """
    # 1) íšŒë¡œ í† í´ë¡œì§€ ë¶„ì„
    circuit_levels = analyze_circuit_topology_fixed(G)
    
    if not circuit_levels:
        print("No circuit levels found")
        return None
    
    # 2) ê° ë ˆë²¨ì—ì„œ ë³‘ë ¬ ê·¸ë£¹ ê²€ì¶œ
    processed_levels = []
    for level in circuit_levels:
        parallel_groups = detect_parallel_groups(level, G)
        
        # ê·¸ë£¹ë³„ë¡œ ì»´í¬ë„ŒíŠ¸ ì •ë¦¬
        level_groups = []
        for group in parallel_groups:
            if len(group) == 1:
                # ë‹¨ì¼ ì»´í¬ë„ŒíŠ¸
                level_groups.append(group)
            else:
                # ë³‘ë ¬ ê·¸ë£¹
                level_groups.append(group)
        
        processed_levels.extend(level_groups)
    
    # 3) schemdrawë¡œ ê·¸ë¦¬ê¸°
    return drawDiagram(voltage, processed_levels)


def drawDiagram(voltage, circuit_levels):
    """
    diagram_origin.py ê¸°ë°˜ì˜ íšŒë¡œë„ ê·¸ë¦¬ê¸° í•¨ìˆ˜ (ê°œì„ ëœ ë²„ì „)
    """
    d = schemdraw.Drawing()
    d.push()
    
    components = []
    
    for level in circuit_levels:
        level_size = len(level)
        
        if level_size == 1:
            # ë‹¨ì¼ ì»´í¬ë„ŒíŠ¸
            comp = level[0]
            with schemdraw.Drawing(show=False) as single_comp:
                element = get_component_element(comp)
                single_comp += element
            components.append(single_comp)
            
        elif level_size == 2:
            # ë³‘ë ¬ ì €í•­ 2ê°œ
            with schemdraw.Drawing(show=False) as parallel_2:
                parallel_2 += e.Line().right(parallel_2.unit/4)
                parallel_2.push()
                
                # ìœ„ìª½ ì»´í¬ë„ŒíŠ¸
                parallel_2 += e.Line().up(parallel_2.unit/2)
                element1 = get_component_element(level[0])
                parallel_2 += element1
                parallel_2 += e.Line().down(parallel_2.unit/2)
                parallel_2.pop()
                
                # ì•„ë˜ìª½ ì»´í¬ë„ŒíŠ¸  
                parallel_2 += e.Line().down(parallel_2.unit/2)
                element2 = get_component_element(level[1])
                parallel_2 += element2
                parallel_2 += e.Line().up(parallel_2.unit/2)
                
                # ì—°ê²°ì„ 
                parallel_2 += e.Line().right(parallel_2.unit/4)
            components.append(parallel_2)
            
        elif level_size == 3:
            # ë³‘ë ¬ ì €í•­ 3ê°œ
            with schemdraw.Drawing(show=False) as parallel_3:
                parallel_3 += e.Line().right(parallel_3.unit/4)
                parallel_3.push()
                
                # ìœ„ìª½
                parallel_3 += e.Line().up(parallel_3.unit/2)
                element1 = get_component_element(level[0])
                parallel_3 += element1
                parallel_3 += e.Line().down(parallel_3.unit/2)
                parallel_3.pop()
                
                # ì¤‘ê°„
                parallel_3.push()
                element2 = get_component_element(level[1])
                parallel_3 += element2
                parallel_3.pop()
                
                # ì•„ë˜ìª½
                parallel_3 += e.Line().down(parallel_3.unit/2)
                element3 = get_component_element(level[2])
                parallel_3 += element3
                parallel_3 += e.Line().up(parallel_3.unit/2)
                
                # ì—°ê²°ì„ 
                parallel_3 += e.Line().right(parallel_3.unit/4)
            components.append(parallel_3)
            
        else:
            # 4ê°œ ì´ìƒì¸ ê²½ìš° ê°„ë‹¨íˆ ì²˜ë¦¬
            with schemdraw.Drawing(show=False) as multi_parallel:
                multi_parallel += e.Line().right(multi_parallel.unit/4)
                multi_parallel.push()
                
                spacing = 1.0 / level_size
                for i, comp in enumerate(level):
                    if i > 0:
                        multi_parallel.pop()
                        multi_parallel.push()
                    
                    offset = (i - (level_size-1)/2) * spacing
                    if offset != 0:
                        multi_parallel += e.Line().up(offset * multi_parallel.unit)
                    
                    element = get_component_element(comp)
                    multi_parallel += element
                    
                    if offset != 0:
                        multi_parallel += e.Line().down(offset * multi_parallel.unit)
                
                multi_parallel.pop()
                multi_parallel += e.Line().right(multi_parallel.unit/4)
            components.append(multi_parallel)
    
    # ì»´í¬ë„ŒíŠ¸ë“¤ì„ ì§ë ¬ë¡œ ì—°ê²°
    for comp in components:
        d += e.ElementDrawing(comp)
    
    # ì „ì› ë° ì—°ê²°ì„  ì¶”ê°€
    d += (n1 := e.Dot())
    d += e.Line().down().at(n1.end)
    d += (n2 := e.Dot())
    d.pop()
    d += (n3 := e.Dot())
    d += e.SourceV().down().label(f"{voltage}V").at(n3.end).reverse()
    d += (n4 := e.Dot())
    d += e.Line().right().endpoints(n4.end, n2.end)
    
    return d


def get_component_element(comp):
    """
    ì»´í¬ë„ŒíŠ¸ ì •ë³´ë¡œë¶€í„° schemdraw ì—˜ë¦¬ë¨¼íŠ¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    """
    comp_class = comp.get('class', '')
    name = comp.get('name', 'Unknown')
    value = comp.get('value', 0)
    
    if comp_class == 'Resistor':
        label_text = f"{name}\n{value}Î©"
        return e.Resistor().right().label(label_text)
    elif comp_class == 'Capacitor':
        label_text = f"{name}\n{value}F"
        return e.Capacitor().right().label(label_text)
    elif comp_class == 'Diode':
        return e.Diode().right().label(name)
    elif comp_class == 'LED':
        return e.LED().right().label(name)
    elif comp_class == 'IC':
        return e.RBox(width=2, height=1).right().label(name)
    else:
        return e.Resistor().right().label(f"{name}\n{value}")


# ê¸°ì¡´ í•¨ìˆ˜ë“¤ ìœ ì§€ (í˜¸í™˜ì„±ì„ ìœ„í•´)
def draw_connectivity_graph(comps, power_plus=None, power_minus=None, output_path=None):
    """ì „ì› ë° ì»´í¬ë„ŒíŠ¸ë¥¼ ë…¸ë“œë¡œ, ê³µí†µ Netì„ ì—£ì§€ë¡œ ê·¸ë¦¬ëŠ” ê·¸ë˜í”„"""
    G = nx.Graph()
    for comp in comps:
        G.add_node(comp['name'], type=comp['class'])
    for i, c1 in enumerate(comps):
        for c2 in comps[i+1:]:
            shared = set(c1['nodes']) & set(c2['nodes'])
            if shared:
                G.add_edge(c1['name'], c2['name'], nets=','.join(map(str, shared)))
    if power_plus:
        net_p, _ = power_plus
        G.add_node('V+', type='Power+')
        for comp in comps:
            if net_p in comp['nodes']:
                G.add_edge('V+', comp['name'], nets=str(net_p))
    if power_minus:
        net_m, _ = power_minus
        G.add_node('V-', type='Power-')
        for comp in comps:
            if net_m in comp['nodes']:
                G.add_edge('V-', comp['name'], nets=str(net_m))
    pos = nx.spring_layout(G, seed=42)
    plt.figure(figsize=(6,6))
    colors = ['lightgreen' if G.nodes[n]['type'].startswith('Power') else 'lightblue' for n in G.nodes()]
    nx.draw_networkx_nodes(G, pos, node_color=colors, node_size=800)
    nx.draw_networkx_edges(G, pos, width=2)
    nx.draw_networkx_labels(G, pos)
    nx.draw_networkx_edge_labels(G, pos, nx.get_edge_attributes(G, 'nets'), font_color='red')
    plt.axis('off')
    plt.tight_layout()
    if output_path: plt.savefig(output_path, dpi=200)
    #plt.show()
    return G

def render_drawing_to_cv2(drawing: schemdraw.Drawing, dpi: int = 200) -> np.ndarray:
    """
    Schemdraw Drawing ê°ì²´ë¥¼ PILâ†’OpenCV BGR ì´ë¯¸ì§€(Numpy)ë¡œ ë³€í™˜í•˜ì—¬ ë°˜í™˜í•©ë‹ˆë‹¤.
    """
    try:
        # ë°©ë²• 1: schemdrawì˜ ë‚´ì¥ get_imagedata ë©”ì„œë“œ ì‚¬ìš©
        if hasattr(drawing, 'get_imagedata'):
            try:
                # PNG í˜•íƒœë¡œ ì´ë¯¸ì§€ ë°ì´í„° ì–»ê¸°
                img_data = drawing.get_imagedata('png')
                
                # ë°”ì´íŠ¸ ë°ì´í„°ë¥¼ PIL Imageë¡œ ë³€í™˜
                pil_img = Image.open(BytesIO(img_data)).convert('RGB')
                arr = np.array(pil_img)
                
                # RGB â†’ BGR(OpenCV)ë¡œ ë³€í™˜
                return cv2.cvtColor(arr, cv2.COLOR_RGB2BGR)
            except:
                pass
        
        # ë°©ë²• 2: matplotlibì„ ì´ìš©í•œ ë³€í™˜
        # ë¨¼ì € drawingì„ ê·¸ë¦¬ê¸°
        if not hasattr(drawing, '_drawn') or not drawing._drawn:
            drawing.draw()
        
        # í˜„ì¬ matplotlib figure ê°€ì ¸ì˜¤ê¸°
        import matplotlib.pyplot as plt
        fig = plt.gcf()
        
        # ë©”ëª¨ë¦¬ ë²„í¼ì— PNGë¡œ ì €ì¥
        buf = BytesIO()
        fig.savefig(buf, format='png', dpi=dpi, bbox_inches='tight', 
                   facecolor='white', edgecolor='none')
        buf.seek(0)
        
        # PILë¡œ ì½ì–´ì„œ numpy array ë³€í™˜
        pil_img = Image.open(buf).convert('RGB')
        arr = np.array(pil_img)
        
        # ë²„í¼ ì •ë¦¬
        buf.close()
        
        # RGB â†’ BGR(OpenCV)ë¡œ ë³€í™˜
        return cv2.cvtColor(arr, cv2.COLOR_RGB2BGR)
        
    except Exception as e:
        print(f"Warning: Failed to convert drawing to OpenCV format: {e}")
        
        # ë°©ë²• 3: ë¹ˆ ì´ë¯¸ì§€ ë°˜í™˜ (fallback)
        # ëŒ€ì•ˆìœ¼ë¡œ ë¹ˆ í°ìƒ‰ ì´ë¯¸ì§€ ìƒì„±
        height, width = 400, 600
        blank_img = np.ones((height, width, 3), dtype=np.uint8) * 255
        
        # ì¤‘ì•™ì— "Error" í…ìŠ¤íŠ¸ ì¶”ê°€
        cv2.putText(blank_img, "Diagram Generation Error", 
                   (50, height//2), cv2.FONT_HERSHEY_SIMPLEX, 
                   1, (0, 0, 255), 2)
        
        return blank_img


def create_example_circuit(circuit_type='voltage_divider') -> list[dict]:
    """ì˜ˆì‹œ íšŒë¡œë¥¼ ìƒì„±í•©ë‹ˆë‹¤."""
    if circuit_type=='voltage_divider':
        return [
            {'name':'R1','class':'Resistor','value':10000,'nodes':(1,2)},
            {'name':'R2','class':'Resistor','value':5000,'nodes':(2,0)}
        ]
    elif circuit_type=='rc_filter':
        return [
            {'name':'R1','class':'Resistor','value':4700,'nodes':(1,2)},
            {'name':'C1','class':'Capacitor','value':1e-6,'nodes':(2,0)}
        ]
    elif circuit_type=='led_circuit':
        return [
            {'name':'D1','class':'LED','value':2.0,'nodes':(1,2)},
            {'name':'R1','class':'Resistor','value':220,'nodes':(2,0)}
        ]
    else:
        return [{'name':'R1','class':'Resistor','value':1000,'nodes':(1,0)}]


# diagram.pyì— ì¶”ê°€í•  ê°œì„ ëœ í•¨ìˆ˜ë“¤

import networkx as nx
from collections import defaultdict

def analyze_circuit_connectivity(G):
    """
    íšŒë¡œ ê·¸ë˜í”„ì˜ ì—°ê²° ìƒíƒœë¥¼ ë¶„ì„í•˜ì—¬ ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ ê·¸ë£¹ë“¤ì„ ë°˜í™˜í•©ë‹ˆë‹¤.
    
    Returns:
        list: ê° ì›ì†ŒëŠ” ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ ê·¸ë£¹ (disconnectedì¸ ê²½ìš° ì—¬ëŸ¬ ê·¸ë£¹)
        bool: ì „ì²´ íšŒë¡œê°€ ì—°ê²°ë˜ì–´ ìˆëŠ”ì§€ ì—¬ë¶€
    """
    # 1) ì „ì••ì› ì œì™¸í•œ ê·¸ë˜í”„ ìƒì„± (ì „ì••ì›ì€ íšŒë¡œ ì—°ê²°ì„±ê³¼ ë³„ê°œ)
    non_voltage_nodes = [
        node for node, data in G.nodes(data=True) 
        if data.get('comp_class') != 'VoltageSource'
    ]
    
    if not non_voltage_nodes:
        return [], False
    
    # ì „ì••ì›ì„ ì œì™¸í•œ ì„œë¸Œê·¸ë˜í”„
    sub_G = G.subgraph(non_voltage_nodes)
    
    # 2) ì—°ê²°ëœ ì»´í¬ë„ŒíŠ¸ ê·¸ë£¹ ì°¾ê¸°
    connected_components = list(nx.connected_components(sub_G))
    
    # 3) ê° ê·¸ë£¹ì„ ì»´í¬ë„ŒíŠ¸ ì •ë³´ë¡œ ë³€í™˜
    component_groups = []
    for component_set in connected_components:
        group = []
        for node in component_set:
            node_data = G.nodes[node]
            group.append({
                'name': node,
                'class': node_data.get('comp_class'),
                'value': node_data.get('value', 0)
            })
        component_groups.append(group)
    
    # 4) ì „ì²´ ì—°ê²°ì„± í™•ì¸
    is_fully_connected = len(connected_components) == 1
    
    return component_groups, is_fully_connected


def analyze_circuit_topology_improved(G):
    """
    ê°œì„ ëœ íšŒë¡œ í† í´ë¡œì§€ ë¶„ì„ - ì—°ê²° ìƒíƒœë¥¼ ê³ ë ¤í•¨
    """
    print("=== íšŒë¡œ ì—°ê²°ì„± ë¶„ì„ ì‹œì‘ ===")
    
    # 1) ì—°ê²° ìƒíƒœ ë¶„ì„
    component_groups, is_connected = analyze_circuit_connectivity(G)
    
    print(f"ì—°ê²°ëœ ê·¸ë£¹ ìˆ˜: {len(component_groups)}")
    print(f"ì „ì²´ ì—°ê²° ìƒíƒœ: {'ì—°ê²°ë¨' if is_connected else 'ëŠì–´ì§'}")
    
    if not is_connected:
        print("âš ï¸  ê²½ê³ : íšŒë¡œê°€ ì™„ì „íˆ ì—°ê²°ë˜ì§€ ì•Šì•˜ìŠµë‹ˆë‹¤!")
        for i, group in enumerate(component_groups):
            print(f"  ê·¸ë£¹ {i+1}: {[comp['name'] for comp in group]}")
    
    # 2) ê° ì—°ê²°ëœ ê·¸ë£¹ì— ëŒ€í•´ ì§ë ¬/ë³‘ë ¬ ë¶„ì„
    all_circuit_levels = []
    
    for group_idx, group in enumerate(component_groups):
        print(f"\n--- ê·¸ë£¹ {group_idx+1} ë¶„ì„ ---")
        
        # í•´ë‹¹ ê·¸ë£¹ë§Œì˜ ì„œë¸Œê·¸ë˜í”„ ìƒì„±
        group_nodes = [comp['name'] for comp in group]
        group_graph = G.subgraph(group_nodes)
        
        # ë³‘ë ¬ êµ¬ì¡° ë¶„ì„
        component_nets = {}
        for comp_name in group_nodes:
            nets_str = G.nodes[comp_name].get('nets', '')
            if nets_str:
                nets = [int(net) for net in nets_str.split(',')]
                component_nets[comp_name] = set(nets)
        
        # ë³‘ë ¬ ê·¸ë£¹ ì°¾ê¸°
        parallel_groups = find_parallel_groups(component_nets)
        print(f"ë³‘ë ¬ ê·¸ë£¹: {parallel_groups}")
        
        # ì»´í¬ë„ŒíŠ¸ ì •ë³´ì™€ ê²°í•©
        group_levels = []
        for p_group in parallel_groups:
            level = []
            for comp_name in p_group:
                comp_info = next(comp for comp in group if comp['name'] == comp_name)
                level.append(comp_info)
            group_levels.append(level)
        
        all_circuit_levels.extend(group_levels)
    
    return all_circuit_levels, is_connected


def drawDiagramFromGraph_with_connectivity_check(G, voltage=5.0):
    """
    ì—°ê²° ìƒíƒœë¥¼ í™•ì¸í•˜ì—¬ ëŠì–´ì§„ íšŒë¡œëŠ” ë³„ë„ë¡œ í‘œì‹œí•˜ëŠ” ê°œì„ ëœ í•¨ìˆ˜
    """
    # 1) ì—°ê²°ì„± ë¶„ì„
    circuit_levels, is_connected = analyze_circuit_topology_improved(G)
    
    if not circuit_levels:
        print("âŒ ê·¸ë¦´ ìˆ˜ ìˆëŠ” íšŒë¡œ ìš”ì†Œê°€ ì—†ìŠµë‹ˆë‹¤.")
        return None
    
    # 2) ì—°ê²°ë˜ì§€ ì•Šì€ ê²½ìš° ê²½ê³  ë©”ì‹œì§€ì™€ í•¨ê»˜ ë¶€ë¶„ íšŒë¡œë„ ìƒì„±
    if not is_connected:
        print("âš ï¸  ì£¼ì˜: ì—°ê²°ë˜ì§€ ì•Šì€ íšŒë¡œ ìš”ì†Œë“¤ì´ ìˆìŠµë‹ˆë‹¤. ì—°ê²°ëœ ë¶€ë¶„ë§Œ ê·¸ë¦½ë‹ˆë‹¤.")
        
        # ê° ì—°ê²°ëœ ê·¸ë£¹ë³„ë¡œ ë³„ë„ ë‹¤ì´ì–´ê·¸ë¨ ìƒì„± ê°€ëŠ¥
        # ë˜ëŠ” ëª¨ë“  ê·¸ë£¹ì„ í•˜ë‚˜ì˜ ë‹¤ì´ì–´ê·¸ë¨ì— í‘œì‹œ (ì ì„ ìœ¼ë¡œ êµ¬ë¶„)
    
    # 3) íšŒë¡œë„ ê·¸ë¦¬ê¸°
    return drawDiagram_with_disconnection_indicator(voltage, circuit_levels, is_connected)


def drawDiagram_with_disconnection_indicator(voltage, circuit_levels, is_connected):
    """
    ì—°ê²° ëŠê¹€ì„ ì‹œê°ì ìœ¼ë¡œ í‘œì‹œí•˜ëŠ” íšŒë¡œë„ ê·¸ë¦¬ê¸°
    """
    import schemdraw
    import schemdraw.elements as e
    
    d = schemdraw.Drawing()
    d.config(unit=3.0)  # ê¸°ë³¸ ë‹¨ìœ„ í¬ê¸°ë¥¼ 3ë°°ë¡œ í™•ëŒ€
    d.config(fontsize=14)  # í°íŠ¸ í¬ê¸°ë„ í‚¤ìš°ê¸°
    
    d.push()
    # ì—°ê²°ë˜ì§€ ì•Šì€ ê²½ìš° ì œëª©ì— ê²½ê³  í‘œì‹œ
    if not is_connected:
        d += e.Label().label("âš ï¸ DISCONNECTED CIRCUIT âš ï¸").color('red').at((0, 1))
    
    d.push()
    
    components = []
    
    for level_idx, level in enumerate(circuit_levels):
        level_size = len(level)
        
        # ì—°ê²° ëŠê¹€ì„ ë‚˜íƒ€ë‚´ëŠ” íŠ¹ë³„í•œ ì²˜ë¦¬
        if level_idx > 0 and not is_connected:
            # ì ì„ ìœ¼ë¡œ ëŠì–´ì§„ ì—°ê²° í‘œì‹œ
            d += e.Line().linestyle('--').color('red').length(1)
            d += e.Label().label("BREAK").color('red').fontsize(8)
        
        # ê¸°ì¡´ ë ˆë²¨ ê·¸ë¦¬ê¸° ë¡œì§
        if level_size == 1:
            comp = level[0]
            element = get_component_element(comp)
            d += element
            
        elif level_size == 2:
            # ë³‘ë ¬ 2ê°œ
            d += e.Line().right(d.unit/4)
            d.push()
            
            # ìœ„ìª½
            d += e.Line().up(d.unit/2)
            element1 = get_component_element(level[0])
            d += element1
            d += e.Line().down(d.unit/2)
            d.pop()
            
            # ì•„ë˜ìª½  
            d += e.Line().down(d.unit/2)
            element2 = get_component_element(level[1])
            d += element2
            d += e.Line().up(d.unit/2)
            
            d += e.Line().right(d.unit/4)
            
        # ... (ê¸°íƒ€ ë³‘ë ¬ ì¡°í•© ì²˜ë¦¬)
    
    # ì „ì› ì—°ê²° (ì—°ê²°ëœ ê²½ìš°ë§Œ)
    if is_connected:
        d += (n1 := e.Dot())
        d += e.Line().down().at(n1.end)
        d += (n2 := e.Dot())
        d.pop()
        d += (n3 := e.Dot())
        d += e.SourceV().down().label(f"{voltage}V").at(n3.end).reverse()
        d += (n4 := e.Dot())
        d += e.Line().right().endpoints(n4.end, n2.end)
    else:
        # ì—°ê²°ë˜ì§€ ì•Šì€ ê²½ìš° ì „ì›ì„ ë³„ë„ë¡œ í‘œì‹œí•˜ê±°ë‚˜ ìƒëµ
        d += e.Label().label("ì „ì› ì—°ê²° ë¶ˆê°€ - íšŒë¡œ ëŠì–´ì§").color('red')
    
    return d


def validate_circuit_connectivity(G):
    """
    íšŒë¡œì˜ ì—°ê²°ì„±ì„ ê²€ì¦í•˜ê³  ë¬¸ì œì ì„ ë¦¬í¬íŠ¸
    """
    component_groups, is_connected = analyze_circuit_connectivity(G)
    
    report = {
        'is_connected': is_connected,
        'num_groups': len(component_groups),
        'groups': component_groups,
        'issues': []
    }
    
    if not is_connected:
        report['issues'].append(f"íšŒë¡œê°€ {len(component_groups)}ê°œ ê·¸ë£¹ìœ¼ë¡œ ë¶„ë¦¬ë¨")
        
        # ê° ê·¸ë£¹ì˜ í¬ê¸° ë¶„ì„
        group_sizes = [len(group) for group in component_groups]
        isolated_components = [i for i, size in enumerate(group_sizes) if size == 1]
        
        if isolated_components:
            isolated_names = [component_groups[i][0]['name'] for i in isolated_components]
            report['issues'].append(f"ê³ ë¦½ëœ ì»´í¬ë„ŒíŠ¸: {isolated_names}")
        
        # ì „ì••ì› ì—°ê²° í™•ì¸
        has_voltage_source = any(
            data.get('comp_class') == 'VoltageSource' 
            for node, data in G.nodes(data=True)
        )
        
        if has_voltage_source and not is_connected:
            report['issues'].append("ì „ì••ì›ì´ ì¼ë¶€ ì»´í¬ë„ŒíŠ¸ì™€ ì—°ê²°ë˜ì§€ ì•ŠìŒ")
    
    return report


# circuit_generator.pyì˜ generate_circuit í•¨ìˆ˜ì— ì¶”ê°€í•  ê²€ì¦ ì½”ë“œ
def add_connectivity_validation_to_generate_circuit():
    """
    generate_circuit í•¨ìˆ˜ì— ì¶”ê°€í•  ì—°ê²°ì„± ê²€ì¦ ì½”ë“œ
    """
    # generate_circuit í•¨ìˆ˜ ë‚´ì—ì„œ ê·¸ë˜í”„ ìƒì„± í›„ ì¶”ê°€:
    
    # G = build_circuit_graph(mapped) ë‹¤ìŒì— ì¶”ê°€
    
    # ì—°ê²°ì„± ê²€ì¦
    connectivity_report = validate_circuit_connectivity(G)
    
    if not connectivity_report['is_connected']:
        print("\nğŸš¨ íšŒë¡œ ì—°ê²°ì„± ë¬¸ì œ ê°ì§€!")
        for issue in connectivity_report['issues']:
            print(f"  - {issue}")
        
        print(f"\nì—°ê²°ëœ ê·¸ë£¹ë³„ ì»´í¬ë„ŒíŠ¸:")
        for i, group in enumerate(connectivity_report['groups']):
            component_names = [comp['name'] for comp in group]
            print(f"  ê·¸ë£¹ {i+1}: {component_names}")
    else:
        print("\nâœ… íšŒë¡œê°€ ì˜¬ë°”ë¥´ê²Œ ì—°ê²°ë˜ì—ˆìŠµë‹ˆë‹¤.")
    
    return connectivity_report

# ìƒˆë¡œìš´ í•¨ìˆ˜ ì¶”ê°€
def draw_connectivity_graph_from_nx(G, output_path=None, show = False):
    """
    ì´ë¯¸ ìƒì„±ëœ networkx Graphë¥¼ ì‹œê°í™”
    """
    import matplotlib.pyplot as plt
    import networkx as nx
    import numpy as np
    
    if len(G.nodes()) == 0:
        print("Empty graph - skipping visualization")
        return
    
    # ì»´í¬ë„ŒíŠ¸ íƒ€ì…ë³„ ìƒ‰ìƒ ì •ì˜
    color_map = {
        'VoltageSource': '#FF6B6B',  # ë¹¨ê°„ìƒ‰
        'Resistor': '#4ECDC4',       # ì²­ë¡ìƒ‰
        'Capacitor': '#45B7D1',      # íŒŒë€ìƒ‰
        'Diode': '#96CEB4',          # ì´ˆë¡ìƒ‰
        'LED': '#FFEAA7',            # ë…¸ë€ìƒ‰
        'IC': '#DDA0DD',             # ë³´ë¼ìƒ‰
        'Wire': '#95A5A6',           # íšŒìƒ‰
        'Unknown': '#BDC3C7'         # ì—°íšŒìƒ‰
    }
    
    # ë ˆì´ì•„ì›ƒ ê³„ì‚°
    pos = nx.spring_layout(G, seed=42, k=1.5, iterations=50)
    
    # ë…¸ë“œ ìƒ‰ìƒ ì„¤ì •
    node_colors = []
    node_labels = {}
    
    for node, data in G.nodes(data=True):
        # í´ë˜ìŠ¤ ì •ê·œí™”
        comp_type = data.get('comp_class') or data.get('type') or 'Unknown'
        if comp_type in ['VoltageSource', 'V+', 'V-']:
            comp_type = 'VoltageSource'
        
        node_colors.append(color_map.get(comp_type, '#BDC3C7'))
        
        # ë¼ë²¨ ìƒì„±
        label = str(node)
        if 'value' in data and data['value'] != 0:
            if comp_type == 'Resistor':
                label += f"\n{data['value']}Î©"
            elif comp_type == 'VoltageSource':
                label += f"\n{data['value']}V"
            elif comp_type == 'Capacitor':
                label += f"\n{data['value']}F"
        node_labels[node] = label
    
    # ê·¸ë˜í”„ ê·¸ë¦¬ê¸°
    plt.figure(figsize=(20, 16))
    
    # ë…¸ë“œ ê·¸ë¦¬ê¸°
    nx.draw_networkx_nodes(G, pos, node_color=node_colors, 
                          node_size=1500, alpha=0.9, edgecolors='black', linewidths=1.5)
    
    # ì—£ì§€ ê·¸ë¦¬ê¸°
    nx.draw_networkx_edges(G, pos, edge_color='#7F8C8D', 
                          width=2, alpha=0.7)
    
    # ë¼ë²¨ ê·¸ë¦¬ê¸°
    nx.draw_networkx_labels(G, pos, labels=node_labels, 
                           font_size=9, font_weight='bold')
    
    # ì—£ì§€ ë¼ë²¨ (nets ì •ë³´ê°€ ìˆìœ¼ë©´)
    edge_labels = {}
    for u, v, data in G.edges(data=True):
        if 'nets' in data:
            edge_labels[(u, v)] = str(data['nets'])
    
    if edge_labels:
        nx.draw_networkx_edge_labels(G, pos, edge_labels, 
                                    font_size=8, font_color='red')
    
    # ì œëª© ë° ì •ë³´
    plt.title(f"Circuit Connectivity Graph\nNodes: {len(G.nodes())}, Edges: {len(G.edges())}", 
             fontsize=14, fontweight='bold')
    plt.axis('off')
    
    # ë²”ë¡€ ì¶”ê°€
    legend_elements = []
    used_types = set()
    for _, data in G.nodes(data=True):
        comp_type = data.get('comp_class') or data.get('type') or 'Unknown'
        if comp_type in ['VoltageSource', 'V+', 'V-']:
            comp_type = 'VoltageSource'
        used_types.add(comp_type)
    
    for comp_type in sorted(used_types):
        legend_elements.append(plt.Line2D([0], [0], marker='o', color='w', 
                                        markerfacecolor=color_map.get(comp_type, '#BDC3C7'),
                                        markersize=10, label=comp_type))
    
    plt.legend(handles=legend_elements, loc='upper left', bbox_to_anchor=(1, 1))
    
    plt.tight_layout()
    
    if output_path:
        plt.savefig(output_path, dpi=300, bbox_inches='tight')
        print(f"Connectivity graph saved: {output_path}")
    #ë…¸ë“œ ê·¸ë˜í”„ ì‹œê°í™” ë¶€ë¶„
    '''if show == True:
        plt.show()'''
    return plt.gcf()




if __name__=='__main__':
    import argparse, os
    parser = argparse.ArgumentParser()
    parser.add_argument('--power-plus', nargs=2, type=int, help='net x')
    parser.add_argument('--power-minus', nargs=2, type=int, help='net x')
    parser.add_argument('--voltage', type=float, default=5)
    parser.add_argument('--output', type=str, default='diagram.jpg')
    args = parser.parse_args()
    
    # ì˜ˆì‹œ ì‚¬ìš© - networkx Graphë¡œë¶€í„° íšŒë¡œë„ ìƒì„±
    from circuit_generator import build_circuit_graph
    
    # ì˜ˆì‹œ íšŒë¡œ ë°ì´í„°
    mapped = [
        {"name":"R1","class":"Resistor","value":100,"nodes":(1,2)},
        {"name":"R2","class":"Resistor","value":200,"nodes":(2,3)},
        {"name":"R3","class":"Resistor","value":300,"nodes":(2,3)},  # R2ì™€ ë³‘ë ¬
        {"name":"V1","class":"VoltageSource","value":5,"nodes":(1,3)}
    ]
    
    G = build_circuit_graph(mapped)
    d = drawDiagramFromGraph_fixed(G, args.voltage)
    
    if d:
        d.draw()
        d.save(args.output)
        print(f"Saved: {args.output}")
    else:
        print("Failed to generate diagram")