<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/pm_hwp_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_FUSED_CORE_PAIRED_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
       Controls whether QMCR[FUSED_CORE_PAIR_MODE] gets set
    </description>
    <enum>FALSE = 0x0, TRUE = 0x1</enum>
    <valueType>uint8</valueType>
    <writeable/>
    <initToZero/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_QME_STATE_LOSS_CORES</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
        Record stop11/stop5 cores for staging control
    </description>
    <valueType>uint32</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_DPLL_DIVIDER</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The product of the DPLL internal prescalar divide (CD_DIV124_DC) and the
        divider(CD_DPLLOUT124_DC). This estalishes the step size of the DPLL in
        of this number divided into the processor reference clock.

    if 0, consuming procedures will assume a default of 8.

    Provided to override default value
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <writeable/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_XGPE_BOOT_COPIER_IVPR_OFFSET</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Set by proc_hcode_image build with the offset value from the HOMER base
        the XGPE Boot Copier interrupt vectors reside. This value must be 512B
        The HOMER base address will be pre-establish in PBABAR0 so the address
        to be off the form 0x8XXXXX00. The XGPE will be Sreset after this value
        established.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <writeable/>
    <group>boot</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PGPE_BOOT_COPIER_IVPR_OFFSET</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Set by proc_hcode_image build with the offset value from the HOMER base
        the PGPE Boot Copier interrupt vectors reside. This value must be 512B
        The HOMER base address will be pre-establish in PBABAR0 so the address
        to be off the form 0x8XXXXX00. The PGPE will be Sreset after this value
        established
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <writeable/>
    <group>boot</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPWUP_IGNORE_XSTOP_FLAG</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Flag storage to have the Special Wakeup procedure ignore a checkstop condition.
    </description>
    <valueType>uint8</valueType>
    <initToZero/>
    <writeable/>
    <group>boot</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_OCC_LFIRMASK</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The attribute stores the Local FIR value of OCC taken during the halt phase.
    </description>
    <valueType>uint64</valueType>
    <group>fir</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PBAO_LFIRMASK</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The attribute stores the Local FIR value of PBA taken during the halt phase.
    </description>
    <valueType>uint64</valueType>
    <group>fir</group>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_QME_LFIRMASK</id>
    <targetType>TARGET_TYPE_EQ</targetType>
    <description>The FIR mask value that has to be restored to the QME FIR
    register. This value will be stored during the reset phase when the
    FIRMASK will be cleared as part of the cleanup action.
    </description>
    <valueType>uint64</valueType>
    <group>fir</group>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PBAF_LFIRMASK</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The attribute stores the Local FIR value of PBA taken during the halt phase.
    </description>
    <valueType>uint64</valueType>
    <group>fir</group>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_FIRINIT_DONE_ONCE_FLAG</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    0 = OCC has never been loaded and FIR Masks have never been initialized,
    1 = FIR masks have been initialized and the hardware should reflect correct
    2 = FIR masks have been initialized but the current hardware state is the
        value
        This should be deprecated. For now will retain to avoid HB
        compilation error.
    </description>
    <valueType>uint8</valueType>
    <enum>
          NO_INIT=0,
          FIRS_INITED=1,
          FIRS_INITED_IN_RESET=2,
          FIRS_RESET_IN_HB = 3
    </enum>
    <initToZero/>
    <writeable/>
    <group>fir</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_L3_HASCLOCKS</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>
    Indicates the L3 region has clocks running and scommable
    </description>
    <valueType>uint8</valueType>
    <group>status</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_CORE_HASCLOCKS</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>
    Indicates the execution units in core 0 have clocks running and scommable
    </description>
    <valueType>uint8</valueType>
    <group>status</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_L3_HASPOWER</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>
    Indicates L3 has power and has valid latch state that could be scanned
    </description>
    <valueType>uint8</valueType>
    <group>status</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_CORE_HASPOWER</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>
    Indicates core 0 has power and has valid latch state that could be scanned
    </description>
    <valueType>uint8</valueType>
    <group>status</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PSTATES_ENABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Indicator that all relevant attributes and required data for Pstates to be
        is present and valid

    Producer: proc_build_pstate_datablock

    Consumers: proc_pm_pstate_gpe_init
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_RESCLK_ENABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Indicator that all relevant attributes and required data for Resonant
        to be enabled is present and valid

    Producer: proc_build_pstate_datablock

    Consumers: p10_hcode_image_build ->
    PGPE Header CME Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_DDS_ENABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Indicator that all relevant attributes and required data for Digital Droop
        (DDS) to be enabled is present and valid

    Producer: proc_build_pstate_datablock

    Consumers: p10_hcode_image_build ->
    PGPE Header QME Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_RVRM_ENABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Indicator that all relevant attributes and required data for Retention
        Regulator Macros (RVRMs) to be enabled is present and valid

    Producer: proc_build_pstate_datablock

    Consumers: p10_hcode_image_build ->
    PGPE Header QME Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_WOF_ENABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Indicator that all relevent attributes and required data for WOF to be
        is present and valid

    Producer: proc_build_pstate_datablock

    Consumers: p10_hcode_image_build ->
    PGPE Header CME Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

 <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_WOF_THROTTLE_CONTROL_DISABLED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     This attribute is set to ON (disabled) if ATTR_WOF_PITCH_ENABLE = ON.
     and on WOF_ENABLED = ON.

    Producer: proc_build_pstate_datablock

    Consumers: p10_hcode_image_build ->
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_XGPE_PHANTOM_HALT_ENABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Enable debug halt function upon XGPE Phantom interrupts

    Consumers: p10_hcode_image_build ->
    XGPE Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PGPE_PHANTOM_HALT_ENABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Enable debug halt function upon PGPE Phantom interrupts

    Consumers: p10_hcode_image_build ->
    PGPE Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_QME_STOP_PHANTOM_HALT_ENABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Enable debug halt function upon QME Stop Phantom stop interrupts

    Consumers: p10_hcode_image_build ->
    QME Header
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_CORE_INSIDE_SPECIAL_WAKEUP</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>
    Indicates that a special wakeup is in progress for a core.

    Producer: proc_cpu_special_wakeup_core.C

    Consumers: proc_cpu_special_wakeup_core.C
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_INITIATED_PM_HALT</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Attribute is set at the start of PM halt and cleared at the end. It act as a
        for FFDC collection utility to behave differently during PM restart
    </description>
    <valueType>uint8</valueType>
    <enum>
          INACTIVE = 0x00,
          ACTIVE = 0x01
    </enum>
    <initToZero/>
    <writeable/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_RESTART_PHASE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Attribute to indicate the progress in the PM Complex Restart flow.

    Producer: proc_pm_reset.C Consumers: proc_pm_reset.C proc_pm_recovery_ffdc_*.C
    </description>
    <valueType>uint8</valueType>
    <initToZero/>
    <writeable/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_MALF_CYCLE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Attribute is set in PM Reset and cleared in the immediate subsequent PM
        when handling a PM Malfunction related PM Complex restart cycle.
    </description>
    <valueType>uint8</valueType>
    <enum>
          INACTIVE = 0x00,
          ACTIVE = 0x01
    </enum>
    <initToZero/>
    <writeable/>
    <group>state</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_BOOT_VOLTAGE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Voltage (binary in 1mV units) used to boot the chip.  Value
    chosen is system dependent and is a combination of the part's Vital Product
    Data (VPD) (the PowerSave values for VDD and VCS uplifted by
    ATTR_BOOT_VOLTAGE_BIAS_0P5PCT) and the minimum allowed for correct operation
    of the fabric bus.

    Index 0: VDD
    Index 1: VCS
    Index 2: VDN
    Index 3: VIO

    Producer: p10_setup_evid (first pass)

    Consumer: p10_setup_evid (second pass)
    </description>
    <valueType>uint32</valueType>
    <array>4</array>
    <group>state</group>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_QME_BROADSIDE_SCAN</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Enable trap function upon broadside scan

    Consumers: p10_hcd_core/cache_*_initf
    </description>
    <valueType>uint8</valueType>
    <enum>
          FALSE=0,
          TRUE=1
    </enum>
    <initToZero/>
    <writeable/>
    <group>enablement</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_PSTATE0_FREQ_MHZ</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Frequency value of the fastest part in the system that establishes Pstate0.

    Producer: p10_pm_set_pstate0.C

    Consumers: p10_pstate_parameter_build
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <writeable/>
    <group>pstates</group>
  </attribute>

  <!-- *********************************************************************-->
  <attribute>
    <id>ATTR_HOMER_LOCATION</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Defines the location where HOMER is located.
    Producer:  Override/Lab
    Consumers: p10_pm_pba_init
    </description>
    <valueType>uint8</valueType>
    <enum>
        MEMORY=0,
        CACHE=1
    </enum>
    <overrideOnly/>
    <writeable/>
    <initToZero/>
    <group>debug</group>
  </attribute>

  <!-- *********************************************************************-->
  <attribute>
    <id>ATTR_QME_BOOT_CONTROL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Control the mode of QME booting:
    HCODE_ALLSCAN_BC: image length is Hcode and all scan rings; load via block copy (product mode)
    HCODE_ALLSCAN_NOBC: image length is Hcode and all scan rings; load via block copy
    HCODE_CMNSCAN_NOBC: image length is Hcode and common scan rings; load via direct SRAM insertion
    HCODE_ONLY_NOBC: image length is Hcode with no scan rings; loaded via direct SRAM insertion
    HCODE_ONLY_BC: image length is Hcode with no scan rings; loaded via block copy

    Producer:  Override/Lab
    Consumers: p10_hcode_image_build; p10_pm_qme_init
    </description>
    <valueType>uint8</valueType>
    <enum>
        HCODE_ALLSCAN_BC=0,
        HCODE_ALLSCAN_NOBC=1,
        HCODE_CMNSCAN_NOBC=2,
        HCODE_ONLY_NOBC=3,
        HCODE_ONLY_BC=4
    </enum>
    <writeable/>
    <overrideOnly/>
    <initToZero/>
    <group>boot</group>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_FRAME_SIZE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Number of data bits per individual SPIPSS transaction
      (also referred to as frame) during chip select assertion.
      Supported values: 0x20 (32d)
      Chip Select assertion duration is frame_size + 2
    </description>
    <valueType>uint8</valueType>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_IN_DELAY</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Number of SPI clocks after chip select to wait before capturing
      MISO input.
      Supported values: 0x000 to spi_frame_size.
      Values beyond spi_frame_size result in the input not being captured
    </description>
    <valueType>uint8</valueType>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_CLOCK_POLARITY</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      SPIPSS Clock Polarity
      CPOL=0 means that clk idle is deasserted,
      CPOH=1 means that clk idle is asserted
    </description>
    <valueType>uint8</valueType>
    <enum>CPOL=0, CPOH=1</enum>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_CLOCK_PHASE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      SPIPSS clock phase
      CPHA=0 means to change/sample values of data signals on first edge,
      otherwise on 2nd
    </description>
    <valueType>uint8</valueType>
    <enum>FIRSTEDGE=0, SECONDEDGE=1</enum>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_CLOCK_DIVIDER</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      SPI clock speed divider to divide the nest_nclk/4 mesh clock,
      which results in a divider = ((nest_freq / (SPI_freq*8)) - 1)
    </description>
    <valueType>uint16</valueType>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETTING</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Delay is computed as:
      (value * ~100ns_hang_pulse) +0/-~100ns_hang_pulse time
      0x00000: Wait 1 PSS Clock
      0x00001 - 0x1FFFF: value = number of ~100ns_hang_pulses
      For values greater than 0x00000, the actual delay is 1 PSS Clock +
      the time delay designated by the value defined.
      Max. delay at 0x1FFFF: 13.1ms + 1 PSSI clock cycle.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- *********************************************************************-->
  <attribute>
    <id>ATTR_INSIDE_SPECIAL_WAKEUP</id>
    <targetType>TARGET_TYPE_CORE</targetType>
    <description>Indicates that a special wakeup is in progress for a core.

    Producer: p10_special_wakeup_core.C

    Consumers: p10_special_wakeup_core.C
    </description>
    <valueType>uint8</valueType>
    <enum>FALSE=0, TRUE=1</enum>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
  <attribute>
    <id>ATTR_SOCKET_POWER_NOMINAL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The socket power in nominal mode.
       Controls how much power can be used.
       Data is provided by MVPD #V.
    Producer: p10_pstate_parameter_block
    </description>
    <valueType>uint16</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
 <attribute>
<id>ATTR_WOF_IO_START</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The starting power (in Watts) for the WOF I/O dimension.  This value will be
    placed into the XGPE header for use in the WOF IO algorithm.

    Producer: p10_pstate_parameter_block
    Consumers: p10_hcode_image_build, XGPE Hcode
    </description>
    <valueType>uint16</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
<attribute>
    <id>ATTR_WOF_IO_STEP</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    This step of power (in Watts) for the WOF I/O dimension.  This value will be
    placed into the XGPE header for use in the WOF IO algorithm.

    Producer: p10_pstate_parameter_block
    Consumers: p10_hcode_image_build, XGPE Hcode
    </description>
    <valueType>uint16</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
 <attribute>
    <id>ATTR_WOF_IO_COUNT</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The number of steps for the WOF I/O dimension.  This value will be placed
    into the XGPE header for use in the WOF IO algorithm.
 
    Producer: p10_pstate_parameter_block
    Consumers: p10_hcode_image_build, XGPE Hcode
    </description>
    <valueType>uint16</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
<attribute>
    <id>ATTR_VDN_VOLTAGE_MV</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    The VDN voltage (in mV).  Use as input into the WOF IO algorithm.

    Producer: p10_pstate_parameter_block
    Consumers: p10_hcode_image_build, XGPE Hcode
    </description>
    <valueType>uint16</valueType>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- *********************************************************************-->
</attributes>
