SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ftg256
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory d:/vivado/35T_lab3/project/.Xil/Vivado-154976-DESKTOP-T0S5AKR/coregen/ddr3_controller_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory d:/vivado/35T_lab3/project/.Xil/Vivado-154976-DESKTOP-T0S5AKR/coregen/ddr3_controller_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_controller_mig_7series_0_0
SET_PARAMETER data_dir_path f:/software/xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH f:/software/xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_DATASHEET f:/software/xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1/data/docs/ds176_7series_MIS.pdf
