strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd3909e3d10>",
		clk_sens=False,
		fillcolor=gold,
		label="10:AL",
		sens="['data']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'reset', 'data']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd3909e33d0>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd3909f1650>",
		fillcolor=turquoise,
		label="14:BL
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd3909f1250>]",
		style=filled,
		typ=Block];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"14:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd39098ee90>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd3909f1050>",
		fillcolor=turquoise,
		label="18:BL
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd3909fdd10>]",
		style=filled,
		typ=Block];
	"12:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=12];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd39098ecd0>",
		fillcolor=turquoise,
		label="12:BL
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd39098e290>]",
		style=filled,
		typ=Block];
	"12:IF" -> "12:BL"	[cond="['reset']",
		label=reset,
		lineno=12];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd39098e4d0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF" -> "14:BL"	[cond="['load']",
		label=load,
		lineno=14];
	"18:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:BL" -> "14:IF"	[cond="[]",
		lineno=None];
}
