<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>AXI Memory Channel</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part7.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part9.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark7">&zwnj;</a>AXI Memory Channel<a name="bookmark40">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design instantiates a total of twelve instances of the AXI memory channel. Each memory channel generates AXI packets to write data to the GDDR6 subsystems and reads back the data to verify that each transaction was processed correctly. Each GDDR6 interface in this design makes use of a memory channel. Therefore, a total of eight channels are connected to NAPs and a total of four channels are connected to DC interface pins.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI Memory Channel integrates an AXI packet generator, an LRAM FIFO, an AXI packet checker, and an AXI performance monitor. Together, these components act as a memory test channel. Through this module, packets are generated and sent through an AXI interface to be processed by a memory interface. These same packets are sent back through the same AXI interface in order to be compared with the sent data to verify functionality of the</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">memory interface. An array of registers is ported to the testing module to configure and monitor the channel. The</p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="21" alt="image" src="Image_012.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">register_control_block</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">register_control_block</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">register_control_block</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">array of registers connects directly to a                .</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part9.htm">Parameters</a><a class="toc0" href="part10.htm">Ports</a><a class="toc0" href="part11.htm">Registers</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part7.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part9.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
