# ASIC-of-FIR
FIR filter design as per the ASIC design flow 
//////////////////////////////////////////////////////////
Different stages of the design:
stage 1 : creating the logic for the buffer_1 to buffer_2 tranfer.
