

================================================================
== Vivado HLS Report for 'predict_ensemble'
================================================================
* Date:           Wed Mar 12 15:23:56 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BoostingTree
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.763|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  605|  38237|  605|  38237|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Feature_Load      |   26|     26|         2|          -|          -|       13|    no    |
        |- Tree_Tranversal   |  576|  38208|  9 ~ 597 |          -|          -|       64|    no    |
        | + LOOP_TREE_DEPTH  |    5|    590|         4|          3|          1| 1 ~ 196 |    yes   |
        +--------------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     329|    851|    -|
|Memory           |       56|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|     829|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       56|      2|    1158|   1160|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       20|   ~0  |       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |predict_ensemble_CTRL_BUS_s_axi_U  |predict_ensemble_CTRL_BUS_s_axi  |        0|      0|   36|   40|    0|
    |predict_ensemble_vdy_U1            |predict_ensemble_vdy             |        0|      2|  227|  404|    0|
    |predict_ensemble_wdI_U2            |predict_ensemble_wdI             |        0|      0|   66|  239|    0|
    |predict_ensemble_xdS_U3            |predict_ensemble_xdS             |        0|      0|    0|   56|    0|
    |predict_ensemble_xdS_U4            |predict_ensemble_xdS             |        0|      0|    0|   56|    0|
    |predict_ensemble_yd2_U5            |predict_ensemble_yd2             |        0|      0|    0|   56|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                 |        0|      2|  329|  851|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |LBoostTree_is_leaf_3_U    |predict_ensemble_bkb  |        1|  0|   0|    0|  3136|    1|     1|         3136|
    |LBoostTree_is_leaf_0_U    |predict_ensemble_cud  |        1|  0|   0|    0|  3136|    1|     1|         3136|
    |LBoostTree_is_leaf_1_U    |predict_ensemble_dEe  |        1|  0|   0|    0|  3136|    1|     1|         3136|
    |LBoostTree_is_leaf_2_U    |predict_ensemble_eOg  |        1|  0|   0|    0|  3136|    1|     1|         3136|
    |LBoostTree_feature_i_U    |predict_ensemble_fYi  |        1|  0|   0|    0|  3136|    4|     1|        12544|
    |LBoostTree_feature_i_3_U  |predict_ensemble_g8j  |        1|  0|   0|    0|  3136|    4|     1|        12544|
    |LBoostTree_feature_i_2_U  |predict_ensemble_hbi  |        1|  0|   0|    0|  3136|    4|     1|        12544|
    |LBoostTree_feature_i_1_U  |predict_ensemble_ibs  |        1|  0|   0|    0|  3136|    4|     1|        12544|
    |LBoostTree_value_3_U      |predict_ensemble_jbC  |        8|  0|   0|    0|  3136|   32|     1|       100352|
    |LBoostTree_value_0_U      |predict_ensemble_kbM  |        8|  0|   0|    0|  3136|   32|     1|       100352|
    |LBoostTree_value_1_U      |predict_ensemble_lbW  |        8|  0|   0|    0|  3136|   32|     1|       100352|
    |LBoostTree_value_2_U      |predict_ensemble_mb6  |        8|  0|   0|    0|  3136|   32|     1|       100352|
    |LBoostTree_left_chil_3_U  |predict_ensemble_ncg  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_left_chil_2_U  |predict_ensemble_ocq  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_left_chil_1_U  |predict_ensemble_pcA  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_left_chil_U    |predict_ensemble_qcK  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_right_chi_3_U  |predict_ensemble_rcU  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_right_chi_2_U  |predict_ensemble_sc4  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_right_chi_1_U  |predict_ensemble_tde  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    |LBoostTree_right_chi_U    |predict_ensemble_udo  |        2|  0|   0|    0|  3136|    8|     1|        25088|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                      |       56|  0|   0|    0| 62720|  212|    20|       664832|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1_fu_692_p2                     |     *    |      0|  0|  41|           8|           4|
    |add_ln1_fu_738_p2                     |     +    |      0|  0|  12|          12|          12|
    |depth_fu_728_p2                       |     +    |      0|  0|   8|           8|           1|
    |fval_fu_888_p14                       |     +    |      0|  0|   6|           2|           4|
    |i_1_fu_654_p2                         |     +    |      0|  0|   7|           7|           1|
    |i_fu_572_p2                           |     +    |      0|  0|   6|           4|           1|
    |and_ln39_1_fu_996_p2                  |    and   |      0|  0|   1|           1|           1|
    |and_ln39_fu_990_p2                    |    and   |      0|  0|   1|           1|           1|
    |ap_block_state2                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_tran7to9_state7          |    and   |      0|  0|   1|           1|           1|
    |feature_stream_V_0_load_A             |    and   |      0|  0|   1|           1|           1|
    |feature_stream_V_0_load_B             |    and   |      0|  0|   1|           1|           1|
    |prediction_stream_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |prediction_stream_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |feature_stream_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |icmp_ln13_1_fu_704_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |icmp_ln13_2_fu_710_p2                 |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln13_fu_698_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |icmp_ln20_fu_566_p2                   |   icmp   |      0|  0|   2|           4|           3|
    |icmp_ln27_fu_648_p2                   |   icmp   |      0|  0|   4|           7|           8|
    |icmp_ln30_fu_722_p2                   |   icmp   |      0|  0|   4|           8|           7|
    |icmp_ln39_1_fu_945_p2                 |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln39_2_fu_972_p2                 |   icmp   |      0|  0|   4|           8|           2|
    |icmp_ln39_3_fu_978_p2                 |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln39_fu_939_p2                   |   icmp   |      0|  0|   4|           8|           2|
    |prediction_stream_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state15                      |    or    |      0|  0|   1|           1|           1|
    |or_ln13_fu_716_p2                     |    or    |      0|  0|   1|           1|           1|
    |or_ln39_1_fu_984_p2                   |    or    |      0|  0|   1|           1|           1|
    |or_ln39_fu_968_p2                     |    or    |      0|  0|   1|           1|           1|
    |node_feature_index_V_fu_777_p3        |  select  |      0|  0|   4|           1|           4|
    |node_is_leaf_fu_819_p3                |  select  |      0|  0|   2|           1|           1|
    |node_value_fu_798_p3                  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_812_p3               |  select  |      0|  0|   2|           1|           1|
    |select_ln13_3_fu_763_p3               |  select  |      0|  0|   4|           1|           4|
    |select_ln13_4_fu_770_p3               |  select  |      0|  0|   4|           1|           4|
    |select_ln13_6_fu_784_p3               |  select  |      0|  0|  32|           1|          32|
    |select_ln13_7_fu_791_p3               |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_805_p3                 |  select  |      0|  0|   2|           1|           1|
    |select_ln39_fu_1002_p3                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 261|         158|         189|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   6|         15|    1|         15|
    |ap_enable_reg_pp0_iter1            |   3|          3|    1|          3|
    |ap_phi_mux_curren_0_phi_fu_529_p4  |   3|          2|    8|         16|
    |ap_phi_mux_depth_0_phi_fu_540_p4   |   3|          2|    8|         16|
    |curren_0_reg_525                   |   3|          2|    8|         16|
    |depth_0_reg_536                    |   3|          2|    8|         16|
    |feature_stream_V_0_data_out        |   3|          2|   32|         64|
    |feature_stream_V_0_state           |   3|          3|    2|          6|
    |feature_stream_V_TDATA_blk_n       |   3|          2|    1|          2|
    |i1_0_reg_514                       |   3|          2|    7|         14|
    |i_0_reg_503                        |   3|          2|    4|          8|
    |prediction_stream_V_1_data_out     |   3|          2|   32|         64|
    |prediction_stream_V_1_state        |   3|          3|    2|          6|
    |prediction_stream_V_TDATA_blk_n    |   3|          2|    1|          2|
    |tmp_17_fu_226                      |   3|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  48|         46|  147|        312|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |LBoostTree_left_chil_10_reg_1289  |   8|   0|    8|          0|
    |LBoostTree_left_chil_11_reg_1294  |   8|   0|    8|          0|
    |LBoostTree_left_chil_8_reg_1279   |   8|   0|    8|          0|
    |LBoostTree_left_chil_9_reg_1284   |   8|   0|    8|          0|
    |LBoostTree_right_chi_10_reg_1309  |   8|   0|    8|          0|
    |LBoostTree_right_chi_11_reg_1314  |   8|   0|    8|          0|
    |LBoostTree_right_chi_8_reg_1299   |   8|   0|    8|          0|
    |LBoostTree_right_chi_9_reg_1304   |   8|   0|    8|          0|
    |ap_CS_fsm                         |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |curren_0_reg_525                  |   8|   0|    8|          0|
    |depth_0_reg_536                   |   8|   0|    8|          0|
    |depth_reg_1154                    |   8|   0|    8|          0|
    |feature_stream_V_0_payload_A      |  32|   0|   32|          0|
    |feature_stream_V_0_payload_B      |  32|   0|   32|          0|
    |feature_stream_V_0_sel_rd         |   1|   0|    1|          0|
    |feature_stream_V_0_sel_wr         |   1|   0|    1|          0|
    |feature_stream_V_0_state          |   2|   0|    2|          0|
    |i1_0_reg_514                      |   7|   0|    7|          0|
    |i_0_reg_503                       |   4|   0|    4|          0|
    |i_1_reg_1109                      |   7|   0|    7|          0|
    |i_reg_1093                        |   4|   0|    4|          0|
    |icmp_ln13_1_reg_1132              |   1|   0|    1|          0|
    |icmp_ln13_2_reg_1137              |   1|   0|    1|          0|
    |icmp_ln13_reg_1125                |   1|   0|    1|          0|
    |icmp_ln30_reg_1150                |   1|   0|    1|          0|
    |icmp_ln39_1_reg_1343              |   1|   0|    1|          0|
    |icmp_ln39_reg_1338                |   1|   0|    1|          0|
    |mul_ln1_reg_1120                  |  12|   0|   12|          0|
    |node_feature_index_V_reg_1267     |   4|   0|    4|          0|
    |node_is_leaf_reg_1319             |   1|   0|    1|          0|
    |node_left_child_V_reg_1323        |   8|   0|    8|          0|
    |node_right_child_V_reg_1328       |   8|   0|    8|          0|
    |node_value_reg_1272               |  32|   0|   32|          0|
    |or_ln13_reg_1144                  |   1|   0|    1|          0|
    |prediction_stream_V_1_payload_A   |  32|   0|   32|          0|
    |prediction_stream_V_1_payload_B   |  32|   0|   32|          0|
    |prediction_stream_V_1_sel_rd      |   1|   0|    1|          0|
    |prediction_stream_V_1_sel_wr      |   1|   0|    1|          0|
    |prediction_stream_V_1_state       |   2|   0|    2|          0|
    |sum_reg_1353                      |  32|   0|   32|          0|
    |tmp_10_fu_198                     |  32|   0|   32|          0|
    |tmp_11_fu_202                     |  32|   0|   32|          0|
    |tmp_12_fu_206                     |  32|   0|   32|          0|
    |tmp_13_fu_210                     |  32|   0|   32|          0|
    |tmp_14_fu_214                     |  32|   0|   32|          0|
    |tmp_15_fu_218                     |  32|   0|   32|          0|
    |tmp_16_fu_222                     |  32|   0|   32|          0|
    |tmp_17_fu_226                     |  32|   0|   32|          0|
    |tmp_2_fu_178                      |  32|   0|   32|          0|
    |tmp_3_fu_182                      |  32|   0|   32|          0|
    |tmp_5_fu_186                      |  32|   0|   32|          0|
    |tmp_7_fu_190                      |  32|   0|   32|          0|
    |tmp_8_fu_194                      |  32|   0|   32|          0|
    |tmp_fu_174                        |  32|   0|   32|          0|
    |zext_ln1_2_reg_1159               |  12|   0|   64|         52|
    |zext_ln5_reg_1114                 |   3|   0|   32|         29|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 829|   0|  910|         81|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID      |  in |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWREADY      | out |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWADDR       |  in |    4|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WVALID       |  in |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WREADY       | out |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WDATA        |  in |   32|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WSTRB        |  in |    4|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARVALID      |  in |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARREADY      | out |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARADDR       |  in |    4|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RVALID       | out |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RREADY       |  in |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RDATA        | out |   32|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RRESP        | out |    2|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BVALID       | out |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BREADY       |  in |    1|    s_axi   |       CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BRESP        | out |    2|    s_axi   |       CTRL_BUS      |  return void |
|ap_clk                      |  in |    1| ap_ctrl_hs |   predict_ensemble  | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |   predict_ensemble  | return value |
|interrupt                   | out |    1| ap_ctrl_hs |   predict_ensemble  | return value |
|feature_stream_V_TDATA      |  in |   32|    axis    |   feature_stream_V  |    pointer   |
|feature_stream_V_TVALID     |  in |    1|    axis    |   feature_stream_V  |    pointer   |
|feature_stream_V_TREADY     | out |    1|    axis    |   feature_stream_V  |    pointer   |
|prediction_stream_V_TDATA   | out |   32|    axis    | prediction_stream_V |    pointer   |
|prediction_stream_V_TVALID  | out |    1|    axis    | prediction_stream_V |    pointer   |
|prediction_stream_V_TREADY  |  in |    1|    axis    | prediction_stream_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

