// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_stage245_HH_
#define _fft_stage245_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "music_fsub_32ns_3bkb.h"
#include "music_fadd_32ns_3cud.h"
#include "music_fmul_32ns_3dEe.h"
#include "fft_stage_1237_W_eOg.h"
#include "fft_stage_1237_W_fYi.h"

namespace ap_rtl {

struct fft_stage245 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > X_R9_address0;
    sc_out< sc_logic > X_R9_ce0;
    sc_in< sc_lv<32> > X_R9_q0;
    sc_out< sc_lv<10> > X_R9_address1;
    sc_out< sc_logic > X_R9_ce1;
    sc_in< sc_lv<32> > X_R9_q1;
    sc_out< sc_lv<10> > X_I18_address0;
    sc_out< sc_logic > X_I18_ce0;
    sc_in< sc_lv<32> > X_I18_q0;
    sc_out< sc_lv<10> > X_I18_address1;
    sc_out< sc_logic > X_I18_ce1;
    sc_in< sc_lv<32> > X_I18_q1;
    sc_out< sc_lv<10> > Out_R_address0;
    sc_out< sc_logic > Out_R_ce0;
    sc_out< sc_logic > Out_R_we0;
    sc_out< sc_lv<32> > Out_R_d0;
    sc_out< sc_lv<10> > Out_R_address1;
    sc_out< sc_logic > Out_R_ce1;
    sc_out< sc_logic > Out_R_we1;
    sc_out< sc_lv<32> > Out_R_d1;
    sc_out< sc_lv<10> > Out_I_address0;
    sc_out< sc_logic > Out_I_ce0;
    sc_out< sc_logic > Out_I_we0;
    sc_out< sc_lv<32> > Out_I_d0;
    sc_out< sc_lv<10> > Out_I_address1;
    sc_out< sc_logic > Out_I_ce1;
    sc_out< sc_logic > Out_I_we1;
    sc_out< sc_lv<32> > Out_I_d1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fft_stage245(sc_module_name name);
    SC_HAS_PROCESS(fft_stage245);

    ~fft_stage245();

    sc_trace_file* mVcdFile;

    fft_stage_1237_W_eOg* W_real_U;
    fft_stage_1237_W_fYi* W_imag_U;
    music_fsub_32ns_3bkb<1,5,32,32,32>* music_fsub_32ns_3bkb_U134;
    music_fadd_32ns_3cud<1,5,32,32,32>* music_fadd_32ns_3cud_U135;
    music_fsub_32ns_3bkb<1,5,32,32,32>* music_fsub_32ns_3bkb_U136;
    music_fsub_32ns_3bkb<1,5,32,32,32>* music_fsub_32ns_3bkb_U137;
    music_fadd_32ns_3cud<1,5,32,32,32>* music_fadd_32ns_3cud_U138;
    music_fadd_32ns_3cud<1,5,32,32,32>* music_fadd_32ns_3cud_U139;
    music_fmul_32ns_3dEe<1,4,32,32,32>* music_fmul_32ns_3dEe_U140;
    music_fmul_32ns_3dEe<1,4,32,32,32>* music_fmul_32ns_3dEe_U141;
    music_fmul_32ns_3dEe<1,4,32,32,32>* music_fmul_32ns_3dEe_U142;
    music_fmul_32ns_3dEe<1,4,32,32,32>* music_fmul_32ns_3dEe_U143;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > W_real_address0;
    sc_signal< sc_logic > W_real_ce0;
    sc_signal< sc_lv<32> > W_real_q0;
    sc_signal< sc_lv<9> > W_imag_address0;
    sc_signal< sc_logic > W_imag_ce0;
    sc_signal< sc_lv<32> > W_imag_q0;
    sc_signal< sc_lv<10> > i_reg_170;
    sc_signal< sc_lv<1> > icmp_ln145_fu_221_p2;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln145_reg_251_pp0_iter15_reg;
    sc_signal< sc_lv<10> > j_fu_227_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln153_fu_233_p1;
    sc_signal< sc_lv<64> > zext_ln153_reg_260;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln153_reg_260_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln156_fu_245_p1;
    sc_signal< sc_lv<64> > zext_ln156_reg_278;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln156_reg_278_pp0_iter15_reg;
    sc_signal< sc_lv<32> > c_reg_294;
    sc_signal< sc_lv<32> > s_reg_300;
    sc_signal< sc_lv<32> > X_R9_load_reg_306;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > X_I18_load_reg_312;
    sc_signal< sc_lv<32> > grp_fu_205_p2;
    sc_signal< sc_lv<32> > tmp_reg_318;
    sc_signal< sc_lv<32> > grp_fu_209_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_323;
    sc_signal< sc_lv<32> > grp_fu_213_p2;
    sc_signal< sc_lv<32> > tmp_43_reg_328;
    sc_signal< sc_lv<32> > grp_fu_217_p2;
    sc_signal< sc_lv<32> > tmp_44_reg_333;
    sc_signal< sc_lv<32> > grp_fu_181_p2;
    sc_signal< sc_lv<32> > temp_R_reg_348;
    sc_signal< sc_lv<32> > grp_fu_185_p2;
    sc_signal< sc_lv<32> > temp_I_reg_354;
    sc_signal< sc_lv<32> > X_R9_load_1_reg_360;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<32> > X_I18_load_1_reg_366;
    sc_signal< sc_lv<32> > grp_fu_189_p2;
    sc_signal< sc_lv<32> > tmp_45_reg_372;
    sc_signal< sc_lv<32> > grp_fu_193_p2;
    sc_signal< sc_lv<32> > tmp_46_reg_377;
    sc_signal< sc_lv<32> > grp_fu_197_p2;
    sc_signal< sc_lv<32> > tmp_47_reg_382;
    sc_signal< sc_lv<32> > grp_fu_201_p2;
    sc_signal< sc_lv<32> > tmp_48_reg_387;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > i_lower_fu_239_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Out_I_address0();
    void thread_Out_I_address1();
    void thread_Out_I_ce0();
    void thread_Out_I_ce1();
    void thread_Out_I_d0();
    void thread_Out_I_d1();
    void thread_Out_I_we0();
    void thread_Out_I_we1();
    void thread_Out_R_address0();
    void thread_Out_R_address1();
    void thread_Out_R_ce0();
    void thread_Out_R_ce1();
    void thread_Out_R_d0();
    void thread_Out_R_d1();
    void thread_Out_R_we0();
    void thread_Out_R_we1();
    void thread_W_imag_address0();
    void thread_W_imag_ce0();
    void thread_W_real_address0();
    void thread_W_real_ce0();
    void thread_X_I18_address0();
    void thread_X_I18_address1();
    void thread_X_I18_ce0();
    void thread_X_I18_ce1();
    void thread_X_R9_address0();
    void thread_X_R9_address1();
    void thread_X_R9_ce0();
    void thread_X_R9_ce1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_lower_fu_239_p2();
    void thread_icmp_ln145_fu_221_p2();
    void thread_j_fu_227_p2();
    void thread_zext_ln153_fu_233_p1();
    void thread_zext_ln156_fu_245_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
